{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712123165772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712123165772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 01:46:05 2024 " "Processing started: Wed Apr 03 01:46:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712123165772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712123165772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712123165772 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712123165946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123165973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123165973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file component_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 component_test " "Found entity 1: component_test" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123165973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123165973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-structural " "Found design unit 1: tristate_buffer-structural" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_block_r2w1-structural " "Found design unit 1: reg_block_r2w1-structural" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_block_r2w1 " "Found entity 1: reg_block_r2w1" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-structural " "Found design unit 1: PC_reg-structural" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC_inc-structural " "Found design unit 1: IF_PC_inc-structural" {  } { { "PC_inc.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_inc " "Found entity 1: IF_PC_inc" {  } { { "PC_inc.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_tristate_buffer-structural " "Found design unit 1: nBit_tristate_buffer-structural" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_tristate_buffer " "Found entity 1: nBit_tristate_buffer" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg_en-structural " "Found design unit 1: nBit_reg_en-structural" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg_en " "Found entity 1: nBit_reg_en" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg-structural " "Found design unit 1: nBit_reg-structural" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg " "Found entity 1: nBit_reg" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux2-structural " "Found design unit 1: nBit_mux2-structural" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux2 " "Found entity 1: nBit_mux2" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_inc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_inc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_inc1-structural " "Found design unit 1: nBit_inc1-structural" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_inc1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_inc1 " "Found entity 1: nBit_inc1" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_inc1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_extend_mbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_extend_mbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_extend_mBits-structural " "Found design unit 1: nBit_extend_mBits-structural" {  } { { "nBit_extend_mBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_extend_mBits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_extend_mBits " "Found entity 1: nBit_extend_mBits" {  } { { "nBit_extend_mBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_extend_mBits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_decoder-structural " "Found design unit 1: nBit_decoder-structural" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_decoder " "Found entity 1: nBit_decoder" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_cla4_adder-structural " "Found design unit 1: nBit_cla4_adder-structural" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_cla4_adder " "Found entity 1: nBit_cla4_adder" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder_subtraction_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_adder_subtraction_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_adder_subtraction_block-structural " "Found design unit 1: nBit_adder_subtraction_block-structural" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_adder_subtraction_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_adder_subtraction_block " "Found entity 1: nBit_adder_subtraction_block" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_adder_subtraction_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2powmbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2powmbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2powMBits-structural " "Found design unit 1: mux_2powMBits-structural" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2powMBits " "Found entity 1: mux_2powMBits" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_vars.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mips_risk_singlecycle_vars.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_VARS " "Found design unit 1: MIPS_RISK_SingleCycle_VARS" {  } { { "MIPS_RISK_SingleCycle_VARS.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_VARS.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_instruction_breakdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_risk_singlecycle_instruction_breakdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown-structural " "Found design unit 1: MIPS_RISK_SingleCycle_instruction_breakdown-structural" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown " "Found entity 1: MIPS_RISK_SingleCycle_instruction_breakdown" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipc_risk_simplecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipc_risk_simplecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle-structural " "Found design unit 1: MIPS_RISK_SingleCycle-structural" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPC_RISK_SimpleCPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle " "Found entity 1: MIPS_RISK_SingleCycle" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPC_RISK_SimpleCPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_Branch-structural " "Found design unit 1: MEM_Branch-structural" {  } { { "MEM_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch " "Found entity 1: MEM_Branch" {  } { { "MEM_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maincontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainControlUnit-Structural " "Found design unit 1: MainControlUnit-Structural" {  } { { "MainControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainControlUnit " "Found entity 1: MainControlUnit" {  } { { "MainControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LU_Simple-Structural " "Found design unit 1: LU_Simple-Structural" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""} { "Info" "ISGN_ENTITY_NAME" "1 LU_Simple " "Found entity 1: LU_Simple" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ctrl_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ctrl_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_CTRL_REG-structural " "Found design unit 1: ID_CTRL_REG-structural" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_CTRL_REG " "Found entity 1: ID_CTRL_REG" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/half_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_alu_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_ALU-structural " "Found design unit 1: EX_ALU-structural" {  } { { "EX_ALU_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-structural " "Found design unit 1: d_latch-structural" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop_en-structural " "Found design unit 1: d_flipflop_en-structural" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop_en " "Found entity 1: d_flipflop_en" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-structural " "Found design unit 1: d_flipflop-structural" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Types " "Found design unit 1: CPU_Types" {  } { { "CPU_Types.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/CPU_Types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4_adder-structural " "Found design unit 1: cla4_adder-structural" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4_adder " "Found entity 1: cla4_adder" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8_mux_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit8_mux_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit8_mux_8Bits-structural " "Found design unit 1: bit8_mux_8Bits-structural" {  } { { "bit8_mux_8Bits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit8_mux_8Bits " "Found entity 1: bit8_mux_8Bits" {  } { { "bit8_mux_8Bits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AU_Simple-structural " "Found design unit 1: AU_Simple-structural" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU_Simple " "Found entity 1: AU_Simple" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-structural " "Found design unit 1: ALUControlUnit-structural" {  } { { "ALUControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALUControlUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Simple-structural " "Found design unit 1: ALU_Simple-structural" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Simple " "Found entity 1: ALU_Simple" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712123166398 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "IMEM " "Undeclared parameter IMEM" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1712123166406 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE IMEM " "Can't find a definition for parameter LPM_FILE -- assuming IMEM was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1712123166406 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "DMEM " "Undeclared parameter DMEM" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1712123166406 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE DMEM " "Can't find a definition for parameter LPM_FILE -- assuming DMEM was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1712123166406 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "EX_ALU inst5 " "Block or symbol \"EX_ALU\" of instance \"inst5\" overlaps another block or symbol" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 336 1840 2112 512 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1712123166406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_CTRL_REG ID_CTRL_REG:inst6 " "Elaborating entity \"ID_CTRL_REG\" for hierarchy \"ID_CTRL_REG:inst6\"" {  } { { "top_level.bdf" "inst6" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 336 1184 1496 640 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166414 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "REG_write_outp ID_CTRL_REG.vhd(17) " "VHDL Signal Declaration warning at ID_CTRL_REG.vhd(17): used implicit default value for signal \"REG_write_outp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1712123166414 "|top_level|ID_CTRL_REG:inst6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_write ID_CTRL_REG.vhd(34) " "Verilog HDL or VHDL warning at ID_CTRL_REG.vhd(34): object \"REG_write\" assigned a value but never read" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712123166414 "|top_level|ID_CTRL_REG:inst6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_type ID_CTRL_REG.vhd(37) " "Verilog HDL or VHDL warning at ID_CTRL_REG.vhd(37): object \"instruction_type\" assigned a value but never read" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712123166414 "|top_level|ID_CTRL_REG:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MIPS_RISK_SingleCycle_instruction_breakdown ID_CTRL_REG:inst6\|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown A:structural " "Elaborating entity \"MIPS_RISK_SingleCycle_instruction_breakdown\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown\"" {  } { { "ID_CTRL_REG.vhd" "inst_breakdown" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MainControlUnit ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh A:structural " "Elaborating entity \"MainControlUnit\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\"" {  } { { "ID_CTRL_REG.vhd" "MainControlUnit_rkjerh" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j MainControlUnit.vhd(19) " "Verilog HDL or VHDL warning at MainControlUnit.vhd(19): object \"j\" assigned a value but never read" {  } { { "MainControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1712123166422 "|top_level|ID_CTRL_REG:inst6|MainControlUnit:MainControlUnit_rkjerh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_mux2 ID_CTRL_REG:inst6\|nBit_mux2:REG_mux A:structural " "Elaborating entity \"nBit_mux2\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\"" {  } { { "ID_CTRL_REG.vhd" "REG_mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\"" {  } { { "nBit_mux2.vhd" "tsb0" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tristate_buffer ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb A:structural " "Elaborating entity \"tristate_buffer\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\"" {  } { { "nBit_tristate_buffer.vhd" "\\loop0:0:tsb" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reg_block_r2w1 ID_CTRL_REG:inst6\|reg_block_r2w1:registers A:structural " "Elaborating entity \"reg_block_r2w1\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\"" {  } { { "ID_CTRL_REG.vhd" "registers" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_decoder ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:decode A:structural " "Elaborating entity \"nBit_decoder\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:decode\"" {  } { { "registers.vhd" "decode" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg_en ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg A:structural " "Elaborating entity \"nBit_reg_en\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\"" {  } { { "registers.vhd" "\\loop0:0:reg" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop_en ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff A:structural " "Elaborating entity \"d_flipflop_en\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\"" {  } { { "nBit_reg_en.vhd" "\\loop0:0:dff" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux " "Elaborating entity \"mux2\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\"" {  } { { "d_flipflop_en.vhd" "mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_latch ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master A:structural " "Elaborating entity \"d_latch\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\"" {  } { { "d_flipflop_en.vhd" "master" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\"" {  } { { "registers.vhd" "\\loop1:0:tsb1" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:IMEM " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:IMEM\"" {  } { { "top_level.bdf" "IMEM" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123166639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:IMEM " "Instantiated megafunction \"LPM_ROM:IMEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE IMEM " "Parameter \"LPM_FILE\" = \"IMEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166639 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712123166639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:IMEM\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:IMEM\|altrom:srom LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lrv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrv " "Found entity 1: altsyncram_lrv" {  } { { "db/altsyncram_lrv.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_lrv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lrv LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\|altsyncram_lrv:auto_generated " "Elaborating entity \"altsyncram_lrv\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\|altsyncram_lrv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg PC_reg:inst1 " "Elaborating entity \"PC_reg\" for hierarchy \"PC_reg:inst1\"" {  } { { "top_level.bdf" "inst1" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 424 288 488 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg PC_reg:inst1\|nBit_reg:PC_reg A:structural " "Elaborating entity \"nBit_reg\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\"" {  } { { "PC_reg.vhd" "PC_reg" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff A:structural " "Elaborating entity \"d_flipflop\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\"" {  } { { "nBit_reg.vhd" "\\loop0:0:dff" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_inc IF_PC_inc:inst " "Elaborating entity \"IF_PC_inc\" for hierarchy \"IF_PC_inc:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 352 704 896 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_inc1 IF_PC_inc:inst\|nBit_inc1:PC_inc_adder A:structural " "Elaborating entity \"nBit_inc1\" using architecture \"A:structural\" for hierarchy \"IF_PC_inc:inst\|nBit_inc1:PC_inc_adder\"" {  } { { "PC_inc.vhd" "PC_inc_adder" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 nBit_mux2:inst8 " "Elaborating entity \"nBit_mux2\" for hierarchy \"nBit_mux2:inst8\"" {  } { { "top_level.bdf" "inst8" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 464 3088 3272 576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU EX_ALU:inst5 " "Elaborating entity \"EX_ALU\" for hierarchy \"EX_ALU:inst5\"" {  } { { "top_level.bdf" "inst5" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 336 1840 2112 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALUControlUnit EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa A:structural " "Elaborating entity \"ALUControlUnit\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\"" {  } { { "EX_ALU_Branch.vhd" "ALU_Ctrl_asa" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_mux2 EX_ALU:inst5\|nBit_mux2:ALU_mux A:structural " "Elaborating entity \"nBit_mux2\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|nBit_mux2:ALU_mux\"" {  } { { "EX_ALU_Branch.vhd" "ALU_mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU_Simple EX_ALU:inst5\|ALU_Simple:ALU A:structural " "Elaborating entity \"ALU_Simple\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\"" {  } { { "EX_ALU_Branch.vhd" "ALU" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LU_Simple EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU A:structural " "Elaborating entity \"LU_Simple\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\"" {  } { { "ALU_Simple.vhd" "LU" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AU_Simple EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU A:structural " "Elaborating entity \"AU_Simple\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\"" {  } { { "ALU_Simple.vhd" "AU" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_adder_subtraction_block EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_adder_subtraction_block:sub_block A:structural " "Elaborating entity \"nBit_adder_subtraction_block\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_adder_subtraction_block:sub_block\"" {  } { { "AU_Simple.vhd" "sub_block" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_cla4_adder EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_cla4_adder:decode A:structural " "Elaborating entity \"nBit_cla4_adder\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_cla4_adder:decode\"" {  } { { "AU_Simple.vhd" "decode" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4_adder EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst " "Elaborating entity \"cla4_adder\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\"" {  } { { "nBit_cla4_adder.vhd" "\\loop0:0:cla4_adder_inst" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\|half_adder:\\loop0:0:half_adder_inst " "Elaborating entity \"half_adder\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_cla4_adder:decode\|cla4_adder:\\loop0:0:cla4_adder_inst\|half_adder:\\loop0:0:half_adder_inst\"" {  } { { "cla4_adder.vhd" "\\loop0:0:half_adder_inst" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:DMEM " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:DMEM\"" {  } { { "top_level.bdf" "DMEM" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123166809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:DMEM " "Instantiated megafunction \"LPM_RAM_DQ:DMEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE DMEM " "Parameter \"LPM_FILE\" = \"DMEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166809 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712123166809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:DMEM\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166825 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV GX devices " "Assertion warning: altram does not support Cyclone IV GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1712123166825 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:DMEM\|altram:sram LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166825 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc91 " "Found entity 1: altsyncram_rc91" {  } { { "db/altsyncram_rc91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_rc91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712123166881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712123166881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rc91 LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated " "Elaborating entity \"altsyncram_rc91\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8_mux_8Bits bit8_mux_8Bits:inst3 " "Elaborating entity \"bit8_mux_8Bits\" for hierarchy \"bit8_mux_8Bits:inst3\"" {  } { { "top_level.bdf" "inst3" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -40 3144 3320 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_2powMBits bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i A:structural " "Elaborating entity \"mux_2powMBits\" using architecture \"A:structural\" for hierarchy \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\"" {  } { { "bit8_mux_8Bits.vhd" "\\loop0:0:mux_i" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Branch MEM_Branch:inst7 " "Elaborating entity \"MEM_Branch\" for hierarchy \"MEM_Branch:inst7\"" {  } { { "top_level.bdf" "inst7" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 312 2424 2688 456 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_cla4_adder MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder A:structural " "Elaborating entity \"nBit_cla4_adder\" using architecture \"A:structural\" for hierarchy \"MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder\"" {  } { { "MEM_Branch.vhd" "PC_branch_adder" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_mux2 MEM_Branch:inst7\|nBit_mux2:PC_branch_mux A:structural " "Elaborating entity \"nBit_mux2\" using architecture \"A:structural\" for hierarchy \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\"" {  } { { "MEM_Branch.vhd" "PC_branch_mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\"" {  } { { "nBit_mux2.vhd" "tsb0" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123166929 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712123167438 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1712123167438 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[20\] IMEM_out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[20\]\" to the node \"IMEM_out\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[19\] IMEM_out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[19\]\" to the node \"IMEM_out\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] IMEM_out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"IMEM_out\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[14\] IMEM_out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[14\]\" to the node \"IMEM_out\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[13\] IMEM_out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[13\]\" to the node \"IMEM_out\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[12\] IMEM_out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[12\]\" to the node \"IMEM_out\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[11\] IMEM_out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[11\]\" to the node \"IMEM_out\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[10\] IMEM_out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[10\]\" to the node \"IMEM_out\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[9\] IMEM_out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[9\]\" to the node \"IMEM_out\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[8\] IMEM_out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[8\]\" to the node \"IMEM_out\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[7\] IMEM_out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[7\]\" to the node \"IMEM_out\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[7\] branch_offset\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[7\]\" to the node \"branch_offset\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[6\] IMEM_out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[6\]\" to the node \"IMEM_out\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[6\] branch_offset\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[6\]\" to the node \"branch_offset\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[5\] IMEM_out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[5\]\" to the node \"IMEM_out\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[5\] branch_offset\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[5\]\" to the node \"branch_offset\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[4\] IMEM_out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[4\]\" to the node \"IMEM_out\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[4\] branch_offset\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[4\]\" to the node \"branch_offset\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[3\] IMEM_out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[3\]\" to the node \"IMEM_out\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[3\] branch_offset\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[3\]\" to the node \"branch_offset\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[2\] IMEM_out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[2\]\" to the node \"IMEM_out\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[2\] branch_offset\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[2\]\" to the node \"branch_offset\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[1\] IMEM_out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[1\]\" to the node \"IMEM_out\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[1\] branch_offset\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[1\]\" to the node \"branch_offset\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[0\] IMEM_out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[0\]\" to the node \"IMEM_out\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[0\] branch_offset\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[0\]\" to the node \"branch_offset\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[31\] IMEM_out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[31\]\" to the node \"IMEM_out\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[30\] IMEM_out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[30\]\" to the node \"IMEM_out\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[29\] IMEM_out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[29\]\" to the node \"IMEM_out\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[28\] IMEM_out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[28\]\" to the node \"IMEM_out\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[27\] IMEM_out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"IMEM_out\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[26\] IMEM_out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"IMEM_out\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[26\] lpm_rom:IMEM\|otri\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"lpm_rom:IMEM\|otri\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[26\] lpm_rom:IMEM\|otri\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"lpm_rom:IMEM\|otri\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[26\] lpm_rom:IMEM\|otri\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"lpm_rom:IMEM\|otri\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[26\] lpm_rom:IMEM\|otri\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"lpm_rom:IMEM\|otri\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[25\] IMEM_out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[25\]\" to the node \"IMEM_out\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[24\] IMEM_out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[24\]\" to the node \"IMEM_out\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[23\] IMEM_out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[23\]\" to the node \"IMEM_out\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[22\] IMEM_out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[22\]\" to the node \"IMEM_out\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[21\] IMEM_out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[21\]\" to the node \"IMEM_out\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[18\] IMEM_out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[18\]\" to the node \"IMEM_out\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[17\] IMEM_out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[17\]\" to the node \"IMEM_out\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[16\] IMEM_out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[16\]\" to the node \"IMEM_out\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] branch_offset\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"branch_offset\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[14\] branch_offset\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[14\]\" to the node \"branch_offset\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[13\] branch_offset\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[13\]\" to the node \"branch_offset\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[12\] branch_offset\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[12\]\" to the node \"branch_offset\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[11\] branch_offset\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[11\]\" to the node \"branch_offset\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[10\] branch_offset\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[10\]\" to the node \"branch_offset\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[9\] branch_offset\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[9\]\" to the node \"branch_offset\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[8\] branch_offset\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[8\]\" to the node \"branch_offset\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[3\] EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControlSignal " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[3\]\" to the node \"EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControlSignal\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[2\] EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControlSignal\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[2\]\" to the node \"EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControlSignal\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[1\] EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControlSignal\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[1\]\" to the node \"EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControlSignal\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[0\] EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControlSignal " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[0\]\" to the node \"EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControlSignal\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167446 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1712123167446 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:2:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:2:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:3:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:3:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:5:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:5:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:6:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:6:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:7:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:7:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[29\] ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|MemWrite " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[29\]\" to the node \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|MemWrite\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[28\] ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|R " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[28\]\" to the node \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|R\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|R " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|R\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|MemRead " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[23\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[23\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[22\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[22\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[21\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[21\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[18\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[18\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[17\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[17\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[16\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[16\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167446 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1712123167446 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_mux2:LU_mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp write_data\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"write_data\[7\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp write_data\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"write_data\[6\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp write_data\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"write_data\[5\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp write_data\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"write_data\[4\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp write_data\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"write_data\[3\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp write_data\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"write_data\[2\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp write_data\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"write_data\[1\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp write_data\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"write_data\[0\]\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:7:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:7:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:6:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:6:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:5:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:5:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:4:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:4:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:3:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:3:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:2:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:2:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:1:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:1:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1712123167454 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1712123167454 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:7:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:6:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:5:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:4:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:3:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:2:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|comb\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:7:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:6:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:5:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:4:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:3:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:2:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:1:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_rc91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1712123167454 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1712123167454 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:7:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:7:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:6:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:6:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:4:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:4:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:3:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:3:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:2:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:2:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:1:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:1:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\|outp~synth " "Node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:7:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:7:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:6:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:6:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:5:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:5:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:4:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:4:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:3:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:3:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:2:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:2:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:1:mux_i\|tristate_buffer:\\loop0:7:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:1:mux_i\|tristate_buffer:\\loop0:7:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|tristate_buffer:\\loop0:7:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|tristate_buffer:\\loop0:7:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123167534 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1712123167534 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "REG_write_outp GND " "Pin \"REG_write_outp\" is stuck at GND" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 360 1680 1944 376 "REG_write_outp" "" } { 352 1496 1680 370 "REG_write_outp" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712123167534 "|top_level|REG_write_outp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1712123167534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1712123167599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712123168017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712123168017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712123168058 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712123168058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712123168058 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1712123168058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712123168058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 313 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 313 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712123168091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 01:46:08 2024 " "Processing ended: Wed Apr 03 01:46:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712123168091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712123168091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712123168091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712123168091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712123169130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712123169130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 01:46:08 2024 " "Processing started: Wed Apr 03 01:46:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712123169130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712123169130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712123169130 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712123169162 ""}
{ "Info" "0" "" "Project  = MIPS_RISK_PipelinedProcessor" {  } {  } 0 0 "Project  = MIPS_RISK_PipelinedProcessor" 0 0 "Fitter" 0 0 1712123169162 ""}
{ "Info" "0" "" "Revision = MIPS_RISK_PipelinedProcessor" {  } {  } 0 0 "Revision = MIPS_RISK_PipelinedProcessor" 0 0 "Fitter" 0 0 1712123169162 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1712123169218 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MIPS_RISK_PipelinedProcessor EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design MIPS_RISK_PipelinedProcessor" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1712123169316 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1712123169316 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1712123169340 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1712123169340 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712123169397 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712123169405 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712123169518 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712123169518 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1883 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712123169518 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1885 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712123169518 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1887 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712123169518 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1889 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712123169518 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1891 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712123169518 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712123169518 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712123169518 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1712123169518 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "94 94 " "No exact pin location assignment(s) for 94 pins of 94 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_write_outp " "Pin REG_write_outp not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { REG_write_outp } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 360 1680 1944 376 "REG_write_outp" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG_write_outp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[7\] " "Pin write_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { write_data[7] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 488 3368 3590 504 "write_data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1019 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[6\] " "Pin write_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { write_data[6] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 488 3368 3590 504 "write_data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1020 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[5\] " "Pin write_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { write_data[5] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 488 3368 3590 504 "write_data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1021 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[4\] " "Pin write_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { write_data[4] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 488 3368 3590 504 "write_data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1022 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[3\] " "Pin write_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { write_data[3] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 488 3368 3590 504 "write_data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1023 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[2\] " "Pin write_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { write_data[2] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 488 3368 3590 504 "write_data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1024 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[1\] " "Pin write_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { write_data[1] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 488 3368 3590 504 "write_data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1025 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[0\] " "Pin write_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { write_data[0] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 488 3368 3590 504 "write_data" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1026 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd2\[7\] " "Pin rd2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd2[7] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 552 1568 1746 568 "rd2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1027 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd2\[6\] " "Pin rd2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd2[6] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 552 1568 1746 568 "rd2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1028 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd2\[5\] " "Pin rd2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd2[5] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 552 1568 1746 568 "rd2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1029 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd2\[4\] " "Pin rd2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd2[4] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 552 1568 1746 568 "rd2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1030 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd2\[3\] " "Pin rd2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd2[3] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 552 1568 1746 568 "rd2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1031 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd2\[2\] " "Pin rd2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd2[2] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 552 1568 1746 568 "rd2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1032 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd2\[1\] " "Pin rd2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd2[1] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 552 1568 1746 568 "rd2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1033 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd2\[0\] " "Pin rd2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd2[0] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 552 1568 1746 568 "rd2" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1034 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[31\] " "Pin branch_offset\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[31] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1035 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[30\] " "Pin branch_offset\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[30] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1036 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[29\] " "Pin branch_offset\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[29] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1037 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[28\] " "Pin branch_offset\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[28] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1038 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[27\] " "Pin branch_offset\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[27] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1039 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[26\] " "Pin branch_offset\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[26] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1040 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[25\] " "Pin branch_offset\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[25] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1041 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[24\] " "Pin branch_offset\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[24] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1042 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[23\] " "Pin branch_offset\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[23] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1043 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[22\] " "Pin branch_offset\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[22] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1044 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[21\] " "Pin branch_offset\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[21] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1045 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[20\] " "Pin branch_offset\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[20] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1046 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[19\] " "Pin branch_offset\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[19] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1047 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[18\] " "Pin branch_offset\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[18] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1048 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[17\] " "Pin branch_offset\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[17] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1049 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[16\] " "Pin branch_offset\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[16] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1050 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[15\] " "Pin branch_offset\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[15] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1051 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[14\] " "Pin branch_offset\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[14] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1052 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[13\] " "Pin branch_offset\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[13] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1053 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[12\] " "Pin branch_offset\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[12] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1054 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[11\] " "Pin branch_offset\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[11] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1055 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[10\] " "Pin branch_offset\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[10] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1056 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[9\] " "Pin branch_offset\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[9] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1057 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[8\] " "Pin branch_offset\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[8] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1058 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[7\] " "Pin branch_offset\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[7] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1059 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[6\] " "Pin branch_offset\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[6] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1060 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[5\] " "Pin branch_offset\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[5] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1061 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[4\] " "Pin branch_offset\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[4] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1062 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[3\] " "Pin branch_offset\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[3] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1063 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[2\] " "Pin branch_offset\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[2] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1064 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[1\] " "Pin branch_offset\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[1] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1065 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch_offset\[0\] " "Pin branch_offset\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { branch_offset[0] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 1568 1825 600 "branch_offset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branch_offset[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1066 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[31\] " "Pin IMEM_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[31] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1067 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[30\] " "Pin IMEM_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[30] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1068 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[29\] " "Pin IMEM_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[29] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1069 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[28\] " "Pin IMEM_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[28] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1070 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[27\] " "Pin IMEM_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[27] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1071 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[26\] " "Pin IMEM_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[26] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1072 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[25\] " "Pin IMEM_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[25] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1073 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[24\] " "Pin IMEM_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[24] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1074 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[23\] " "Pin IMEM_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[23] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1075 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[22\] " "Pin IMEM_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[22] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1076 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[21\] " "Pin IMEM_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[21] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1077 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[20\] " "Pin IMEM_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[20] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1078 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[19\] " "Pin IMEM_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[19] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1079 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[18\] " "Pin IMEM_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[18] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1080 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[17\] " "Pin IMEM_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[17] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1081 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[16\] " "Pin IMEM_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[16] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1082 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[15\] " "Pin IMEM_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[15] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1083 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[14\] " "Pin IMEM_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[14] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1084 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[13\] " "Pin IMEM_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[13] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1085 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[12\] " "Pin IMEM_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[12] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1086 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[11\] " "Pin IMEM_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[11] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1087 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[10\] " "Pin IMEM_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[10] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1088 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[9\] " "Pin IMEM_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[9] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1089 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[8\] " "Pin IMEM_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[8] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1090 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[7\] " "Pin IMEM_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[7] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1091 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[6\] " "Pin IMEM_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[6] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1092 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[5\] " "Pin IMEM_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[5] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1093 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[4\] " "Pin IMEM_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[4] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1094 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[3\] " "Pin IMEM_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[3] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1095 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[2\] " "Pin IMEM_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[2] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1096 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[1\] " "Pin IMEM_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[1] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1097 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IMEM_out\[0\] " "Pin IMEM_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IMEM_out[0] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 584 928 1162 600 "IMEM_out" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMEM_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1098 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sys\[7\] " "Pin output_sys\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output_sys[7] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -16 3320 3574 0 "output_sys" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sys[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1099 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sys\[6\] " "Pin output_sys\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output_sys[6] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -16 3320 3574 0 "output_sys" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sys[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sys\[5\] " "Pin output_sys\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output_sys[5] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -16 3320 3574 0 "output_sys" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sys[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sys\[4\] " "Pin output_sys\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output_sys[4] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -16 3320 3574 0 "output_sys" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sys[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sys\[3\] " "Pin output_sys\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output_sys[3] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -16 3320 3574 0 "output_sys" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sys[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sys\[2\] " "Pin output_sys\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output_sys[2] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -16 3320 3574 0 "output_sys" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sys[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sys\[1\] " "Pin output_sys\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output_sys[1] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -16 3320 3574 0 "output_sys" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sys[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sys\[0\] " "Pin output_sys\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output_sys[0] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -16 3320 3574 0 "output_sys" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sys[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 128 24 192 144 "clk" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sel\[2\] " "Pin output_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output_sel[2] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -16 2896 3144 0 "output_sel" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sel\[1\] " "Pin output_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output_sel[1] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -16 2896 3144 0 "output_sel" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sel\[0\] " "Pin output_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { output_sel[0] } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -16 2896 3144 0 "output_sel" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "global_reset " "Pin global_reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { global_reset } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 144 -32 192 160 "global_reset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712123169792 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1712123169792 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_RISK_PipelinedProcessor.sdc " "Synopsys Design Constraints File file not found: 'MIPS_RISK_PipelinedProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712123170058 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712123170058 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712123170058 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1712123170058 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712123170058 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712123170074 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 128 24 192 144 "clk" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1876 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712123170074 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "global_reset~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node global_reset~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712123170074 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 144 -32 192 160 "global_reset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1880 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712123170074 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712123170420 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712123170420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712123170420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712123170420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712123170428 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712123170428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712123170428 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712123170428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712123170428 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1712123170428 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712123170428 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "92 unused 2.5V 3 89 0 " "Number of I/O pins in group: 92 (unused VREF, 2.5V VCCIO, 3 input, 89 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1712123170428 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1712123170428 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1712123170428 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712123170428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712123170428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712123170428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712123170428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712123170428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712123170428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712123170428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712123170428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712123170428 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712123170428 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1712123170428 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1712123170428 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712123170500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712123171450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712123171500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712123171500 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712123172464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712123172472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712123172814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X39_Y10 X52_Y20 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X39_Y10 to location X52_Y20" {  } { { "loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X39_Y10 to location X52_Y20"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X39_Y10 to location X52_Y20"} 39 10 14 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1712123173278 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712123173278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712123173585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1712123173585 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712123173585 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1712123173593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712123173649 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712123173835 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712123173883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712123174046 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712123174379 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V M10 " "Pin clk uses I/O standard 2.5 V at M10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 128 24 192 144 "clk" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1712123174640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "global_reset 2.5 V M9 " "Pin global_reset uses I/O standard 2.5 V at M9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { global_reset } } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 144 -32 192 160 "global_reset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { global_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/" { { 0 { 0 ""} 0 1112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1712123174640 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1712123174640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/output_files/MIPS_RISK_PipelinedProcessor.fit.smsg " "Generated suppressed messages file C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/output_files/MIPS_RISK_PipelinedProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712123174690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5064 " "Peak virtual memory: 5064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712123174917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 01:46:14 2024 " "Processing ended: Wed Apr 03 01:46:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712123174917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712123174917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712123174917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712123174917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712123175876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712123175876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 01:46:15 2024 " "Processing started: Wed Apr 03 01:46:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712123175876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712123175876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712123175876 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712123176500 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712123176516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712123176725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 01:46:16 2024 " "Processing ended: Wed Apr 03 01:46:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712123176725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712123176725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712123176725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712123176725 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712123177298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712123177743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712123177743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 01:46:17 2024 " "Processing started: Wed Apr 03 01:46:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712123177743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712123177743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor " "Command: quartus_sta MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712123177751 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1712123177784 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712123177848 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1712123177880 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1712123177880 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_RISK_PipelinedProcessor.sdc " "Synopsys Design Constraints File file not found: 'MIPS_RISK_PipelinedProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1712123178113 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1712123178113 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178113 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178113 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1712123178113 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178113 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1712123178121 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1712123178121 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1712123178210 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712123178210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.483 " "Worst-case setup slack is -5.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.483             -19.915 clk  " "   -5.483             -19.915 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712123178210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.577 " "Worst-case hold slack is 0.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 clk  " "    0.577               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712123178218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712123178218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712123178218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.696 clk  " "   -3.000             -27.696 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712123178218 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1712123178243 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1712123178260 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1712123178469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1712123178498 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712123178498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.850 " "Worst-case setup slack is -4.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.850             -16.750 clk  " "   -4.850             -16.750 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712123178498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.545 " "Worst-case hold slack is 0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 clk  " "    0.545               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712123178502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712123178502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712123178502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.696 clk  " "   -3.000             -27.696 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712123178510 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1712123178534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1712123178721 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712123178721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.524 " "Worst-case setup slack is -2.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.524              -6.906 clk  " "   -2.524              -6.906 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712123178721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 clk  " "    0.309               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712123178729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712123178729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712123178737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.120 clk  " "   -3.000             -24.120 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712123178737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712123178737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712123179237 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712123179237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712123179294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 01:46:19 2024 " "Processing ended: Wed Apr 03 01:46:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712123179294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712123179294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712123179294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712123179294 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712123180255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712123180255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 01:46:20 2024 " "Processing started: Wed Apr 03 01:46:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712123180255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712123180255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712123180255 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MIPS_RISK_PipelinedProcessor.vo C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/simulation/qsim// simulation " "Generated file MIPS_RISK_PipelinedProcessor.vo in folder \"C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712123180474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712123180501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 01:46:20 2024 " "Processing ended: Wed Apr 03 01:46:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712123180501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712123180501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712123180501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712123180501 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 324 s " "Quartus II Full Compilation was successful. 0 errors, 324 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712123181085 ""}
