/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [2:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_3z | celloutsig_1_17z) & (celloutsig_1_6z[1] | celloutsig_1_12z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z[6]) & (celloutsig_0_1z[4] | in_data[44]));
  assign celloutsig_1_18z = celloutsig_1_7z[7] | ~(celloutsig_1_4z[1]);
  assign celloutsig_0_13z = celloutsig_0_9z[3] | celloutsig_0_3z;
  assign celloutsig_0_6z = { celloutsig_0_1z[5:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } & in_data[82:73];
  assign celloutsig_1_0z = in_data[136:133] & in_data[185:182];
  assign celloutsig_1_16z = { celloutsig_1_8z[4], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_13z } == { celloutsig_1_9z[11:3], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_17z = in_data[124:103] == { celloutsig_1_11z[7:4], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_14z };
  assign celloutsig_0_4z = in_data[52:49] === in_data[62:59];
  assign celloutsig_1_1z = in_data[150:149] === celloutsig_1_0z[1:0];
  assign celloutsig_0_3z = { in_data[3:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } <= in_data[56:40];
  assign celloutsig_0_0z = in_data[36:6] && in_data[66:36];
  assign celloutsig_1_13z = { celloutsig_1_8z[4:1], celloutsig_1_2z } && celloutsig_1_4z[4:0];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z } || { celloutsig_1_4z[8:3], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_3z & ~(celloutsig_0_6z[0]);
  assign celloutsig_0_12z = { celloutsig_0_11z[1:0], celloutsig_0_9z } * { celloutsig_0_6z[9:4], celloutsig_0_4z };
  assign celloutsig_1_7z = { celloutsig_1_4z[8:1], celloutsig_1_3z } * { in_data[168:161], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_4z[2:0], celloutsig_1_2z, celloutsig_1_8z } * { celloutsig_1_9z[8:7], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_14z = { celloutsig_1_11z[6:4], celloutsig_1_1z } * { celloutsig_1_9z[11:9], celloutsig_1_5z };
  assign celloutsig_1_9z = in_data[102] ? { celloutsig_1_6z[1:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z } : { in_data[166:163], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[105:96], celloutsig_1_1z } !== { in_data[170:163], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_2z = in_data[181] & in_data[115];
  assign celloutsig_1_12z = celloutsig_1_6z[2] & celloutsig_1_5z;
  assign celloutsig_1_15z = celloutsig_1_5z & celloutsig_1_13z;
  assign celloutsig_0_5z = ~^ in_data[45:13];
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z } >> celloutsig_0_6z[8:5];
  assign celloutsig_0_1z = { in_data[57:50], celloutsig_0_0z } << in_data[56:48];
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z } >> { celloutsig_1_7z[8:6], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_10z = ~((celloutsig_1_2z & celloutsig_1_1z) | in_data[125]);
  always_latch
    if (clkin_data[64]) celloutsig_0_9z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_9z = in_data[49:45];
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_4z = { celloutsig_1_0z[3:2], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[128]) celloutsig_1_6z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
