{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663450402093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663450402099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 17 17:33:22 2022 " "Processing started: Sat Sep 17 17:33:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663450402099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663450402099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663450402099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663450402406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdel/onedrive/documents/mcmaster/year3/3dq5/lab1-group05-tuesday/exercise/rtl/experiment5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/abdel/onedrive/documents/mcmaster/year3/3dq5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment5 " "Found entity 1: experiment5" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663450408632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663450408632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdel/onedrive/documents/mcmaster/year3/3dq5/lab1-group05-tuesday/exercise/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/abdel/onedrive/documents/mcmaster/year3/3dq5/lab1-group05-tuesday/exercise/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663450408633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663450408633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment5 " "Elaborating entity \"experiment5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663450408656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit0 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit0\"" {  } { { "../rtl/experiment5.sv" "unit0" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663450408672 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 38 -1 0 } } { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1663450408987 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1663450408987 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[3][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[4][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[4][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[4][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[4][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[4][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[6][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[6][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[6][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[6][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[6][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[6][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[6][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[7][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[7][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[7][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[7][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[7][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1663450409038 "|experiment5|SEVEN_SEGMENT_N_O[7][6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1663450409038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663450409095 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663450409517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663450409517 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663450409555 "|experiment5|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1663450409555 "|experiment5|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1663450409555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "318 " "Implemented 318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663450409555 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663450409555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663450409555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663450409555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663450409566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 17 17:33:29 2022 " "Processing ended: Sat Sep 17 17:33:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663450409566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663450409566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663450409566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663450409566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1663450410736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663450410743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 17 17:33:30 2022 " "Processing started: Sat Sep 17 17:33:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663450410743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1663450410743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off experiment5 -c experiment5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off experiment5 -c experiment5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1663450410743 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1663450410830 ""}
{ "Info" "0" "" "Project  = experiment5" {  } {  } 0 0 "Project  = experiment5" 0 0 "Fitter" 0 0 1663450410830 ""}
{ "Info" "0" "" "Revision = experiment5" {  } {  } 0 0 "Revision = experiment5" 0 0 "Fitter" 0 0 1663450410830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1663450410876 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment5 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"experiment5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1663450410882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663450410922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663450410922 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1663450411157 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1663450411161 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663450411242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663450411242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663450411242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663450411242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663450411242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663450411242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663450411242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663450411242 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663450411242 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1663450411242 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/syn/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663450411244 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/syn/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663450411244 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/syn/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663450411244 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/syn/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663450411244 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/syn/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663450411244 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1663450411244 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_50_MHz.sdc " "Reading SDC File: '../board/timing_50_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1663450412015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1663450412017 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1663450412020 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1663450412020 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1663450412020 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1663450412020 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1663450412020 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1663450412020 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50_I~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1663450412037 ""}  } { { "../rtl/experiment5.sv" "" { Text "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/rtl/experiment5.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/syn/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1663450412037 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1663450412222 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1663450412223 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1663450412223 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1663450412223 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1663450412224 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1663450412225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1663450412225 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1663450412225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1663450412239 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1663450412239 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1663450412239 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663450412324 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1663450412328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1663450413891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663450414008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1663450414036 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1663450414718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663450414718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1663450414927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1663450417163 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1663450417163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1663450417332 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1663450417332 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1663450417332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663450417333 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1663450417423 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1663450417431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1663450417611 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1663450417612 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1663450417785 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663450418268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/syn/output_files/experiment5.fit.smsg " "Generated suppressed messages file C:/Users/abdel/OneDrive/Documents/McMaster/Year3/3DQ5/lab1-group05-tuesday/exercise/syn/output_files/experiment5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1663450418584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5926 " "Peak virtual memory: 5926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663450418798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 17 17:33:38 2022 " "Processing ended: Sat Sep 17 17:33:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663450418798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663450418798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663450418798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1663450418798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1663450419797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663450419803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 17 17:33:39 2022 " "Processing started: Sat Sep 17 17:33:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663450419803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1663450419803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off experiment5 -c experiment5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off experiment5 -c experiment5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1663450419803 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1663450421762 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1663450421835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663450422042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 17 17:33:42 2022 " "Processing ended: Sat Sep 17 17:33:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663450422042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663450422042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663450422042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1663450422042 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1663450422652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1663450423179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663450423185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 17 17:33:42 2022 " "Processing started: Sat Sep 17 17:33:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663450423185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1663450423185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta experiment5 -c experiment5 " "Command: quartus_sta experiment5 -c experiment5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1663450423185 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1663450423275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1663450423385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450423427 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450423427 ""}
{ "Info" "ISTA_SDC_FOUND" "../board/timing_50_MHz.sdc " "Reading SDC File: '../board/timing_50_MHz.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1663450423733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1663450423735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663450423738 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1663450423738 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1663450423745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.256 " "Worst-case setup slack is 4.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.256               0.000 clk_50  " "    4.256               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450423755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_50  " "    0.403               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450423758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.348 " "Worst-case recovery slack is 13.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.348               0.000 clk_50  " "   13.348               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450423760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.724 " "Worst-case removal slack is 3.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.724               0.000 clk_50  " "    3.724               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450423763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.756 " "Worst-case minimum pulse width slack is 9.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.756               0.000 clk_50  " "    9.756               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450423765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450423765 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1663450423787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1663450423801 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1663450423987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663450424015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.181 " "Worst-case setup slack is 5.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.181               0.000 clk_50  " "    5.181               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450424022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk_50  " "    0.355               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450424025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.857 " "Worst-case recovery slack is 13.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.857               0.000 clk_50  " "   13.857               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450424027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.505 " "Worst-case removal slack is 3.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.505               0.000 clk_50  " "    3.505               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450424030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.777 " "Worst-case minimum pulse width slack is 9.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.777               0.000 clk_50  " "    9.777               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450424032 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1663450424055 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1663450424107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.350 " "Worst-case setup slack is 8.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.350               0.000 clk_50  " "    8.350               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450424110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk_50  " "    0.182               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450424115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.728 " "Worst-case recovery slack is 14.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.728               0.000 clk_50  " "   14.728               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450424118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.807 " "Worst-case removal slack is 2.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.807               0.000 clk_50  " "    2.807               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450424122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.438 " "Worst-case minimum pulse width slack is 9.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.438               0.000 clk_50  " "    9.438               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1663450424125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1663450424125 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1663450424436 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1663450424436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663450424489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 17 17:33:44 2022 " "Processing ended: Sat Sep 17 17:33:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663450424489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663450424489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663450424489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1663450424489 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1663450425130 ""}
