0.7
2020.2
May 22 2024
19:03:11
F:/my@VLSI course/verilog/code/counter_beh/counter_beh.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
F:/my@VLSI course/verilog/code/counter_beh/counter_beh.srcs/sim_1/new/testbench.v,1730441953,verilog,,,,testbench,,,,,,,,
F:/my@VLSI course/verilog/code/counter_beh/counter_beh.srcs/sources_1/new/counter_beh.v,1730440782,verilog,,F:/my@VLSI course/verilog/code/counter_beh/counter_beh.srcs/sim_1/new/testbench.v,,counter_beh,,,,,,,,
