Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 13 19:52:12 2024
| Host         : DESKTOP-6ISOVH6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file intel8086_timing_summary_routed.rpt -pb intel8086_timing_summary_routed.pb -rpx intel8086_timing_summary_routed.rpx -warn_on_violation
| Design       : intel8086
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  25          
TIMING-18  Warning   Missing input or output delay                              20          
TIMING-23  Warning   Combinational loop found                                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (14)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (14)
----------------------
 There are 14 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.518        0.000                      0                  970        0.252        0.000                      0                  970        3.750        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.518        0.000                      0                  970        0.252        0.000                      0                  970        3.750        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_if/memory_reg_0_255_30_30/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 3.383ns (38.466%)  route 5.412ns (61.534%))
  Logic Levels:           12  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.400    10.864    uut_if/memory_reg_0_255_22_22/A0
    SLICE_X2Y106         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.165    11.029 f  uut_if/memory_reg_0_255_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.029    uut_if/memory_reg_0_255_22_22/OA
    SLICE_X2Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    11.243 f  uut_if/memory_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000    11.243    uut_if/memory_reg_0_255_22_22/O1
    SLICE_X2Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    11.331 f  uut_if/memory_reg_0_255_22_22/F8/O
                         net (fo=6, routed)           0.606    11.937    uut_if/memory_reg_0_255_22_22_n_0
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.319    12.256 f  uut_if/memory_reg_0_255_0_0_i_14/O
                         net (fo=2, routed)           0.458    12.713    uut_if/memory_reg_0_255_0_0_i_14_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  uut_if/memory_reg_0_255_0_0_i_10/O
                         net (fo=2, routed)           0.294    13.131    uut_if/memory_reg_0_255_0_0_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  uut_if/memory_reg_0_255_0_0_i_1/O
                         net (fo=100, routed)         0.848    14.103    uut_if/memory_reg_0_255_30_30/WE
    SLICE_X8Y103         RAMS64E                                      r  uut_if/memory_reg_0_255_30_30/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.930    uut_if/memory_reg_0_255_30_30/WCLK
    SLICE_X8Y103         RAMS64E                                      r  uut_if/memory_reg_0_255_30_30/RAMS64E_A/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y103         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.621    uut_if/memory_reg_0_255_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_if/memory_reg_0_255_30_30/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 3.383ns (38.466%)  route 5.412ns (61.534%))
  Logic Levels:           12  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.400    10.864    uut_if/memory_reg_0_255_22_22/A0
    SLICE_X2Y106         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.165    11.029 f  uut_if/memory_reg_0_255_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.029    uut_if/memory_reg_0_255_22_22/OA
    SLICE_X2Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    11.243 f  uut_if/memory_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000    11.243    uut_if/memory_reg_0_255_22_22/O1
    SLICE_X2Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    11.331 f  uut_if/memory_reg_0_255_22_22/F8/O
                         net (fo=6, routed)           0.606    11.937    uut_if/memory_reg_0_255_22_22_n_0
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.319    12.256 f  uut_if/memory_reg_0_255_0_0_i_14/O
                         net (fo=2, routed)           0.458    12.713    uut_if/memory_reg_0_255_0_0_i_14_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  uut_if/memory_reg_0_255_0_0_i_10/O
                         net (fo=2, routed)           0.294    13.131    uut_if/memory_reg_0_255_0_0_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  uut_if/memory_reg_0_255_0_0_i_1/O
                         net (fo=100, routed)         0.848    14.103    uut_if/memory_reg_0_255_30_30/WE
    SLICE_X8Y103         RAMS64E                                      r  uut_if/memory_reg_0_255_30_30/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.930    uut_if/memory_reg_0_255_30_30/WCLK
    SLICE_X8Y103         RAMS64E                                      r  uut_if/memory_reg_0_255_30_30/RAMS64E_B/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y103         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.621    uut_if/memory_reg_0_255_30_30/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_if/memory_reg_0_255_30_30/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 3.383ns (38.466%)  route 5.412ns (61.534%))
  Logic Levels:           12  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.400    10.864    uut_if/memory_reg_0_255_22_22/A0
    SLICE_X2Y106         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.165    11.029 f  uut_if/memory_reg_0_255_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.029    uut_if/memory_reg_0_255_22_22/OA
    SLICE_X2Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    11.243 f  uut_if/memory_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000    11.243    uut_if/memory_reg_0_255_22_22/O1
    SLICE_X2Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    11.331 f  uut_if/memory_reg_0_255_22_22/F8/O
                         net (fo=6, routed)           0.606    11.937    uut_if/memory_reg_0_255_22_22_n_0
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.319    12.256 f  uut_if/memory_reg_0_255_0_0_i_14/O
                         net (fo=2, routed)           0.458    12.713    uut_if/memory_reg_0_255_0_0_i_14_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  uut_if/memory_reg_0_255_0_0_i_10/O
                         net (fo=2, routed)           0.294    13.131    uut_if/memory_reg_0_255_0_0_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  uut_if/memory_reg_0_255_0_0_i_1/O
                         net (fo=100, routed)         0.848    14.103    uut_if/memory_reg_0_255_30_30/WE
    SLICE_X8Y103         RAMS64E                                      r  uut_if/memory_reg_0_255_30_30/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.930    uut_if/memory_reg_0_255_30_30/WCLK
    SLICE_X8Y103         RAMS64E                                      r  uut_if/memory_reg_0_255_30_30/RAMS64E_C/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y103         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.621    uut_if/memory_reg_0_255_30_30/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_if/memory_reg_0_255_30_30/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 3.383ns (38.466%)  route 5.412ns (61.534%))
  Logic Levels:           12  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.400    10.864    uut_if/memory_reg_0_255_22_22/A0
    SLICE_X2Y106         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.165    11.029 f  uut_if/memory_reg_0_255_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.029    uut_if/memory_reg_0_255_22_22/OA
    SLICE_X2Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    11.243 f  uut_if/memory_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000    11.243    uut_if/memory_reg_0_255_22_22/O1
    SLICE_X2Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    11.331 f  uut_if/memory_reg_0_255_22_22/F8/O
                         net (fo=6, routed)           0.606    11.937    uut_if/memory_reg_0_255_22_22_n_0
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.319    12.256 f  uut_if/memory_reg_0_255_0_0_i_14/O
                         net (fo=2, routed)           0.458    12.713    uut_if/memory_reg_0_255_0_0_i_14_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  uut_if/memory_reg_0_255_0_0_i_10/O
                         net (fo=2, routed)           0.294    13.131    uut_if/memory_reg_0_255_0_0_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  uut_if/memory_reg_0_255_0_0_i_1/O
                         net (fo=100, routed)         0.848    14.103    uut_if/memory_reg_0_255_30_30/WE
    SLICE_X8Y103         RAMS64E                                      r  uut_if/memory_reg_0_255_30_30/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.930    uut_if/memory_reg_0_255_30_30/WCLK
    SLICE_X8Y103         RAMS64E                                      r  uut_if/memory_reg_0_255_30_30/RAMS64E_D/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y103         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.621    uut_if/memory_reg_0_255_30_30/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_if/memory_reg_0_255_8_8/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 3.383ns (38.470%)  route 5.411ns (61.530%))
  Logic Levels:           12  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.400    10.864    uut_if/memory_reg_0_255_22_22/A0
    SLICE_X2Y106         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.165    11.029 f  uut_if/memory_reg_0_255_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.029    uut_if/memory_reg_0_255_22_22/OA
    SLICE_X2Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    11.243 f  uut_if/memory_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000    11.243    uut_if/memory_reg_0_255_22_22/O1
    SLICE_X2Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    11.331 f  uut_if/memory_reg_0_255_22_22/F8/O
                         net (fo=6, routed)           0.606    11.937    uut_if/memory_reg_0_255_22_22_n_0
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.319    12.256 f  uut_if/memory_reg_0_255_0_0_i_14/O
                         net (fo=2, routed)           0.458    12.713    uut_if/memory_reg_0_255_0_0_i_14_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  uut_if/memory_reg_0_255_0_0_i_10/O
                         net (fo=2, routed)           0.294    13.131    uut_if/memory_reg_0_255_0_0_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  uut_if/memory_reg_0_255_0_0_i_1/O
                         net (fo=100, routed)         0.847    14.102    uut_if/memory_reg_0_255_8_8/WE
    SLICE_X8Y105         RAMS64E                                      r  uut_if/memory_reg_0_255_8_8/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.930    uut_if/memory_reg_0_255_8_8/WCLK
    SLICE_X8Y105         RAMS64E                                      r  uut_if/memory_reg_0_255_8_8/RAMS64E_A/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y105         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.621    uut_if/memory_reg_0_255_8_8/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_if/memory_reg_0_255_8_8/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 3.383ns (38.470%)  route 5.411ns (61.530%))
  Logic Levels:           12  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.400    10.864    uut_if/memory_reg_0_255_22_22/A0
    SLICE_X2Y106         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.165    11.029 f  uut_if/memory_reg_0_255_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.029    uut_if/memory_reg_0_255_22_22/OA
    SLICE_X2Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    11.243 f  uut_if/memory_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000    11.243    uut_if/memory_reg_0_255_22_22/O1
    SLICE_X2Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    11.331 f  uut_if/memory_reg_0_255_22_22/F8/O
                         net (fo=6, routed)           0.606    11.937    uut_if/memory_reg_0_255_22_22_n_0
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.319    12.256 f  uut_if/memory_reg_0_255_0_0_i_14/O
                         net (fo=2, routed)           0.458    12.713    uut_if/memory_reg_0_255_0_0_i_14_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  uut_if/memory_reg_0_255_0_0_i_10/O
                         net (fo=2, routed)           0.294    13.131    uut_if/memory_reg_0_255_0_0_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  uut_if/memory_reg_0_255_0_0_i_1/O
                         net (fo=100, routed)         0.847    14.102    uut_if/memory_reg_0_255_8_8/WE
    SLICE_X8Y105         RAMS64E                                      r  uut_if/memory_reg_0_255_8_8/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.930    uut_if/memory_reg_0_255_8_8/WCLK
    SLICE_X8Y105         RAMS64E                                      r  uut_if/memory_reg_0_255_8_8/RAMS64E_B/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y105         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.621    uut_if/memory_reg_0_255_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_if/memory_reg_0_255_8_8/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 3.383ns (38.470%)  route 5.411ns (61.530%))
  Logic Levels:           12  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.400    10.864    uut_if/memory_reg_0_255_22_22/A0
    SLICE_X2Y106         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.165    11.029 f  uut_if/memory_reg_0_255_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.029    uut_if/memory_reg_0_255_22_22/OA
    SLICE_X2Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    11.243 f  uut_if/memory_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000    11.243    uut_if/memory_reg_0_255_22_22/O1
    SLICE_X2Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    11.331 f  uut_if/memory_reg_0_255_22_22/F8/O
                         net (fo=6, routed)           0.606    11.937    uut_if/memory_reg_0_255_22_22_n_0
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.319    12.256 f  uut_if/memory_reg_0_255_0_0_i_14/O
                         net (fo=2, routed)           0.458    12.713    uut_if/memory_reg_0_255_0_0_i_14_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  uut_if/memory_reg_0_255_0_0_i_10/O
                         net (fo=2, routed)           0.294    13.131    uut_if/memory_reg_0_255_0_0_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  uut_if/memory_reg_0_255_0_0_i_1/O
                         net (fo=100, routed)         0.847    14.102    uut_if/memory_reg_0_255_8_8/WE
    SLICE_X8Y105         RAMS64E                                      r  uut_if/memory_reg_0_255_8_8/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.930    uut_if/memory_reg_0_255_8_8/WCLK
    SLICE_X8Y105         RAMS64E                                      r  uut_if/memory_reg_0_255_8_8/RAMS64E_C/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y105         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.621    uut_if/memory_reg_0_255_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_if/memory_reg_0_255_8_8/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 3.383ns (38.470%)  route 5.411ns (61.530%))
  Logic Levels:           12  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.400    10.864    uut_if/memory_reg_0_255_22_22/A0
    SLICE_X2Y106         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.165    11.029 f  uut_if/memory_reg_0_255_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.029    uut_if/memory_reg_0_255_22_22/OA
    SLICE_X2Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    11.243 f  uut_if/memory_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000    11.243    uut_if/memory_reg_0_255_22_22/O1
    SLICE_X2Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    11.331 f  uut_if/memory_reg_0_255_22_22/F8/O
                         net (fo=6, routed)           0.606    11.937    uut_if/memory_reg_0_255_22_22_n_0
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.319    12.256 f  uut_if/memory_reg_0_255_0_0_i_14/O
                         net (fo=2, routed)           0.458    12.713    uut_if/memory_reg_0_255_0_0_i_14_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  uut_if/memory_reg_0_255_0_0_i_10/O
                         net (fo=2, routed)           0.294    13.131    uut_if/memory_reg_0_255_0_0_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  uut_if/memory_reg_0_255_0_0_i_1/O
                         net (fo=100, routed)         0.847    14.102    uut_if/memory_reg_0_255_8_8/WE
    SLICE_X8Y105         RAMS64E                                      r  uut_if/memory_reg_0_255_8_8/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.930    uut_if/memory_reg_0_255_8_8/WCLK
    SLICE_X8Y105         RAMS64E                                      r  uut_if/memory_reg_0_255_8_8/RAMS64E_D/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y105         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.621    uut_if/memory_reg_0_255_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_if/memory_reg_0_255_29_29/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 3.383ns (39.119%)  route 5.265ns (60.881%))
  Logic Levels:           12  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.400    10.864    uut_if/memory_reg_0_255_22_22/A0
    SLICE_X2Y106         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.165    11.029 f  uut_if/memory_reg_0_255_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.029    uut_if/memory_reg_0_255_22_22/OA
    SLICE_X2Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    11.243 f  uut_if/memory_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000    11.243    uut_if/memory_reg_0_255_22_22/O1
    SLICE_X2Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    11.331 f  uut_if/memory_reg_0_255_22_22/F8/O
                         net (fo=6, routed)           0.606    11.937    uut_if/memory_reg_0_255_22_22_n_0
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.319    12.256 f  uut_if/memory_reg_0_255_0_0_i_14/O
                         net (fo=2, routed)           0.458    12.713    uut_if/memory_reg_0_255_0_0_i_14_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  uut_if/memory_reg_0_255_0_0_i_10/O
                         net (fo=2, routed)           0.294    13.131    uut_if/memory_reg_0_255_0_0_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  uut_if/memory_reg_0_255_0_0_i_1/O
                         net (fo=100, routed)         0.702    13.957    uut_if/memory_reg_0_255_29_29/WE
    SLICE_X10Y106        RAMS64E                                      r  uut_if/memory_reg_0_255_29_29/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.511    14.933    uut_if/memory_reg_0_255_29_29/WCLK
    SLICE_X10Y106        RAMS64E                                      r  uut_if/memory_reg_0_255_29_29/RAMS64E_A/CLK
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X10Y106        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.624    uut_if/memory_reg_0_255_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -13.957    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_if/memory_reg_0_255_29_29/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 3.383ns (39.119%)  route 5.265ns (60.881%))
  Logic Levels:           12  (LUT2=3 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.400    10.864    uut_if/memory_reg_0_255_22_22/A0
    SLICE_X2Y106         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.165    11.029 f  uut_if/memory_reg_0_255_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.029    uut_if/memory_reg_0_255_22_22/OA
    SLICE_X2Y106         MUXF7 (Prop_muxf7_I1_O)      0.214    11.243 f  uut_if/memory_reg_0_255_22_22/F7.A/O
                         net (fo=1, routed)           0.000    11.243    uut_if/memory_reg_0_255_22_22/O1
    SLICE_X2Y106         MUXF8 (Prop_muxf8_I1_O)      0.088    11.331 f  uut_if/memory_reg_0_255_22_22/F8/O
                         net (fo=6, routed)           0.606    11.937    uut_if/memory_reg_0_255_22_22_n_0
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.319    12.256 f  uut_if/memory_reg_0_255_0_0_i_14/O
                         net (fo=2, routed)           0.458    12.713    uut_if/memory_reg_0_255_0_0_i_14_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.837 r  uut_if/memory_reg_0_255_0_0_i_10/O
                         net (fo=2, routed)           0.294    13.131    uut_if/memory_reg_0_255_0_0_i_10_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124    13.255 r  uut_if/memory_reg_0_255_0_0_i_1/O
                         net (fo=100, routed)         0.702    13.957    uut_if/memory_reg_0_255_29_29/WE
    SLICE_X10Y106        RAMS64E                                      r  uut_if/memory_reg_0_255_29_29/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.511    14.933    uut_if/memory_reg_0_255_29_29/WCLK
    SLICE_X10Y106        RAMS64E                                      r  uut_if/memory_reg_0_255_29_29/RAMS64E_B/CLK
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X10Y106        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.624    uut_if/memory_reg_0_255_29_29/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -13.957    
  -------------------------------------------------------------------
                         slack                                  0.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 etichetaSSD/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etichetaSSD/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  etichetaSSD/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  etichetaSSD/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.767    etichetaSSD/cnt_reg_n_0_[11]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  etichetaSSD/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    etichetaSSD/cnt_reg[8]_i_1_n_4
    SLICE_X1Y104         FDRE                                         r  etichetaSSD/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     2.036    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  etichetaSSD/cnt_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    etichetaSSD/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 etichetaSSD/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etichetaSSD/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  etichetaSSD/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  etichetaSSD/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.767    etichetaSSD/cnt_reg_n_0_[7]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  etichetaSSD/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    etichetaSSD/cnt_reg[4]_i_1_n_4
    SLICE_X1Y103         FDRE                                         r  etichetaSSD/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     2.036    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  etichetaSSD/cnt_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    etichetaSSD/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 etichetaSSD/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etichetaSSD/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  etichetaSSD/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  etichetaSSD/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.764    etichetaSSD/cnt_reg_n_0_[12]
    SLICE_X1Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  etichetaSSD/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    etichetaSSD/cnt_reg[12]_i_1_n_7
    SLICE_X1Y105         FDRE                                         r  etichetaSSD/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     2.036    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  etichetaSSD/cnt_reg[12]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.105     1.622    etichetaSSD/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 etichetaSSD/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etichetaSSD/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  etichetaSSD/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  etichetaSSD/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.764    etichetaSSD/cnt_reg_n_0_[4]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  etichetaSSD/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    etichetaSSD/cnt_reg[4]_i_1_n_7
    SLICE_X1Y103         FDRE                                         r  etichetaSSD/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     2.036    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  etichetaSSD/cnt_reg[4]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    etichetaSSD/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 etichetaSSD/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etichetaSSD/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  etichetaSSD/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  etichetaSSD/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.764    etichetaSSD/cnt_reg_n_0_[8]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  etichetaSSD/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    etichetaSSD/cnt_reg[8]_i_1_n_7
    SLICE_X1Y104         FDRE                                         r  etichetaSSD/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     2.036    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  etichetaSSD/cnt_reg[8]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    etichetaSSD/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 etichetaSSD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etichetaSSD/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  etichetaSSD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  etichetaSSD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.768    etichetaSSD/cnt_reg_n_0_[10]
    SLICE_X1Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  etichetaSSD/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    etichetaSSD/cnt_reg[8]_i_1_n_5
    SLICE_X1Y104         FDRE                                         r  etichetaSSD/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     2.036    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  etichetaSSD/cnt_reg[10]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    etichetaSSD/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 etichetaSSD/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etichetaSSD/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.599     1.518    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  etichetaSSD/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  etichetaSSD/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.769    etichetaSSD/cnt_reg_n_0_[2]
    SLICE_X1Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  etichetaSSD/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    etichetaSSD/cnt_reg[0]_i_1_n_5
    SLICE_X1Y102         FDRE                                         r  etichetaSSD/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.872     2.037    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  etichetaSSD/cnt_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    etichetaSSD/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 etichetaSSD/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etichetaSSD/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  etichetaSSD/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  etichetaSSD/cnt_reg[6]/Q
                         net (fo=1, routed)           0.109     1.768    etichetaSSD/cnt_reg_n_0_[6]
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  etichetaSSD/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    etichetaSSD/cnt_reg[4]_i_1_n_5
    SLICE_X1Y103         FDRE                                         r  etichetaSSD/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     2.036    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  etichetaSSD/cnt_reg[6]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    etichetaSSD/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 etichetaMPG/cnt_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etichetaMPG/cnt_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    etichetaMPG/clk_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  etichetaMPG/cnt_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  etichetaMPG/cnt_int_reg[11]/Q
                         net (fo=2, routed)           0.117     1.781    etichetaMPG/cnt_int_reg[11]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  etichetaMPG/cnt_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    etichetaMPG/cnt_int_reg[8]_i_1_n_4
    SLICE_X7Y96          FDRE                                         r  etichetaMPG/cnt_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.874     2.039    etichetaMPG/clk_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  etichetaMPG/cnt_int_reg[11]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y96          FDRE (Hold_fdre_C_D)         0.105     1.627    etichetaMPG/cnt_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 etichetaMPG/cnt_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etichetaMPG/cnt_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    etichetaMPG/clk_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  etichetaMPG/cnt_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  etichetaMPG/cnt_int_reg[15]/Q
                         net (fo=2, routed)           0.118     1.782    etichetaMPG/cnt_int_reg[15]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  etichetaMPG/cnt_int_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    etichetaMPG/cnt_int_reg[12]_i_1_n_4
    SLICE_X7Y97          FDRE                                         r  etichetaMPG/cnt_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.875     2.040    etichetaMPG/clk_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  etichetaMPG/cnt_int_reg[15]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.105     1.628    etichetaMPG/cnt_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y106    ip_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y108    ip_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y108    ip_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y109    ip_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y109    ip_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y109    ip_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y109    ip_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y106    ip_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y106    ip_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y109    uut_if/memory_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y109    uut_if/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y103    uut_if/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y109    uut_if/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y109    uut_if/memory_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.439ns  (logic 5.927ns (38.390%)  route 9.512ns (61.610%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=27, routed)          2.962     4.456    sw_IBUF[6]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  cat_OBUF[6]_inst_i_80/O
                         net (fo=3, routed)           0.834     5.414    uut_if/cat_OBUF[6]_inst_i_16
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.538 f  uut_if/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.585     6.123    etichetaSSD/cat_OBUF[6]_inst_i_4
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  etichetaSSD/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.441     6.688    uut_if/cat_OBUF[6]_inst_i_1
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  uut_if/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.999     7.812    etichetaSSD/cat[3]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.152     7.964 r  etichetaSSD/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.691    11.654    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    15.439 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.439    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.046ns  (logic 5.670ns (37.682%)  route 9.376ns (62.318%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=27, routed)          2.962     4.456    sw_IBUF[6]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  cat_OBUF[6]_inst_i_80/O
                         net (fo=3, routed)           0.834     5.414    uut_if/cat_OBUF[6]_inst_i_16
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.538 f  uut_if/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.585     6.123    etichetaSSD/cat_OBUF[6]_inst_i_4
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  etichetaSSD/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.441     6.688    uut_if/cat_OBUF[6]_inst_i_1
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  uut_if/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.007     7.820    etichetaSSD/cat[3]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.124     7.944 r  etichetaSSD/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.547    11.490    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.046 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.046    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.489ns  (logic 5.907ns (40.768%)  route 8.582ns (59.232%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=27, routed)          2.962     4.456    sw_IBUF[6]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  cat_OBUF[6]_inst_i_80/O
                         net (fo=3, routed)           0.834     5.414    uut_if/cat_OBUF[6]_inst_i_16
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.538 f  uut_if/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.585     6.123    etichetaSSD/cat_OBUF[6]_inst_i_4
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  etichetaSSD/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.441     6.688    uut_if/cat_OBUF[6]_inst_i_1
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  uut_if/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.738     7.550    uut_if/cnt_reg[16]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.153     7.703 r  uut_if/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.022    10.725    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    14.489 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.489    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.071ns  (logic 5.648ns (40.138%)  route 8.423ns (59.862%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=27, routed)          2.962     4.456    sw_IBUF[6]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  cat_OBUF[6]_inst_i_80/O
                         net (fo=3, routed)           0.834     5.414    uut_if/cat_OBUF[6]_inst_i_16
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.538 f  uut_if/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.585     6.123    etichetaSSD/cat_OBUF[6]_inst_i_4
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  etichetaSSD/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.441     6.688    uut_if/cat_OBUF[6]_inst_i_1
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  uut_if/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.738     7.550    uut_if/cnt_reg[16]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.124     7.674 r  uut_if/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.863    10.537    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.071 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.071    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.791ns  (logic 5.892ns (42.728%)  route 7.898ns (57.272%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=27, routed)          2.962     4.456    sw_IBUF[6]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  cat_OBUF[6]_inst_i_80/O
                         net (fo=3, routed)           0.834     5.414    uut_if/cat_OBUF[6]_inst_i_16
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.538 f  uut_if/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.585     6.123    etichetaSSD/cat_OBUF[6]_inst_i_4
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  etichetaSSD/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.441     6.688    uut_if/cat_OBUF[6]_inst_i_1
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  uut_if/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.007     7.820    etichetaSSD/cat[3]
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.150     7.970 r  etichetaSSD/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.069    10.038    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    13.791 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.791    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.655ns  (logic 5.651ns (41.388%)  route 8.003ns (58.612%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=27, routed)          2.962     4.456    sw_IBUF[6]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  cat_OBUF[6]_inst_i_80/O
                         net (fo=3, routed)           0.834     5.414    uut_if/cat_OBUF[6]_inst_i_16
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.538 f  uut_if/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.585     6.123    etichetaSSD/cat_OBUF[6]_inst_i_4
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  etichetaSSD/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.441     6.688    uut_if/cat_OBUF[6]_inst_i_1
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  uut_if/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.958     7.771    etichetaSSD/cat[3]
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124     7.895 r  etichetaSSD/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.223    10.117    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.655 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.655    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.145ns  (logic 5.607ns (42.655%)  route 7.538ns (57.345%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=27, routed)          2.962     4.456    sw_IBUF[6]
    SLICE_X2Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.580 f  cat_OBUF[6]_inst_i_80/O
                         net (fo=3, routed)           0.834     5.414    uut_if/cat_OBUF[6]_inst_i_16
    SLICE_X6Y111         LUT6 (Prop_lut6_I0_O)        0.124     5.538 f  uut_if/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.585     6.123    etichetaSSD/cat_OBUF[6]_inst_i_4
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.247 r  etichetaSSD/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.441     6.688    uut_if/cat_OBUF[6]_inst_i_1
    SLICE_X0Y109         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  uut_if/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.999     7.812    etichetaSSD/cat[3]
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.124     7.936 r  etichetaSSD/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.717     9.652    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.145 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.145    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.560ns (53.137%)  route 1.376ns (46.863%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=24, routed)          0.702     0.978    etichetaSSD/sw_IBUF[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.023 r  etichetaSSD/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.310     1.332    etichetaSSD/cnt_reg[16]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.045     1.377 r  etichetaSSD/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.364     1.741    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.935 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.935    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.183ns  (logic 1.677ns (52.693%)  route 1.506ns (47.307%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=24, routed)          0.702     0.978    etichetaSSD/sw_IBUF[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.023 r  etichetaSSD/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.306     1.329    etichetaSSD/cnt_reg[16]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.044     1.373 r  etichetaSSD/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.498     1.870    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     3.183 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.183    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.189ns  (logic 1.604ns (50.294%)  route 1.585ns (49.706%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=24, routed)          0.702     0.978    etichetaSSD/sw_IBUF[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.023 r  etichetaSSD/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.310     1.333    etichetaSSD/cnt_reg[16]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.045     1.378 r  etichetaSSD/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.573     1.950    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.189 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.189    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.471ns  (logic 1.600ns (46.095%)  route 1.871ns (53.905%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=24, routed)          0.702     0.978    etichetaSSD/sw_IBUF[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.023 f  etichetaSSD/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.313     1.335    uut_if/cat[4]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.045     1.380 r  uut_if/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.856     2.236    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.471 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.471    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.611ns  (logic 1.691ns (46.825%)  route 1.920ns (53.175%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=24, routed)          0.702     0.978    etichetaSSD/sw_IBUF[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.023 r  etichetaSSD/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.313     1.335    uut_if/cat[4]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.044     1.379 r  uut_if/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.905     2.285    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.326     3.611 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.611    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.775ns  (logic 1.622ns (42.961%)  route 2.153ns (57.039%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=24, routed)          0.702     0.978    etichetaSSD/sw_IBUF[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.023 r  etichetaSSD/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.306     1.329    etichetaSSD/cnt_reg[16]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.045     1.374 r  etichetaSSD/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.145     2.518    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.775 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.775    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.910ns  (logic 1.708ns (43.687%)  route 2.202ns (56.313%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=24, routed)          0.702     0.978    etichetaSSD/sw_IBUF[2]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.023 r  etichetaSSD/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.310     1.332    etichetaSSD/cnt_reg[16]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.043     1.375 r  etichetaSSD/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.190     2.565    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.344     3.910 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.910    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.767ns  (logic 7.878ns (37.937%)  route 12.889ns (62.063%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.399    10.863    uut_if/memory_reg_0_255_27_27/A0
    SLICE_X2Y105         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.204    11.067 r  uut_if/memory_reg_0_255_27_27/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.067    uut_if/memory_reg_0_255_27_27/OC
    SLICE_X2Y105         MUXF7 (Prop_muxf7_I1_O)      0.247    11.314 r  uut_if/memory_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000    11.314    uut_if/memory_reg_0_255_27_27/O0
    SLICE_X2Y105         MUXF8 (Prop_muxf8_I0_O)      0.098    11.412 r  uut_if/memory_reg_0_255_27_27/F8/O
                         net (fo=9, routed)           1.415    12.827    uut_if/memory_reg_0_255_27_27_n_0
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.345    13.172 r  uut_if/memory_reg_0_255_0_0_i_20/O
                         net (fo=4, routed)           1.266    14.438    uut_if/instruction[27]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.326    14.764 f  uut_if/cat_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.365    16.130    uut_if/cat_OBUF[6]_inst_i_61_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124    16.254 f  uut_if/cat_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.808    17.062    uut_if/cat_OBUF[6]_inst_i_45_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124    17.186 r  uut_if/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.293    17.479    uut_if/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124    17.603 r  uut_if/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.845    18.448    etichetaSSD/cat[3]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.152    18.600 r  etichetaSSD/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.691    22.290    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    26.075 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.075    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.373ns  (logic 7.621ns (37.407%)  route 12.752ns (62.593%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.399    10.863    uut_if/memory_reg_0_255_27_27/A0
    SLICE_X2Y105         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.204    11.067 r  uut_if/memory_reg_0_255_27_27/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.067    uut_if/memory_reg_0_255_27_27/OC
    SLICE_X2Y105         MUXF7 (Prop_muxf7_I1_O)      0.247    11.314 r  uut_if/memory_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000    11.314    uut_if/memory_reg_0_255_27_27/O0
    SLICE_X2Y105         MUXF8 (Prop_muxf8_I0_O)      0.098    11.412 r  uut_if/memory_reg_0_255_27_27/F8/O
                         net (fo=9, routed)           1.415    12.827    uut_if/memory_reg_0_255_27_27_n_0
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.345    13.172 r  uut_if/memory_reg_0_255_0_0_i_20/O
                         net (fo=4, routed)           1.266    14.438    uut_if/instruction[27]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.326    14.764 f  uut_if/cat_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.365    16.130    uut_if/cat_OBUF[6]_inst_i_61_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124    16.254 f  uut_if/cat_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.808    17.062    uut_if/cat_OBUF[6]_inst_i_45_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124    17.186 r  uut_if/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.293    17.479    uut_if/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124    17.603 r  uut_if/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.852    18.455    etichetaSSD/cat[3]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.124    18.579 r  etichetaSSD/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.547    22.126    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    25.681 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.681    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.658ns  (logic 7.825ns (39.806%)  route 11.833ns (60.194%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.399    10.863    uut_if/memory_reg_0_255_27_27/A0
    SLICE_X2Y105         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.204    11.067 r  uut_if/memory_reg_0_255_27_27/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.067    uut_if/memory_reg_0_255_27_27/OC
    SLICE_X2Y105         MUXF7 (Prop_muxf7_I1_O)      0.247    11.314 r  uut_if/memory_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000    11.314    uut_if/memory_reg_0_255_27_27/O0
    SLICE_X2Y105         MUXF8 (Prop_muxf8_I0_O)      0.098    11.412 r  uut_if/memory_reg_0_255_27_27/F8/O
                         net (fo=9, routed)           1.415    12.827    uut_if/memory_reg_0_255_27_27_n_0
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.345    13.172 r  uut_if/memory_reg_0_255_0_0_i_20/O
                         net (fo=4, routed)           1.266    14.438    uut_if/instruction[27]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.326    14.764 f  uut_if/cat_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.365    16.130    uut_if/cat_OBUF[6]_inst_i_61_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124    16.254 f  uut_if/cat_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.808    17.062    uut_if/cat_OBUF[6]_inst_i_45_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124    17.186 r  uut_if/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.293    17.479    uut_if/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124    17.603 r  uut_if/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.457    18.060    uut_if/cnt_reg[16]
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.120    18.180 r  uut_if/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.022    21.202    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    24.966 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.966    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.272ns  (logic 7.599ns (39.428%)  route 11.674ns (60.572%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.399    10.863    uut_if/memory_reg_0_255_27_27/A0
    SLICE_X2Y105         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.204    11.067 r  uut_if/memory_reg_0_255_27_27/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.067    uut_if/memory_reg_0_255_27_27/OC
    SLICE_X2Y105         MUXF7 (Prop_muxf7_I1_O)      0.247    11.314 r  uut_if/memory_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000    11.314    uut_if/memory_reg_0_255_27_27/O0
    SLICE_X2Y105         MUXF8 (Prop_muxf8_I0_O)      0.098    11.412 r  uut_if/memory_reg_0_255_27_27/F8/O
                         net (fo=9, routed)           1.415    12.827    uut_if/memory_reg_0_255_27_27_n_0
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.345    13.172 r  uut_if/memory_reg_0_255_0_0_i_20/O
                         net (fo=4, routed)           1.266    14.438    uut_if/instruction[27]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.326    14.764 f  uut_if/cat_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.365    16.130    uut_if/cat_OBUF[6]_inst_i_61_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124    16.254 f  uut_if/cat_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.808    17.062    uut_if/cat_OBUF[6]_inst_i_45_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124    17.186 r  uut_if/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.293    17.479    uut_if/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124    17.603 r  uut_if/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.457    18.060    uut_if/cnt_reg[16]
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.124    18.184 r  uut_if/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.863    21.047    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    24.581 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.581    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.120ns  (logic 7.846ns (41.034%)  route 11.274ns (58.966%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.399    10.863    uut_if/memory_reg_0_255_27_27/A0
    SLICE_X2Y105         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.204    11.067 r  uut_if/memory_reg_0_255_27_27/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.067    uut_if/memory_reg_0_255_27_27/OC
    SLICE_X2Y105         MUXF7 (Prop_muxf7_I1_O)      0.247    11.314 r  uut_if/memory_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000    11.314    uut_if/memory_reg_0_255_27_27/O0
    SLICE_X2Y105         MUXF8 (Prop_muxf8_I0_O)      0.098    11.412 r  uut_if/memory_reg_0_255_27_27/F8/O
                         net (fo=9, routed)           1.415    12.827    uut_if/memory_reg_0_255_27_27_n_0
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.345    13.172 r  uut_if/memory_reg_0_255_0_0_i_20/O
                         net (fo=4, routed)           1.266    14.438    uut_if/instruction[27]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.326    14.764 f  uut_if/cat_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.365    16.130    uut_if/cat_OBUF[6]_inst_i_61_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124    16.254 f  uut_if/cat_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.808    17.062    uut_if/cat_OBUF[6]_inst_i_45_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124    17.186 r  uut_if/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.293    17.479    uut_if/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124    17.603 r  uut_if/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.852    18.455    etichetaSSD/cat[3]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.152    18.607 r  etichetaSSD/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.069    20.676    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    24.428 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.428    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.631ns  (logic 7.603ns (40.806%)  route 11.029ns (59.194%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.399    10.863    uut_if/memory_reg_0_255_27_27/A0
    SLICE_X2Y105         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.204    11.067 r  uut_if/memory_reg_0_255_27_27/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.067    uut_if/memory_reg_0_255_27_27/OC
    SLICE_X2Y105         MUXF7 (Prop_muxf7_I1_O)      0.247    11.314 r  uut_if/memory_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000    11.314    uut_if/memory_reg_0_255_27_27/O0
    SLICE_X2Y105         MUXF8 (Prop_muxf8_I0_O)      0.098    11.412 r  uut_if/memory_reg_0_255_27_27/F8/O
                         net (fo=9, routed)           1.415    12.827    uut_if/memory_reg_0_255_27_27_n_0
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.345    13.172 r  uut_if/memory_reg_0_255_0_0_i_20/O
                         net (fo=4, routed)           1.266    14.438    uut_if/instruction[27]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.326    14.764 f  uut_if/cat_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.365    16.130    uut_if/cat_OBUF[6]_inst_i_61_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124    16.254 f  uut_if/cat_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.808    17.062    uut_if/cat_OBUF[6]_inst_i_45_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124    17.186 r  uut_if/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.293    17.479    uut_if/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124    17.603 r  uut_if/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.452    18.056    etichetaSSD/cat[3]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.124    18.180 r  etichetaSSD/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.223    20.402    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    23.940 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.940    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.473ns  (logic 7.558ns (40.916%)  route 10.915ns (59.084%))
  Logic Levels:           16  (LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.706     5.308    uut_if/memory_reg_0_255_31_31/WCLK
    SLICE_X6Y109         RAMS64E                                      r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         RAMS64E (Prop_rams64e_CLK_O)
                                                      1.319     6.627 r  uut_if/memory_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.627    uut_if/memory_reg_0_255_31_31/OD
    SLICE_X6Y109         MUXF7 (Prop_muxf7_I0_O)      0.241     6.868 r  uut_if/memory_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000     6.868    uut_if/memory_reg_0_255_31_31/O0
    SLICE_X6Y109         MUXF8 (Prop_muxf8_I0_O)      0.098     6.966 r  uut_if/memory_reg_0_255_31_31/F8/O
                         net (fo=11, routed)          0.491     7.457    uut_if/memory_reg_0_255_31_31_n_0
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.319     7.776 r  uut_if/memory_reg_0_255_0_0_i_19/O
                         net (fo=5, routed)           0.529     8.305    uut_if/instruction[31]
    SLICE_X8Y109         LUT2 (Prop_lut2_I0_O)        0.124     8.429 r  uut_if/memory_reg_0_255_0_0_i_17/O
                         net (fo=4, routed)           0.299     8.728    uut_if/memory_reg_0_255_0_0_i_17_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     8.852 f  uut_if/memory_reg_0_255_0_0_i_13/O
                         net (fo=11, routed)          0.488     9.340    uut_if/memory_reg_0_255_0_0_i_13_n_0
    SLICE_X9Y105         LUT2 (Prop_lut2_I1_O)        0.124     9.464 r  uut_if/memory_reg_0_255_0_0_i_9/O
                         net (fo=100, routed)         1.399    10.863    uut_if/memory_reg_0_255_27_27/A0
    SLICE_X2Y105         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.204    11.067 f  uut_if/memory_reg_0_255_27_27/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.067    uut_if/memory_reg_0_255_27_27/OC
    SLICE_X2Y105         MUXF7 (Prop_muxf7_I1_O)      0.247    11.314 f  uut_if/memory_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000    11.314    uut_if/memory_reg_0_255_27_27/O0
    SLICE_X2Y105         MUXF8 (Prop_muxf8_I0_O)      0.098    11.412 f  uut_if/memory_reg_0_255_27_27/F8/O
                         net (fo=9, routed)           1.415    12.827    uut_if/memory_reg_0_255_27_27_n_0
    SLICE_X7Y111         LUT3 (Prop_lut3_I2_O)        0.345    13.172 f  uut_if/memory_reg_0_255_0_0_i_20/O
                         net (fo=4, routed)           1.266    14.438    uut_if/instruction[27]
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.326    14.764 r  uut_if/cat_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.365    16.130    uut_if/cat_OBUF[6]_inst_i_61_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124    16.254 r  uut_if/cat_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.808    17.062    uut_if/cat_OBUF[6]_inst_i_45_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.124    17.186 f  uut_if/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.293    17.479    uut_if/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.124    17.603 f  uut_if/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.845    18.448    etichetaSSD/cat[3]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.124    18.572 r  etichetaSSD/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.717    20.288    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    23.781 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.781    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.223ns  (logic 4.098ns (44.426%)  route 5.126ns (55.574%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.709     5.311    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  etichetaSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  etichetaSSD/cnt_reg[16]/Q
                         net (fo=17, routed)          0.973     6.741    etichetaSSD/sel0[2]
    SLICE_X3Y105         LUT3 (Prop_lut3_I2_O)        0.124     6.865 r  etichetaSSD/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.152    11.017    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.535 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.535    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 4.154ns (45.682%)  route 4.940ns (54.318%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.709     5.311    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  etichetaSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  etichetaSSD/cnt_reg[16]/Q
                         net (fo=17, routed)          1.469     7.237    etichetaSSD/sel0[2]
    SLICE_X0Y110         LUT3 (Prop_lut3_I0_O)        0.124     7.361 r  etichetaSSD/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.471    10.831    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.406 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.406    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 4.363ns (50.041%)  route 4.356ns (49.959%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.709     5.311    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  etichetaSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  etichetaSSD/cnt_reg[16]/Q
                         net (fo=17, routed)          0.973     6.741    etichetaSSD/sel0[2]
    SLICE_X3Y105         LUT3 (Prop_lut3_I2_O)        0.152     6.893 r  etichetaSSD/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.383    10.276    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    14.031 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.031    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.481ns (69.972%)  route 0.636ns (30.028%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  etichetaSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  etichetaSSD/cnt_reg[16]/Q
                         net (fo=17, routed)          0.277     1.936    etichetaSSD/sel0[2]
    SLICE_X0Y107         LUT3 (Prop_lut3_I0_O)        0.042     1.978 r  etichetaSSD/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.336    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.635 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.635    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.487ns (69.385%)  route 0.656ns (30.615%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  etichetaSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  etichetaSSD/cnt_reg[16]/Q
                         net (fo=17, routed)          0.255     1.914    etichetaSSD/sel0[2]
    SLICE_X0Y105         LUT3 (Prop_lut3_I0_O)        0.043     1.957 r  etichetaSSD/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.358    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.661 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.661    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.504ns (64.940%)  route 0.812ns (35.060%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  etichetaSSD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  etichetaSSD/cnt_reg[14]/Q
                         net (fo=34, routed)          0.418     2.076    etichetaSSD/sel0[0]
    SLICE_X0Y110         LUT3 (Prop_lut3_I2_O)        0.048     2.124 r  etichetaSSD/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.518    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     3.833 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.833    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.437ns (60.674%)  route 0.931ns (39.326%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  etichetaSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  etichetaSSD/cnt_reg[16]/Q
                         net (fo=17, routed)          0.266     1.925    etichetaSSD/sel0[2]
    SLICE_X0Y105         LUT3 (Prop_lut3_I0_O)        0.045     1.970 r  etichetaSSD/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.665     2.635    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.885 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.885    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.425ns (58.803%)  route 0.999ns (41.197%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  etichetaSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  etichetaSSD/cnt_reg[16]/Q
                         net (fo=17, routed)          0.330     1.989    uut_if/sel0[2]
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.045     2.034 f  uut_if/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.305     2.338    etichetaSSD/cat[3]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.045     2.383 r  etichetaSSD/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.364     2.747    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.941 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.941    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.438ns (57.095%)  route 1.081ns (42.905%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  etichetaSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  etichetaSSD/cnt_reg[16]/Q
                         net (fo=17, routed)          0.255     1.914    etichetaSSD/sel0[2]
    SLICE_X0Y105         LUT3 (Prop_lut3_I0_O)        0.045     1.959 r  etichetaSSD/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.825     2.784    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     4.037 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.037    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.469ns (57.578%)  route 1.082ns (42.422%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  etichetaSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  etichetaSSD/cnt_reg[16]/Q
                         net (fo=17, routed)          0.330     1.989    uut_if/sel0[2]
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.045     2.034 r  uut_if/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.179     2.213    etichetaSSD/cat[3]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I1_O)        0.045     2.258 r  etichetaSSD/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.573     2.831    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.069 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.069    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.543ns (57.449%)  route 1.143ns (42.551%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  etichetaSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  etichetaSSD/cnt_reg[16]/Q
                         net (fo=17, routed)          0.330     1.989    uut_if/sel0[2]
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.045     2.034 r  uut_if/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.315     2.349    etichetaSSD/cat[3]_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I2_O)        0.044     2.393 r  etichetaSSD/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.890    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     4.203 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.203    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.804ns  (logic 1.503ns (53.602%)  route 1.301ns (46.398%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  etichetaSSD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  etichetaSSD/cnt_reg[14]/Q
                         net (fo=34, routed)          0.222     1.881    etichetaSSD/sel0[0]
    SLICE_X3Y105         LUT3 (Prop_lut3_I1_O)        0.046     1.927 r  etichetaSSD/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.079     3.005    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     4.321 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.321    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etichetaSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.835ns  (logic 1.465ns (51.691%)  route 1.369ns (48.309%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    etichetaSSD/clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  etichetaSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  etichetaSSD/cnt_reg[16]/Q
                         net (fo=17, routed)          0.330     1.989    uut_if/sel0[2]
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.045     2.034 r  uut_if/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.183     2.217    uut_if/cnt_reg[16]
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.045     2.262 r  uut_if/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.856     3.118    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.352 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.352    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.414ns  (logic 1.486ns (43.527%)  route 1.928ns (56.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.928     3.414    btn_IBUF[1]
    SLICE_X5Y109         FDCE                                         f  ip_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.585     5.007    clk_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  ip_reg[12]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.414ns  (logic 1.486ns (43.527%)  route 1.928ns (56.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.928     3.414    btn_IBUF[1]
    SLICE_X5Y109         FDCE                                         f  ip_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.585     5.007    clk_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  ip_reg[13]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.414ns  (logic 1.486ns (43.527%)  route 1.928ns (56.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.928     3.414    btn_IBUF[1]
    SLICE_X5Y109         FDCE                                         f  ip_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.585     5.007    clk_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  ip_reg[14]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.414ns  (logic 1.486ns (43.527%)  route 1.928ns (56.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.928     3.414    btn_IBUF[1]
    SLICE_X5Y109         FDCE                                         f  ip_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.585     5.007    clk_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  ip_reg[15]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.275ns  (logic 1.486ns (45.366%)  route 1.789ns (54.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.789     3.275    btn_IBUF[1]
    SLICE_X5Y108         FDCE                                         f  ip_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.586     5.008    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  ip_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.275ns  (logic 1.486ns (45.366%)  route 1.789ns (54.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.789     3.275    btn_IBUF[1]
    SLICE_X5Y108         FDCE                                         f  ip_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.586     5.008    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  ip_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.275ns  (logic 1.486ns (45.366%)  route 1.789ns (54.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.789     3.275    btn_IBUF[1]
    SLICE_X5Y108         FDCE                                         f  ip_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.586     5.008    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  ip_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.275ns  (logic 1.486ns (45.366%)  route 1.789ns (54.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.789     3.275    btn_IBUF[1]
    SLICE_X5Y108         FDCE                                         f  ip_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.586     5.008    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  ip_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.165ns  (logic 1.486ns (46.945%)  route 1.679ns (53.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.679     3.165    btn_IBUF[1]
    SLICE_X5Y106         FDCE                                         f  ip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.587     5.009    clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  ip_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.165ns  (logic 1.486ns (46.945%)  route 1.679ns (53.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          1.679     3.165    btn_IBUF[1]
    SLICE_X5Y106         FDCE                                         f  ip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.587     5.009    clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  ip_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            etichetaMPG/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.244ns (31.029%)  route 0.543ns (68.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.543     0.788    etichetaMPG/btn_IBUF[0]
    SLICE_X6Y96          FDRE                                         r  etichetaMPG/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.874     2.039    etichetaMPG/clk_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  etichetaMPG/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.722%)  route 0.661ns (72.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          0.661     0.915    btn_IBUF[1]
    SLICE_X5Y106         FDCE                                         f  ip_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.867     2.033    clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  ip_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.722%)  route 0.661ns (72.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          0.661     0.915    btn_IBUF[1]
    SLICE_X5Y106         FDCE                                         f  ip_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.867     2.033    clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  ip_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.722%)  route 0.661ns (72.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          0.661     0.915    btn_IBUF[1]
    SLICE_X5Y106         FDCE                                         f  ip_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.867     2.033    clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  ip_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.722%)  route 0.661ns (72.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          0.661     0.915    btn_IBUF[1]
    SLICE_X5Y106         FDCE                                         f  ip_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.867     2.033    clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  ip_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.254ns (27.605%)  route 0.665ns (72.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          0.665     0.919    btn_IBUF[1]
    SLICE_X5Y107         FDCE                                         f  ip_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.866     2.032    clk_IBUF_BUFG
    SLICE_X5Y107         FDCE                                         r  ip_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.254ns (27.605%)  route 0.665ns (72.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          0.665     0.919    btn_IBUF[1]
    SLICE_X5Y107         FDCE                                         f  ip_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.866     2.032    clk_IBUF_BUFG
    SLICE_X5Y107         FDCE                                         r  ip_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.254ns (27.605%)  route 0.665ns (72.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          0.665     0.919    btn_IBUF[1]
    SLICE_X5Y107         FDCE                                         f  ip_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.866     2.032    clk_IBUF_BUFG
    SLICE_X5Y107         FDCE                                         r  ip_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.254ns (27.605%)  route 0.665ns (72.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          0.665     0.919    btn_IBUF[1]
    SLICE_X5Y107         FDCE                                         f  ip_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.866     2.032    clk_IBUF_BUFG
    SLICE_X5Y107         FDCE                                         r  ip_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            ip_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.254ns (25.826%)  route 0.728ns (74.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=16, routed)          0.728     0.982    btn_IBUF[1]
    SLICE_X5Y108         FDCE                                         f  ip_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.866     2.032    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  ip_reg[10]/C





