# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../memory_w_r.srcs/sources_1/ip/clk_div" \
"testbench_time_synth.v" \
"../../../../../memory_w_r.srcs/sim_1/imports/实验3 利用IP设计电路/testbench.v" \

# Do not sort compile order
nosort
