# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 750 0.001024 2048 4.56137e-41 2170 16832 2.07046 88.5941 65.5059 156.222 156.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 750 0.001024 2048 4.57328e-41 2170 16848 2.07328 105.955 65.625 173.707 173.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 750 0.001024 2048 4.59009e-41 2170 16800 2.06848 111.136 65.5094 178.764 178.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 750 0.001024 2048 4.58393e-41 2170 16800 2.07229 102.261 65.5071 169.891 169.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 750 0.001024 2048 4.55912e-41 2170 16800 2.07034 103.766 65.5705 171.461 171.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 750 0.001024 2048 4.57804e-41 2170 16800 2.07616 106.013 65.6105 173.752 173.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 750 0.001024 2048 4.56473e-41 2170 16800 2.07258 107.747 65.5786 175.448 175.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 750 0.001024 2048 4.56347e-41 2170 16768 2.07453 105.102 65.5606 172.788 172.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 750 0.001024 2048 4.58351e-41 2170 16704 2.07462 103.6 65.5618 171.287 171.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 750 0.001024 2048 4.5716e-41 2170 16600 2.06234 111.862 65.2363 179.212 179.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 750 0.001024 2048 4.56431e-41 2170 16640 2.07258 123.577 65.516 191.215 191.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 750 0.001024 2048 4.56165e-41 2175 16864 2.07312 88.3382 65.5544 156.017 156.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 750 0.001024 2048 4.58911e-41 2175 16880 2.07302 89.6127 65.614 157.351 157.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 750 0.001024 2048 4.5793e-41 2175 16848 2.07258 89.9623 65.6142 157.705 157.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 750 0.001024 2048 4.56151e-41 2175 16856 2.06723 90.1054 65.6506 157.877 157.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 750 0.001024 2048 4.58981e-41 2175 16832 2.07277 94.7401 65.5607 162.427 162.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 750 0.001024 2048 4.58477e-41 2175 16848 2.0704 107.024 65.6693 174.815 174.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 750 0.001024 2048 4.56487e-41 2175 16800 2.06941 105.368 65.5701 173.061 173.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 750 0.001024 2048 4.55997e-41 2175 16800 2.07258 111.192 65.5457 178.862 178.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 750 0.001024 2048 4.57132e-41 2175 16800 2.06797 112.417 65.5629 180.099 180.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 750 0.001024 2048 4.58127e-41 2175 16800 2.06973 111.835 65.5953 179.552 179.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 750 0.001024 2048 4.56123e-41 2175 16800 2.06918 111.759 65.6778 179.559 179.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 750 0.001024 2048 4.5793e-41 2175 16768 2.07258 106.107 65.552 173.781 173.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 750 0.001024 2048 4.57846e-41 2175 16704 2.07184 115.132 65.5624 182.816 182.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 750 0.001024 2048 4.58098e-41 2175 16600 2.05875 120.197 65.3441 187.653 187.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 750 0.001024 2048 4.58e-41 2175 16640 2.07296 113.058 65.5605 180.742 180.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 750 0.001024 2048 4.57972e-41 2180 16864 2.07462 83.6837 65.593 151.404 151.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 750 0.001024 2048 4.56389e-41 2180 16840 2.07325 94.1793 65.5585 161.863 161.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 750 0.001024 2048 4.57412e-41 2180 16848 2.0703 89.2529 65.6037 156.98 157.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 750 0.001024 2048 4.56991e-41 2180 16800 2.06874 90.2577 65.5542 157.933 157.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 750 0.001024 2048 4.59079e-41 2180 16832 2.07462 90.2264 65.6597 158.016 158.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 750 0.001024 2048 4.58743e-41 2180 16776 2.06986 113.272 65.5222 180.915 180.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 750 0.001024 2048 4.56375e-41 2180 16704 2.06944 79.9572 65.4848 147.562 147.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 750 0.001024 2048 4.57104e-41 2180 16800 2.07651 113.27 65.6173 181.015 181.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 750 0.001024 2048 4.57496e-41 2180 16640 2.06262 77.5062 65.3919 145.015 145.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 750 0.001024 2048 4.57454e-41 2180 16800 2.07462 104.235 65.6596 172.023 172.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 750 0.001024 2048 4.56291e-41 2180 16704 2.07334 73.6338 65.6004 141.361 141.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 750 0.001024 2048 4.56963e-41 2180 16800 2.07206 106.865 65.6717 174.659 174.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 750 0.001024 2048 4.56319e-41 2180 16600 2.06029 75.178 65.4008 142.695 142.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 750 0.001024 2048 4.58603e-41 2180 16688 2.06234 128.004 65.3982 195.517 195.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 750 0.001024 2048 4.58309e-41 2180 16576 2.0641 85.1418 65.3985 152.656 152.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 750 0.001024 2048 4.56249e-41 2180 16680 2.06029 125.913 65.391 193.414 193.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 750 0.001024 2048 4.55632e-41 2180 16560 2.06224 87.1508 65.3278 154.595 154.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 750 0.001024 2048 4.57272e-41 2180 16768 2.07312 122.52 65.6473 190.294 190.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 750 0.001024 2048 4.58519e-41 2180 16640 2.07133 85.4459 65.5988 153.168 153.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 750 0.001024 2048 4.58743e-41 2180 16704 2.07107 111.723 65.6591 179.512 179.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 750 0.001024 2048 4.56263e-41 2180 16512 2.07382 76.082 65.6099 143.821 143.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 750 0.001024 2048 4.58869e-41 2180 16600 2.06269 115.562 65.347 183.025 183.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 750 0.001024 2048 4.58841e-41 2180 16400 2.06131 82.9647 65.3392 150.416 150.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 750 0.001024 2048 4.58393e-41 2184 16832 2.07462 84.3144 65.5971 152.035 152.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 750 0.001024 2048 4.55758e-41 2184 16840 2.07258 89.0008 65.6501 156.773 156.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 750 0.001024 2048 4.57286e-41 2184 16800 2.07216 87.6325 65.5696 155.325 155.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 750 0.001024 2048 4.57412e-41 2184 16704 2.06819 58.3859 65.3745 125.88 125.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 750 0.001024 2048 4.59051e-41 2184 16800 2.06848 100.573 65.5274 168.22 168.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 750 0.001024 2048 4.56641e-41 2184 16688 2.06378 65.5961 65.3792 133.09 133.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 750 0.001024 2048 4.5723e-41 2184 16768 2.06656 96.7488 65.5141 164.383 164.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 750 0.001024 2048 4.58715e-41 2184 16640 2.06445 64.4976 65.2995 131.913 131.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 750 0.001024 2048 4.56137e-41 2184 16776 2.07149 108.966 65.5192 176.612 176.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 750 0.001024 2048 4.56725e-41 2184 16704 2.07258 77.8998 65.513 145.535 145.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 750 0.001024 2048 4.56739e-41 2184 16800 2.07261 105.073 65.6383 172.835 172.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 750 0.001024 2048 4.5807e-41 2184 16640 2.0641 73.8751 65.4324 141.426 141.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 750 0.001024 2048 4.56977e-41 2184 16704 2.06282 124.885 65.4315 192.434 192.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 750 0.001024 2048 4.56557e-41 2184 16512 2.06029 82.0258 65.1156 149.255 149.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 750 0.001024 2048 4.57048e-41 2184 16700 2.06163 124.582 65.3892 192.084 192.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 750 0.001024 2048 4.56319e-41 2184 16600 2.06234 86.3841 65.4391 153.936 153.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 750 0.001024 2048 4.58449e-41 2184 16688 2.0625 121.526 65.3756 189.017 189.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 750 0.001024 2048 4.56613e-41 2184 16576 2.06234 82.294 65.3666 149.778 149.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 750 0.001024 2048 4.58771e-41 2184 16680 2.06403 114.176 65.438 181.73 181.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 750 0.001024 2048 4.58743e-41 2184 16560 2.06272 80.5458 65.4369 148.101 148.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 750 0.001024 2048 4.56459e-41 2184 16640 2.0665 112.451 65.3509 179.921 179.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 750 0.001024 2048 4.55716e-41 2184 16384 2.05619 78.1017 64.9485 145.158 145.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 750 0.001024 2048 4.57076e-41 2175 16864 2.07318 93.5778 65.6118 161.314 161.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 750 0.001024 2048 4.57748e-41 2175 16880 2.07261 85.5397 65.6126 153.278 153.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 750 0.001024 2048 4.58687e-41 2175 16800 2.06931 55.8572 65.5084 123.491 123.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 750 0.001024 2048 4.57888e-41 2175 16848 2.07248 91.2645 65.5375 158.924 158.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 750 0.001024 2048 4.57258e-41 2175 16800 2.07283 60.8527 65.5356 128.512 128.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 750 0.001024 2048 4.5758e-41 2175 16856 2.06896 96.6089 65.6435 164.374 164.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 750 0.001024 2048 4.57832e-41 2175 16800 2.06896 63.2366 65.6571 131.013 131.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 750 0.001024 2048 4.58855e-41 2175 16832 2.07472 98.686 65.5626 166.377 166.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 750 0.001024 2048 4.56109e-41 2175 16768 2.07306 66.377 65.6145 134.119 134.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 750 0.001024 2048 4.5751e-41 2175 16848 2.06918 110.868 65.6712 178.659 178.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 750 0.001024 2048 4.57468e-41 2175 16704 2.06413 78.3195 65.4196 145.854 145.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 750 0.001024 2048 4.58561e-41 2175 16800 2.06966 105.595 65.5105 173.228 173.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 750 0.001024 2048 4.56809e-41 2175 16640 2.06029 74.1749 65.2766 141.568 141.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 750 0.001024 2048 4.58911e-41 2175 16800 2.07053 123.509 65.6058 191.237 191.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 750 0.001024 2048 4.56333e-41 2175 16704 2.0783 83.1184 65.5526 150.802 150.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 750 0.001024 2048 4.55758e-41 2175 16800 2.06838 123.737 65.6179 191.473 191.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 750 0.001024 2048 4.56039e-41 2175 16600 2.05907 86.9987 65.2971 154.406 154.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 750 0.001024 2048 4.58042e-41 2175 16800 2.07258 116.597 65.6056 184.328 184.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 750 0.001024 2048 4.58477e-41 2175 16576 2.06042 79.3476 65.3369 146.798 146.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 750 0.001024 2048 4.56739e-41 2175 16800 2.06845 113.694 65.6768 181.49 181.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 750 0.001024 2048 4.56319e-41 2175 16560 2.05824 79.6358 65.3542 147.101 147.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 750 0.001024 2048 4.58253e-41 2175 16768 2.0721 115.526 65.5623 183.215 183.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 750 0.001024 2048 4.57048e-41 2175 16640 2.0744 79.3628 65.563 147.053 147.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 750 0.001024 2048 4.58127e-41 2176 16864 2.06829 82.6163 65.5708 150.309 150.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 750 0.001024 2048 4.58631e-41 2176 16832 2.06848 54.5254 65.5713 122.219 122.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 750 0.001024 2048 4.58127e-41 2176 16840 2.06688 85.332 65.5242 152.976 153.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 750 0.001024 2048 4.58379e-41 2176 16800 2.06848 56.9807 65.5733 124.675 124.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 750 0.001024 2048 4.56669e-41 2176 16848 2.06531 95.4415 65.5625 163.121 163.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 750 0.001024 2048 4.58477e-41 2176 16800 2.06867 59.0757 65.6089 126.808 126.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 750 0.001024 2048 4.56151e-41 2176 16856 2.06605 89.4013 65.6737 157.195 157.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 750 0.001024 2048 4.5807e-41 2176 16800 2.06845 58.3117 65.6602 126.091 126.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 750 0.001024 2048 4.57524e-41 2176 16632 2.0551 48.9883 65.3036 116.401 116.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 750 0.001024 2048 4.58925e-41 2176 16832 2.068 92.1467 65.6225 159.89 159.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 750 0.001024 2048 4.56375e-41 2176 16768 2.06976 61.6903 65.5481 129.36 129.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 750 0.001024 2048 4.59009e-41 2176 16704 2.07053 51.7857 65.6084 119.515 119.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 750 0.001024 2048 4.56123e-41 2176 16776 2.06234 124.822 65.4474 192.388 192.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 750 0.001024 2048 4.57258e-41 2176 16704 2.06643 82.6962 65.436 150.252 150.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 750 0.001024 2048 4.57468e-41 2176 16632 2.0632 69.2137 65.4867 136.818 136.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 750 0.001024 2048 4.57216e-41 2176 16800 2.06365 121.088 65.5861 188.791 188.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 750 0.001024 2048 4.55814e-41 2176 16640 2.05702 84.0353 65.3578 151.504 151.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 750 0.001024 2048 4.56039e-41 2176 16560 2.05949 66.8321 65.3148 134.256 134.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 750 0.001024 2048 4.58239e-41 2176 16800 2.07082 110.084 65.6167 177.828 177.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 750 0.001024 2048 4.5573e-41 2176 16704 2.0673 76.9372 65.564 144.622 144.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 750 0.001024 2048 4.55912e-41 2176 16416 2.05805 68.2476 65.0913 135.447 135.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 750 0.001024 2048 4.57566e-41 2176 16800 2.07056 115.56 65.5829 183.262 183.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 750 0.001024 2048 4.57482e-41 2176 16600 2.05414 78.9848 65.3461 146.438 146.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 750 0.001024 2048 4.57272e-41 2176 16500 2.05619 68.6817 65.3674 136.155 136.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 750 0.001024 2048 4.56515e-41 2176 16800 2.06528 109.113 65.6706 176.899 176.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 750 0.001024 2048 4.56571e-41 2176 16576 2.05587 76.7343 65.3562 144.196 144.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 750 0.001024 2048 4.56893e-41 2176 16464 2.05552 65.6795 65.3598 133.148 133.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 750 0.001024 2048 4.5744e-41 2176 16680 2.05238 112.298 65.3639 179.767 179.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 750 0.001024 2048 4.56949e-41 2176 16560 2.05958 77.5285 65.3511 144.99 145.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 750 0.001024 2048 4.55926e-41 2176 16200 2.04442 65.0622 64.6696 131.828 131.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 750 0.001024 2048 4.56949e-41 2176 16768 2.06723 108.688 65.618 176.425 176.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 750 0.001024 2048 4.55983e-41 2176 16640 2.06966 79.5089 65.6164 147.248 147.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 750 0.001024 2048 4.58295e-41 2176 16512 2.06848 66.4371 65.5737 134.132 134.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 750 0.001024 2048 4.58477e-41 2200 16800 2.0745 85.9505 65.674 153.754 153.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 750 0.001024 2048 4.56193e-41 2200 16768 2.07382 56.8319 65.6209 124.579 124.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 750 0.001024 2048 4.57636e-41 2200 16760 2.07053 94.7874 65.5722 162.483 162.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 750 0.001024 2048 4.57104e-41 2200 16720 2.07232 63.2586 65.5291 130.912 130.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 750 0.001024 2048 4.57019e-41 2200 16680 2.0703 52.0676 65.5249 119.713 119.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 750 0.001024 2048 4.55772e-41 2200 16752 2.0727 90.4601 65.5892 158.173 158.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 750 0.001024 2048 4.58589e-41 2200 16704 2.07123 58.7567 65.5802 126.458 126.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 750 0.001024 2048 4.55576e-41 2200 16560 2.06061 48.6885 65.3107 116.111 116.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 750 0.001024 2048 4.56473e-41 2200 16744 2.06998 119.636 65.575 187.335 187.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 750 0.001024 2048 4.57832e-41 2200 16688 2.07034 77.1348 65.5368 144.793 144.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 750 0.001024 2048 4.58981e-41 2200 16632 2.06902 65.8534 65.5286 133.504 133.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 750 0.001024 2048 4.58253e-41 2200 16768 2.06989 114.459 65.5994 182.18 182.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 750 0.001024 2048 4.55997e-41 2200 16640 2.05626 74.8528 65.4531 142.412 142.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 750 0.001024 2048 4.56193e-41 2200 16512 2.05834 60.2834 65.3231 127.716 127.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 750 0.001024 2048 4.56109e-41 2200 16704 2.06848 116.21 65.5113 183.839 183.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 750 0.001024 2048 4.56165e-41 2200 16560 2.05853 80.5845 65.2548 147.95 148.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 750 0.001024 2048 4.58519e-41 2200 16416 2.05738 71.02 65.1333 138.264 138.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 750 0.001024 2048 4.56991e-41 2200 16416 2.05824 63.2235 65.3055 130.638 130.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 750 0.001024 2048 4.58365e-41 2200 16720 2.07462 114.491 65.5339 182.154 182.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 750 0.001024 2048 4.58127e-41 2200 16640 2.07069 79.0041 65.5271 146.654 146.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 750 0.001024 2048 4.5723e-41 2200 16560 2.06931 69.1201 65.5339 136.777 136.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 750 0.001024 2048 4.58435e-41 2200 16320 2.05504 61.8353 65.095 129.039 129.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 750 0.001024 2048 4.56641e-41 2200 16704 2.0719 110.049 65.523 177.698 177.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 750 0.001024 2048 4.5751e-41 2200 16512 2.06234 75.7985 65.3133 143.227 143.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 750 0.001024 2048 4.55562e-41 2200 16416 2.05926 64.8615 65.3277 132.302 132.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 750 0.001024 2048 4.5793e-41 2200 16128 2.05005 58.8165 64.7353 125.654 125.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 750 0.001024 2048 4.57664e-41 2200 16700 2.06928 111.939 65.5734 179.634 179.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 750 0.001024 2048 4.5716e-41 2200 16600 2.0703 82.5393 65.5745 150.233 150.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 750 0.001024 2048 4.58407e-41 2200 16500 2.06848 67.6782 65.59 135.392 135.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 750 0.001024 2048 4.58743e-41 2200 16400 2.07027 63.4842 65.5704 131.175 131.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 750 0.001024 2048 4.55954e-41 2208 16768 2.07584 95.3242 65.6474 163.099 163.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 750 0.001024 2048 4.5765e-41 2208 16704 2.07162 59.5368 65.5184 127.18 127.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 750 0.001024 2048 4.5765e-41 2208 16704 2.07446 49.5193 65.5844 117.23 117.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 750 0.001024 2048 4.58056e-41 2208 16760 2.07376 90.0014 65.5889 157.716 157.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 750 0.001024 2048 4.56655e-41 2208 16720 2.07072 58.7678 65.6015 126.493 126.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 750 0.001024 2048 4.57356e-41 2208 16680 2.07174 48.9777 65.5981 116.698 116.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 750 0.001024 2048 4.56767e-41 2208 16752 2.07402 117.125 65.6523 184.903 184.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 750 0.001024 2048 4.56109e-41 2208 16704 2.07053 75.1654 65.6025 142.892 142.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 750 0.001024 2048 4.58253e-41 2208 16560 2.06717 63.3365 65.4019 130.86 130.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 750 0.001024 2048 4.56543e-41 2208 16512 2.06029 53.8337 65.4018 121.349 121.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 750 0.001024 2048 4.58112e-41 2208 16744 2.07053 107.141 65.6081 174.872 174.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 750 0.001024 2048 4.57776e-41 2208 16688 2.07046 73.2039 65.6108 140.935 140.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 750 0.001024 2048 4.55997e-41 2208 16632 2.07008 60.7081 65.6526 128.482 128.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 750 0.001024 2048 4.56067e-41 2208 16576 2.07053 53.7729 65.646 121.541 121.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 750 0.001024 2048 4.5566e-41 2208 16704 2.06922 108.701 65.5185 176.342 176.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 750 0.001024 2048 4.56151e-41 2208 16640 2.07062 71.6671 65.5056 139.295 139.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 750 0.001024 2048 4.56767e-41 2208 16512 2.06288 60.1535 65.3405 127.609 127.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 750 0.001024 2048 4.5559e-41 2208 16384 2.05936 53.5818 65.1712 120.865 120.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 750 0.001024 2048 4.57748e-41 2208 16704 2.07258 111.535 65.5848 179.245 179.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 750 0.001024 2048 4.56753e-41 2208 16560 2.06282 78.2324 65.3392 145.687 145.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 750 0.001024 2048 4.58337e-41 2208 16416 2.06006 66.1892 65.1953 133.493 133.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 750 0.001024 2048 4.56347e-41 2208 16416 2.06029 62.7384 65.3871 130.238 130.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 750 0.001024 2048 4.58112e-41 2208 16720 2.07171 111.654 65.6663 179.444 179.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 750 0.001024 2048 4.56529e-41 2208 16640 2.07488 77.5805 65.6084 145.316 145.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 750 0.001024 2048 4.5758e-41 2208 16560 2.07002 66.4092 65.6109 134.141 134.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 750 0.001024 2048 4.5573e-41 2208 16320 2.05648 60.2662 65.2195 127.594 127.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 750 0.001024 2048 4.57622e-41 2200 16800 2.07571 94.6846 65.6095 162.422 162.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 750 0.001024 2048 4.58393e-41 2200 16768 2.07248 63.2668 65.6713 131.062 131.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 750 0.001024 2048 4.58407e-41 2200 16704 2.07254 52.258 65.5057 119.887 119.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 750 0.001024 2048 4.57944e-41 2200 16760 2.06909 89.3338 65.5263 156.986 157.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 750 0.001024 2048 4.58827e-41 2200 16720 2.07053 58.4397 65.5259 126.089 126.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 750 0.001024 2048 4.56935e-41 2200 16680 2.06992 49.0726 65.5268 116.722 116.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 750 0.001024 2048 4.59023e-41 2200 16640 2.07053 42.8762 65.5275 110.531 110.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 750 0.001024 2048 4.5793e-41 2200 16752 2.07053 114.713 65.5893 182.425 182.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 750 0.001024 2048 4.57426e-41 2200 16704 2.07526 73.8851 65.5279 141.54 141.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 750 0.001024 2048 4.58631e-41 2200 16560 2.06138 61.6804 65.2624 129.057 129.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 750 0.001024 2048 4.58561e-41 2200 16512 2.06157 53.1497 65.25 120.514 120.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 750 0.001024 2048 4.56235e-41 2200 16744 2.0665 111.043 65.5726 178.734 178.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 750 0.001024 2048 4.55926e-41 2200 16688 2.07149 71.6715 65.5249 139.323 139.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 750 0.001024 2048 4.56627e-41 2200 16632 2.06998 59.3572 65.5239 127.006 127.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 750 0.001024 2048 4.58295e-41 2200 16576 2.07088 52.0532 65.5157 119.694 119.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 750 0.001024 2048 4.55884e-41 2200 16768 2.07462 106.475 65.6664 174.268 174.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 750 0.001024 2048 4.5744e-41 2200 16640 2.06637 72.0179 65.4213 139.559 139.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 750 0.001024 2048 4.58883e-41 2200 16512 2.06371 60.7805 65.3251 128.221 128.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 750 0.001024 2048 4.5793e-41 2200 16384 2.05622 53.9955 65.0946 121.201 121.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 750 0.001024 2048 4.57496e-41 2200 16704 2.06752 115.511 65.4402 183.071 183.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 750 0.001024 2048 4.59023e-41 2200 16560 2.05917 80.1012 65.2542 147.469 147.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 750 0.001024 2048 4.57258e-41 2200 16416 2.05382 68.3599 65.119 135.585 135.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 750 0.001024 2048 4.58295e-41 2200 16416 2.06054 63.1935 65.3263 130.635 130.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 750 0.001024 2048 4.56543e-41 2200 16200 2.04934 59.8418 64.8791 126.824 126.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 750 0.001024 2048 4.57608e-41 2200 16720 2.0672 111.482 65.5353 179.137 179.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 750 0.001024 2048 4.57314e-41 2200 16640 2.07174 79.7533 65.5241 147.401 147.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 750 0.001024 2048 4.58841e-41 2200 16560 2.07258 66.2772 65.5871 133.986 134.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 750 0.001024 2048 4.56949e-41 2200 16320 2.05683 61.5731 65.086 128.769 128.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 750 0.001024 2048 4.57748e-41 2200 16400 2.06851 60.6372 65.5714 128.328 128.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 750 0.001024 2048 4.58925e-41 2220 16704 2.07258 90.0495 65.5937 157.767 157.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 750 0.001024 2048 4.57916e-41 2220 16640 2.06646 58.5994 65.4471 126.164 126.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 750 0.001024 2048 4.57033e-41 2220 16608 2.06438 48.1525 65.5014 115.77 115.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 750 0.001024 2048 4.55632e-41 2220 16512 2.06234 42.6845 65.3226 110.121 110.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 750 0.001024 2048 4.5744e-41 2220 16720 2.07053 116.484 65.6564 184.264 184.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 750 0.001024 2048 4.58435e-41 2220 16640 2.06848 73.7668 65.4808 141.369 141.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 750 0.001024 2048 4.56137e-41 2220 16560 2.06246 62.5218 65.4498 130.091 130.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 750 0.001024 2048 4.55702e-41 2220 16480 2.06029 53.249 65.3259 120.686 120.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 750 0.001024 2048 4.57636e-41 2220 16704 2.07667 112.216 65.636 179.982 180.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 750 0.001024 2048 4.56613e-41 2220 16608 2.06461 71.1688 65.5149 138.801 138.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 750 0.001024 2048 4.58127e-41 2220 16560 2.06438 59.102 65.4611 126.679 126.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 750 0.001024 2048 4.58729e-41 2220 16512 2.06339 51.8922 65.5133 119.521 119.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 750 0.001024 2048 4.57902e-41 2220 16320 2.05488 45.9579 65.1198 113.185 113.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 750 0.001024 2048 4.56851e-41 2220 16688 2.07462 103.21 65.5569 170.896 170.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 750 0.001024 2048 4.57468e-41 2220 16576 2.06333 68.9676 65.4764 136.562 136.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 750 0.001024 2048 4.57356e-41 2220 16464 2.0583 57.6036 65.2561 124.972 125.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 750 0.001024 2048 4.55604e-41 2220 16352 2.05619 49.99 65.114 117.211 117.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 750 0.001024 2048 4.56893e-41 2220 16240 2.05242 44.0213 64.9699 111.096 111.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 750 0.001024 2048 4.57258e-41 2220 16640 2.06573 102.102 65.4521 169.673 169.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 750 0.001024 2048 4.58505e-41 2220 16512 2.06234 69.5818 65.3429 137.038 137.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 750 0.001024 2048 4.58435e-41 2220 16512 2.06867 58.6901 65.4536 126.266 126.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 750 0.001024 2048 4.5737e-41 2220 16384 2.0625 51.9306 65.2784 119.325 119.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 750 0.001024 2048 4.58253e-41 2220 16320 2.0624 47.3149 65.2646 114.697 114.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 750 0.001024 2048 4.59079e-41 2176 16864 2.07258 86.7893 65.6159 154.529 154.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 750 0.001024 2048 4.56851e-41 2176 16832 2.07043 56.4354 65.5618 124.117 124.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 750 0.001024 2048 4.57202e-41 2176 16800 2.06643 47.4166 65.5651 115.099 115.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 750 0.001024 2048 4.57818e-41 2176 16768 2.0697 41.6646 65.5505 109.339 109.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 750 0.001024 2048 4.57524e-41 2176 16840 2.06909 113.317 65.5197 180.959 181.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 750 0.001024 2048 4.59093e-41 2176 16800 2.07014 70.9097 65.5161 138.55 138.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 750 0.001024 2048 4.58757e-41 2176 16680 2.05885 57.8245 65.3688 125.304 125.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 750 0.001024 2048 4.55744e-41 2176 16640 2.05968 51.3758 65.3026 118.792 118.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 750 0.001024 2048 4.58309e-41 2176 16600 2.05686 45.389 65.3041 112.804 112.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 750 0.001024 2048 4.58827e-41 2176 16848 2.06848 107.593 65.6217 175.338 175.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 750 0.001024 2048 4.58281e-41 2176 16800 2.06694 68.2045 65.6228 135.949 136.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 750 0.001024 2048 4.56739e-41 2176 16704 2.06362 56.7716 65.4322 124.322 124.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 750 0.001024 2048 4.58e-41 2176 16704 2.06854 49.9466 65.5746 117.642 117.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 750 0.001024 2048 4.56389e-41 2176 16560 2.05619 43.391 65.3612 110.861 110.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 750 0.001024 2048 4.5807e-41 2176 16856 2.06845 99.3255 65.6079 167.054 167.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 750 0.001024 2048 4.55884e-41 2176 16800 2.06739 65.8125 65.5889 133.524 133.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 750 0.001024 2048 4.58855e-41 2176 16632 2.05622 54.4249 65.2953 121.829 121.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 750 0.001024 2048 4.57412e-41 2176 16576 2.05837 47.9237 65.3092 115.346 115.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 750 0.001024 2048 4.56347e-41 2176 16520 2.05802 42.4407 65.2911 109.843 109.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 750 0.001024 2048 4.57005e-41 2176 16832 2.07053 99.2804 65.6241 167.026 167.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 750 0.001024 2048 4.56025e-41 2176 16768 2.0695 67.5533 65.6109 135.286 135.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 750 0.001024 2048 4.558e-41 2176 16704 2.06659 56.3463 65.6096 124.077 124.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 750 0.001024 2048 4.56753e-41 2176 16640 2.06678 50.4925 65.5591 118.173 118.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 750 0.001024 2048 4.57118e-41 2176 16320 2.05123 46.0165 64.9288 113.05 113.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 750 0.001024 2048 4.56571e-41 2176 16512 2.07046 44.6052 65.5486 112.278 112.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 750 0.001024 2048 4.57076e-41 2176 16896 2.06848 86.0644 65.6019 153.786 153.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 750 0.001024 2048 4.58309e-41 2176 16864 2.06954 95.5633 65.5677 163.251 163.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 750 0.001024 2048 4.57916e-41 2176 16832 2.06848 63.8627 65.5593 131.541 131.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 750 0.001024 2048 4.55772e-41 2176 16800 2.07258 52.9383 65.6188 120.683 120.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 750 0.001024 2048 4.56529e-41 2176 16768 2.06848 46.7377 65.5724 114.43 114.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 750 0.001024 2048 4.57328e-41 2176 16640 2.05862 41.9242 65.2849 109.321 109.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 750 0.001024 2048 4.59093e-41 2176 16704 2.06998 39.8188 65.573 107.513 107.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 750 0.001024 2048 4.57398e-41 2176 16576 2.05693 37.6136 65.3012 105.024 105.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 750 0.001024 2048 4.56739e-41 2176 16640 2.06848 36.361 65.5456 104.028 104.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 750 0.001024 2048 4.56851e-41 2220 16352 2.05558 35.3849 65.151 102.644 102.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 750 0.001024 2048 4.58897e-41 2176 16576 2.05619 35.0003 65.3633 102.475 102.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 750 0.001024 2048 4.58379e-41 2200 16520 2.07094 36.2267 65.5251 103.873 103.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 750 0.001024 2048 4.57804e-41 2208 16520 2.07258 36.0872 65.6013 103.812 103.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 750 0.001024 2048 4.57005e-41 2176 16768 2.07155 40.5012 65.6105 108.236 108.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 750 0.001024 2048 4.57342e-41 2176 16320 2.05725 56.5106 65.3025 123.923 123.978
