
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Tue Nov 14 16:21:52 2023
| Design       : video_stitching
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                         
************************************************************************************************************************************************************************
                                                                            Clock   Non-clock                                                                           
 Clock                    Period       Waveform       Type                  Loads       Loads  Sources                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared                356           5  {sys_clk}                                                                
   ddrphy_clkin           10.000       {0 5}          Generated (sys_clk)    4309           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                 2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                 2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk2                 2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_2/gopclkgate/OUT}  
   ioclk_gate_clk         10.000       {0 5}          Generated (sys_clk)       1           0  {u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/gopclkbufg/CLKOUT} 
 cam_pclk                 41.667       {0 20.834}     Declared                 75           0  {cam_pclk}                                                               
 hdmi_rx_pix_clk          6.734        {0 3.367}      Declared                583           1  {hdmi_rx_pix_clk}                                                        
 cam_2_pclk               41.667       {0 20.834}     Declared                 75           0  {cam_2_pclk}                                                             
========================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 hdmi_rx_pix_clk               asynchronous               hdmi_rx_pix_clk                           
 cam_pclk                      asynchronous               cam_pclk                                  
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     176.429 MHz         20.000          5.668         14.332
 cam_pclk                    24.000 MHz     164.908 MHz         41.667          6.064         35.603
 hdmi_rx_pix_clk            148.500 MHz     143.761 MHz          6.734          6.956         -0.222
 ddrphy_clkin               100.000 MHz     121.139 MHz         10.000          8.255          1.745
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cam_2_pclk                  24.000 MHz     205.634 MHz         41.667          4.863         36.804
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.332       0.000              0           1456
 cam_pclk               cam_pclk                    35.603       0.000              0            250
 hdmi_rx_pix_clk        hdmi_rx_pix_clk             -0.222      -1.831             24           1724
 ddrphy_clkin           ddrphy_clkin                 1.745       0.000              0          15098
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cam_2_pclk             cam_2_pclk                  36.804       0.000              0            250
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.230       0.000              0           1456
 cam_pclk               cam_pclk                     0.428       0.000              0            250
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.342       0.000              0           1724
 ddrphy_clkin           ddrphy_clkin                 0.230       0.000              0          15098
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cam_2_pclk             cam_2_pclk                   0.312       0.000              0            250
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.161       0.000              0             76
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              3.795       0.000              0              6
 ddrphy_clkin           ddrphy_clkin                 0.107       0.000              0           2545
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.695       0.000              0             76
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              1.107       0.000              0              6
 ddrphy_clkin           ddrphy_clkin                 0.634       0.000              0           2545
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            356
 cam_pclk                                           19.935       0.000              0             75
 hdmi_rx_pix_clk                                     2.229       0.000              0            583
 ddrphy_clkin                                        3.100       0.000              0           4309
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cam_2_pclk                                         19.935       0.000              0             75
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.069       0.000              0           1456
 cam_pclk               cam_pclk                    37.311       0.000              0            250
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              1.668       0.000              0           1724
 ddrphy_clkin           ddrphy_clkin                 3.021       0.000              0          15098
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cam_2_pclk             cam_2_pclk                  38.189       0.000              0            250
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.242       0.000              0           1456
 cam_pclk               cam_pclk                     0.259       0.000              0            250
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.266       0.000              0           1724
 ddrphy_clkin           ddrphy_clkin                 0.137       0.000              0          15098
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cam_2_pclk             cam_2_pclk                   0.222       0.000              0            250
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.523       0.000              0             76
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              4.682       0.000              0              6
 ddrphy_clkin           ddrphy_clkin                 1.351       0.000              0           2545
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.556       0.000              0             76
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.816       0.000              0              6
 ddrphy_clkin           ddrphy_clkin                 0.375       0.000              0           2545
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            356
 cam_pclk                                           20.115       0.000              0             75
 hdmi_rx_pix_clk                                     2.457       0.000              0            583
 ddrphy_clkin                                        3.480       0.000              0           4309
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cam_2_pclk                                         20.115       0.000              0             75
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : key_inst/delay_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : key_inst/key_in_reg1[2]/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.912  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.892
  Launch Clock Delay      :  4.055
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      2.601       4.055         nt_sys_clk       
 CLMA_154_153/CLK                                                          r       key_inst/delay_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_154_153/Q0                   tco                   0.289       4.344 r       key_inst/delay_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.397       4.741         key_inst/delay_cnt [1]
 CLMA_154_156/Y0                   td                    0.210       4.951 r       key_inst/N72_2/gateop_perm/Z
                                   net (fanout=1)        0.419       5.370         key_inst/_N75056 
 CLMA_154_172/Y0                   td                    0.210       5.580 r       key_inst/N72_22/gateop_perm/Z
                                   net (fanout=1)        0.544       6.124         key_inst/_N75076 
 CLMA_158_164/Y3                   td                    0.287       6.411 r       key_inst/N72_26/gateop_perm/Z
                                   net (fanout=2)        0.605       7.016         key_inst/delay_done
 CLMS_158_165/Y3                   td                    0.288       7.304 f       key_inst/N33/gateop_perm/Z
                                   net (fanout=4)        0.840       8.144         key_inst/N33     
 CLMS_190_177/CE                                                           f       key_inst/key_in_reg1[2]/opit_0_inv/CE

 Data arrival time                                                   8.144         Logic Levels: 4  
                                                                                   Logic: 1.284ns(31.401%), Route: 2.805ns(68.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.689      22.892         nt_sys_clk       
 CLMS_190_177/CLK                                                          r       key_inst/key_in_reg1[2]/opit_0_inv/CLK
 clock pessimism                                         0.251      23.143                          
 clock uncertainty                                      -0.050      23.093                          

 Setup time                                             -0.617      22.476                          

 Data required time                                                 22.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.476                          
 Data arrival time                                                   8.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.458  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.031
  Launch Clock Delay      :  3.740
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      2.286       3.740         nt_sys_clk       
 CLMA_222_108/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_108/Q0                   tco                   0.289       4.029 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.398       4.427         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [4]
 CLMA_222_112/Y1                   td                    0.304       4.731 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_4/gateop_perm/Z
                                   net (fanout=1)        0.396       5.127         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N68386
 CLMS_222_117/Y0                   td                    0.210       5.337 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_272/gateop_perm/Z
                                   net (fanout=17)       0.433       5.770         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N68610
 CLMA_226_112/Y0                   td                    0.210       5.980 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_246/gateop_perm/Z
                                   net (fanout=7)        0.462       6.442         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
 CLMA_230_104/Y1                   td                    0.288       6.730 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.273       7.003         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMA_230_109/Y1                   td                    0.212       7.215 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955/gateop_perm/Z
                                   net (fanout=11)       0.725       7.940         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955
 CLMA_242_120/CECO                 td                    0.184       8.124 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.124         ntR1207          
 CLMA_242_124/CECI                                                         r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.124         Logic Levels: 6  
                                                                                   Logic: 1.697ns(38.709%), Route: 2.687ns(61.291%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.828      23.031         nt_sys_clk       
 CLMA_242_124/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.251      23.282                          
 clock uncertainty                                      -0.050      23.232                          

 Setup time                                             -0.729      22.503                          

 Data required time                                                 22.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.503                          
 Data arrival time                                                   8.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.458  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.031
  Launch Clock Delay      :  3.740
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      2.286       3.740         nt_sys_clk       
 CLMA_222_108/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_108/Q0                   tco                   0.289       4.029 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.398       4.427         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [4]
 CLMA_222_112/Y1                   td                    0.304       4.731 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_4/gateop_perm/Z
                                   net (fanout=1)        0.396       5.127         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N68386
 CLMS_222_117/Y0                   td                    0.210       5.337 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_272/gateop_perm/Z
                                   net (fanout=17)       0.433       5.770         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N68610
 CLMA_226_112/Y0                   td                    0.210       5.980 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_246/gateop_perm/Z
                                   net (fanout=7)        0.462       6.442         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
 CLMA_230_104/Y1                   td                    0.288       6.730 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.273       7.003         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMA_230_109/Y1                   td                    0.212       7.215 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955/gateop_perm/Z
                                   net (fanout=11)       0.725       7.940         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955
 CLMA_242_120/CECO                 td                    0.184       8.124 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.124         ntR1207          
 CLMA_242_124/CECI                                                         r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.124         Logic Levels: 6  
                                                                                   Logic: 1.697ns(38.709%), Route: 2.687ns(61.291%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.828      23.031         nt_sys_clk       
 CLMA_242_124/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.251      23.282                          
 clock uncertainty                                      -0.050      23.232                          

 Setup time                                             -0.729      22.503                          

 Data required time                                                 22.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.503                          
 Data arrival time                                                   8.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec[17]/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_1d[17]/opit_0/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.601  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.966
  Launch Clock Delay      :  3.114
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.911       3.114         nt_sys_clk       
 CLMA_242_96/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec[17]/opit_0_inv/CLK

 CLMA_242_96/Q0                    tco                   0.226       3.340 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec[17]/opit_0_inv/Q
                                   net (fanout=1)        0.591       3.931         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec [17]
 CLMA_230_101/M1                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_1d[17]/opit_0/D

 Data arrival time                                                   3.931         Logic Levels: 0  
                                                                                   Logic: 0.226ns(27.662%), Route: 0.591ns(72.338%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      2.512       3.966         nt_sys_clk       
 CLMA_230_101/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_1d[17]/opit_0/CLK
 clock pessimism                                        -0.251       3.715                          
 clock uncertainty                                       0.000       3.715                          

 Hold time                                              -0.014       3.701                          

 Data required time                                                  3.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.701                          
 Data arrival time                                                   3.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_tx/pluse_2d/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/iic_dri_tx/start_en/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.557  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.566
  Launch Clock Delay      :  2.617
  Clock Pessimism Removal :  -0.392

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.414       2.617         nt_sys_clk       
 CLMA_242_140/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/pluse_2d/opit_0_inv/CLK

 CLMA_242_140/Q2                   tco                   0.224       2.841 f       u_HDMI_top/u_ms72xx_init/iic_dri_tx/pluse_2d/opit_0_inv/Q
                                   net (fanout=2)        0.345       3.186         u_HDMI_top/u_ms72xx_init/iic_dri_tx/pluse_2d
 CLMA_242_148/A2                                                           f       u_HDMI_top/u_ms72xx_init/iic_dri_tx/start_en/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.186         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.367%), Route: 0.345ns(60.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      2.112       3.566         nt_sys_clk       
 CLMA_242_148/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/start_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.392       3.174                          
 clock uncertainty                                       0.000       3.174                          

 Hold time                                              -0.235       2.939                          

 Data required time                                                  2.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.939                          
 Data arrival time                                                   3.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/iic_dri_rx/send_data[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  2.779
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.576       2.779         nt_sys_clk       
 CLMA_242_120/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_242_120/Q2                   tco                   0.224       3.003 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.340       3.343         u_HDMI_top/u_ms72xx_init/addr_rx [8]
 CLMS_242_113/B2                                                           f       u_HDMI_top/u_ms72xx_init/iic_dri_rx/send_data[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.343         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.716%), Route: 0.340ns(60.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      2.279       3.733         nt_sys_clk       
 CLMS_242_113/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/send_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.426       3.307                          
 clock uncertainty                                       0.000       3.307                          

 Hold time                                              -0.221       3.086                          

 Data required time                                                  3.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.086                          
 Data arrival time                                                   3.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.542
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.608

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.168       4.619         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.619 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.585       6.204         ntclkbufg_2      
 CLMA_50_108/CLK                                                           r       u_Camera_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK

 CLMA_50_108/Q1                    tco                   0.289       6.493 f       u_Camera_top/u_cam_data_converter/r0_byte_flag/opit_0/Q
                                   net (fanout=3)        1.737       8.230         u_Camera_top/u_cam_data_converter/r0_byte_flag
                                   td                    0.288       8.518 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.518         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N7903
 CLMA_66_220/COUT                  td                    0.058       8.576 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.576         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N7905
 CLMA_66_224/Y1                    td                    0.498       9.074 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.405       9.479         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [5]
 CLMS_66_221/Y2                    td                    0.210       9.689 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.696      10.385         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_70_224/COUT                  td                    0.502      10.887 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.887         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_70_228/Y1                    td                    0.498      11.385 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.456      11.841         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMA_66_236/C4                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.841         Logic Levels: 5  
                                                                                   Logic: 2.343ns(41.565%), Route: 3.294ns(58.435%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.811      45.678         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000      45.678 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.531      47.209         ntclkbufg_2      
 CLMA_66_236/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.608      47.817                          
 clock uncertainty                                      -0.250      47.567                          

 Setup time                                             -0.123      47.444                          

 Data required time                                                 47.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.444                          
 Data arrival time                                                  11.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.603                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/WEA
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.542
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.168       4.619         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.619 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.585       6.204         ntclkbufg_2      
 CLMS_66_201/CLK                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_66_201/Q0                    tco                   0.287       6.491 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.305       7.796         u_Camera_top/u_cam_data_converter/frame_val_flag
 CLMS_50_117/Y1                    td                    0.316       8.112 f       u_Camera_top/u_cam_data_converter/N4/gateop_perm/Z
                                   net (fanout=8)        2.326      10.438         cam_frame_valid  
 DRM_54_232/WEA[1]                                                         f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/WEA

 Data arrival time                                                  10.438         Logic Levels: 1  
                                                                                   Logic: 0.603ns(14.242%), Route: 3.631ns(85.758%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.811      45.678         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000      45.678 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.531      47.209         ntclkbufg_2      
 DRM_54_232/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.626      47.835                          
 clock uncertainty                                      -0.250      47.585                          

 Setup time                                             -0.013      47.572                          

 Data required time                                                 47.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.572                          
 Data arrival time                                                  10.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/WEA
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.663
  Launch Clock Delay      :  6.204
  Clock Pessimism Removal :  0.608

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.168       4.619         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.619 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.585       6.204         ntclkbufg_2      
 CLMS_66_201/CLK                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_66_201/Q0                    tco                   0.287       6.491 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.305       7.796         u_Camera_top/u_cam_data_converter/frame_val_flag
 CLMS_50_117/Y1                    td                    0.316       8.112 f       u_Camera_top/u_cam_data_converter/N4/gateop_perm/Z
                                   net (fanout=8)        2.088      10.200         cam_frame_valid  
 DRM_54_252/WEA[1]                                                         f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/WEA

 Data arrival time                                                  10.200         Logic Levels: 1  
                                                                                   Logic: 0.603ns(15.090%), Route: 3.393ns(84.910%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.811      45.678         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000      45.678 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.652      47.330         ntclkbufg_2      
 DRM_54_252/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.608      47.938                          
 clock uncertainty                                      -0.250      47.688                          

 Setup time                                             -0.013      47.675                          

 Data required time                                                 47.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.675                          
 Data arrival time                                                  10.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/cam_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/L1
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.204
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  -0.626

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.811       4.011         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.011 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.531       5.542         ntclkbufg_2      
 CLMA_70_200/CLK                                                           r       u_Camera_top/u_cam_data_converter/cam_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_70_200/Q1                    tco                   0.229       5.771 r       u_Camera_top/u_cam_data_converter/cam_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.322       6.093         u_Camera_top/u_cam_data_converter/cam_cnt [2]
 CLMS_66_201/A1                                                            r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.093         Logic Levels: 0  
                                                                                   Logic: 0.229ns(41.561%), Route: 0.322ns(58.439%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.168       4.619         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.619 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.585       6.204         ntclkbufg_2      
 CLMS_66_201/CLK                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.626       5.578                          
 clock uncertainty                                       0.200       5.778                          

 Hold time                                              -0.113       5.665                          

 Data required time                                                  5.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.665                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/cam_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Camera_top/u_cam_data_converter/cam_cnt[3]/opit_0_L5Q_perm/L2
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.204
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  -0.662

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.811       4.011         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.011 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.531       5.542         ntclkbufg_2      
 CLMA_70_200/CLK                                                           r       u_Camera_top/u_cam_data_converter/cam_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_70_200/Q3                    tco                   0.221       5.763 f       u_Camera_top/u_cam_data_converter/cam_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.187       5.950         u_Camera_top/u_cam_data_converter/cam_cnt [3]
 CLMA_70_200/D2                                                            f       u_Camera_top/u_cam_data_converter/cam_cnt[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.950         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.167%), Route: 0.187ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.168       4.619         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.619 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.585       6.204         ntclkbufg_2      
 CLMA_70_200/CLK                                                           r       u_Camera_top/u_cam_data_converter/cam_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.662       5.542                          
 clock uncertainty                                       0.200       5.742                          

 Hold time                                              -0.221       5.521                          

 Data required time                                                  5.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.521                          
 Data arrival time                                                   5.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.204
  Launch Clock Delay      :  5.542
  Clock Pessimism Removal :  -0.633

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.811       4.011         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.011 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.531       5.542         ntclkbufg_2      
 CLMA_66_224/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_66_224/Q2                    tco                   0.224       5.766 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.224       5.990         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/wr_addr [6]
 CLMS_66_221/B3                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.990         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.000%), Route: 0.224ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.168       4.619         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.619 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.585       6.204         ntclkbufg_2      
 CLMS_66_221/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.633       5.571                          
 clock uncertainty                                       0.200       5.771                          

 Hold time                                              -0.222       5.549                          

 Data required time                                                  5.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.549                          
 Data arrival time                                                   5.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/CLK
Endpoint    : yuv_rgb_inst/img_v_r1[31]/opit_0_A2Q21/Cin
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.585       5.523         ntclkbufg_1      
 CLMS_198_177/CLK                                                          r       vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/CLK

 CLMS_198_177/Y2                   tco                   0.375       5.898 r       vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/Q
                                   net (fanout=33)       0.420       6.318         hdmi_yuv_deo     
 CLMA_202_172/Y3                   td                    0.210       6.528 r       yuv_rgb_inst/N18_maj4/gateop_perm/Z
                                   net (fanout=2)        0.438       6.966         yuv_rgb_inst/_N556
                                   td                    0.474       7.440 f       yuv_rgb_inst/N20_2_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.440         yuv_rgb_inst/_N7817
 CLMA_202_164/Y3                   td                    0.501       7.941 r       yuv_rgb_inst/N20_2_2/gateop_A2/Y1
                                   net (fanout=2)        0.570       8.511         yuv_rgb_inst/N20 [7]
 APM_206_140/P[22]                 td                    2.570      11.081 r       yuv_rgb_inst/N47_m1/gopapm/P[22]
                                   net (fanout=1)        0.641      11.722         yuv_rgb_inst/_N65
                                   td                    0.327      12.049 f       yuv_rgb_inst/img_v_r1[23]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.049         yuv_rgb_inst/_N6535
 CLMS_202_153/COUT                 td                    0.058      12.107 r       yuv_rgb_inst/img_v_r1[25]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.107         yuv_rgb_inst/_N6537
                                   td                    0.058      12.165 r       yuv_rgb_inst/img_v_r1[27]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.165         yuv_rgb_inst/_N6539
 CLMS_202_157/COUT                 td                    0.058      12.223 r       yuv_rgb_inst/img_v_r1[29]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.223         yuv_rgb_inst/_N6541
 CLMS_202_161/CIN                                                          r       yuv_rgb_inst/img_v_r1[31]/opit_0_A2Q21/Cin

 Data arrival time                                                  12.223         Logic Levels: 5  
                                                                                   Logic: 4.631ns(69.119%), Route: 2.069ns(30.881%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.531      11.924         ntclkbufg_1      
 CLMS_202_161/CLK                                                          r       yuv_rgb_inst/img_v_r1[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.170      12.001                          

 Data required time                                                 12.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.001                          
 Data arrival time                                                  12.223                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.222                          
====================================================================================================

====================================================================================================

Startpoint  : vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/CLK
Endpoint    : yuv_rgb_inst/img_v_r0[31]/opit_0_A2Q21/Cin
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.585       5.523         ntclkbufg_1      
 CLMS_198_177/CLK                                                          r       vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/CLK

 CLMS_198_177/Y2                   tco                   0.375       5.898 r       vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/Q
                                   net (fanout=33)       0.420       6.318         hdmi_yuv_deo     
 CLMA_202_172/Y3                   td                    0.210       6.528 r       yuv_rgb_inst/N18_maj4/gateop_perm/Z
                                   net (fanout=2)        0.438       6.966         yuv_rgb_inst/_N556
                                   td                    0.474       7.440 f       yuv_rgb_inst/N20_2_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.440         yuv_rgb_inst/_N7817
 CLMA_202_164/Y3                   td                    0.501       7.941 r       yuv_rgb_inst/N20_2_2/gateop_A2/Y1
                                   net (fanout=2)        0.404       8.345         yuv_rgb_inst/N20 [7]
 APM_206_164/P[19]                 td                    2.570      10.915 r       yuv_rgb_inst/N23_m1/gopapm/P[19]
                                   net (fanout=1)        0.665      11.580         yuv_rgb_inst/_N26
                                   td                    0.326      11.906 f       yuv_rgb_inst/img_v_r0[19]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.906         yuv_rgb_inst/_N6638
 CLMA_210_176/COUT                 td                    0.058      11.964 r       yuv_rgb_inst/img_v_r0[21]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      11.964         yuv_rgb_inst/_N6640
                                   td                    0.058      12.022 r       yuv_rgb_inst/img_v_r0[23]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.022         yuv_rgb_inst/_N6642
 CLMA_210_180/COUT                 td                    0.058      12.080 r       yuv_rgb_inst/img_v_r0[25]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.080         yuv_rgb_inst/_N6644
                                   td                    0.058      12.138 r       yuv_rgb_inst/img_v_r0[27]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.138         yuv_rgb_inst/_N6646
 CLMA_210_184/COUT                 td                    0.058      12.196 r       yuv_rgb_inst/img_v_r0[29]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.196         yuv_rgb_inst/_N6648
 CLMA_210_192/CIN                                                          r       yuv_rgb_inst/img_v_r0[31]/opit_0_A2Q21/Cin

 Data arrival time                                                  12.196         Logic Levels: 6  
                                                                                   Logic: 4.746ns(71.122%), Route: 1.927ns(28.878%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.531      11.924         ntclkbufg_1      
 CLMA_210_192/CLK                                                          r       yuv_rgb_inst/img_v_r0[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.170      12.001                          

 Data required time                                                 12.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.001                          
 Data arrival time                                                  12.196                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.195                          
====================================================================================================

====================================================================================================

Startpoint  : vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/CLK
Endpoint    : yuv_rgb_inst/img_v_r1[29]/opit_0_A2Q21/Cin
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.585       5.523         ntclkbufg_1      
 CLMS_198_177/CLK                                                          r       vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/CLK

 CLMS_198_177/Y2                   tco                   0.375       5.898 r       vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/Q
                                   net (fanout=33)       0.420       6.318         hdmi_yuv_deo     
 CLMA_202_172/Y3                   td                    0.210       6.528 r       yuv_rgb_inst/N18_maj4/gateop_perm/Z
                                   net (fanout=2)        0.438       6.966         yuv_rgb_inst/_N556
                                   td                    0.474       7.440 f       yuv_rgb_inst/N20_2_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.440         yuv_rgb_inst/_N7817
 CLMA_202_164/Y3                   td                    0.501       7.941 r       yuv_rgb_inst/N20_2_2/gateop_A2/Y1
                                   net (fanout=2)        0.570       8.511         yuv_rgb_inst/N20 [7]
 APM_206_140/P[22]                 td                    2.570      11.081 r       yuv_rgb_inst/N47_m1/gopapm/P[22]
                                   net (fanout=1)        0.641      11.722         yuv_rgb_inst/_N65
                                   td                    0.327      12.049 f       yuv_rgb_inst/img_v_r1[23]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.049         yuv_rgb_inst/_N6535
 CLMS_202_153/COUT                 td                    0.058      12.107 r       yuv_rgb_inst/img_v_r1[25]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.107         yuv_rgb_inst/_N6537
                                   td                    0.058      12.165 r       yuv_rgb_inst/img_v_r1[27]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.165         yuv_rgb_inst/_N6539
                                                                           r       yuv_rgb_inst/img_v_r1[29]/opit_0_A2Q21/Cin

 Data arrival time                                                  12.165         Logic Levels: 4  
                                                                                   Logic: 4.573ns(68.850%), Route: 2.069ns(31.150%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.531      11.924         ntclkbufg_1      
 CLMS_202_157/CLK                                                          r       yuv_rgb_inst/img_v_r1[29]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                             -0.167      12.004                          

 Data required time                                                 12.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.004                          
 Data arrival time                                                  12.165                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_h_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_valid/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.531       5.190         ntclkbufg_1      
 CLMA_126_156/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_h_valid/opit_0_inv_L5Q_perm/CLK

 CLMA_126_156/Q0                   tco                   0.222       5.412 f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_h_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.497         u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_h_valid
 CLMA_126_156/B4                                                           f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_valid/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.585       5.523         ntclkbufg_1      
 CLMA_126_156/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_valid/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.035       5.155                          

 Data required time                                                  5.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.155                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : yuv_rgb_inst/img_g_r1[3]/opit_0/CLK
Endpoint    : hdmi_tx_data[23:0]_1[11]/opit_0_inv/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.531       5.190         ntclkbufg_1      
 CLMA_210_144/CLK                                                          r       yuv_rgb_inst/img_g_r1[3]/opit_0/CLK

 CLMA_210_144/Q2                   tco                   0.224       5.414 f       yuv_rgb_inst/img_g_r1[3]/opit_0/Q
                                   net (fanout=1)        0.212       5.626         yuv_rgb_inst/img_g_r1 [3]
 CLMS_214_145/CD                                                           f       hdmi_tx_data[23:0]_1[11]/opit_0_inv/D

 Data arrival time                                                   5.626         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.376%), Route: 0.212ns(48.624%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.585       5.523         ntclkbufg_1      
 CLMS_214_145/CLK                                                          r       hdmi_tx_data[23:0]_1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.053       5.279                          

 Data required time                                                  5.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.279                          
 Data arrival time                                                   5.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : vip_rgb888_ycbcr444_inst/per_img_href_r[2]/opit_0_inv/CLK
Endpoint    : yuv_rgb_inst/per_img_href_r[0]/opit_0_inv/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.531       5.190         ntclkbufg_1      
 CLMA_118_180/CLK                                                          r       vip_rgb888_ycbcr444_inst/per_img_href_r[2]/opit_0_inv/CLK

 CLMA_118_180/Q2                   tco                   0.224       5.414 f       vip_rgb888_ycbcr444_inst/per_img_href_r[2]/opit_0_inv/Q
                                   net (fanout=1)        0.212       5.626         hdmi_yuv_h       
 CLMA_118_176/CD                                                           f       yuv_rgb_inst/per_img_href_r[0]/opit_0_inv/D

 Data arrival time                                                   5.626         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.376%), Route: 0.212ns(48.624%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.585       5.523         ntclkbufg_1      
 CLMA_118_176/CLK                                                          r       yuv_rgb_inst/per_img_href_r[0]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                               0.053       5.272                          

 Data required time                                                  5.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.272                          
 Data arrival time                                                   5.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.585      10.954         ntclkbufg_0      
 CLMA_34_132/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_132/Q2                    tco                   0.289      11.243 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.785      12.028         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_30_168/Y3                    td                    0.459      12.487 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.402      12.889         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.327      13.216 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.216         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_30_165/Y2                    td                    0.271      13.487 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.459      13.946         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_152/Y2                    td                    0.210      14.156 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.629      14.785         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_169/COUT                  td                    0.502      15.287 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.287         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/_N6905
 CLMA_30_173/Y0                    td                    0.269      15.556 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.614      16.170         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mc_rl [4]
 CLMA_34_200/Y0                    td                    0.294      16.464 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       1.427      17.891         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11476
 CLMS_34_245/Y3                    td                    0.303      18.194 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[9]/gateop/F
                                   net (fanout=1)        0.441      18.635         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11598
 CLMA_42_244/CD                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  18.635         Logic Levels: 7  
                                                                                   Logic: 2.924ns(38.068%), Route: 4.757ns(61.932%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      13.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.531      20.386         ntclkbufg_0      
 CLMA_42_244/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.188      20.380                          

 Data required time                                                 20.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.380                          
 Data arrival time                                                  18.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.745                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.585      10.954         ntclkbufg_0      
 CLMA_34_132/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_132/Q2                    tco                   0.289      11.243 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.785      12.028         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_30_168/Y3                    td                    0.459      12.487 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.402      12.889         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.327      13.216 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.216         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_30_165/Y2                    td                    0.271      13.487 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.459      13.946         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_152/Y2                    td                    0.210      14.156 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.629      14.785         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_169/COUT                  td                    0.502      15.287 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.287         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/_N6905
 CLMA_30_173/Y0                    td                    0.269      15.556 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.614      16.170         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mc_rl [4]
 CLMA_34_200/Y0                    td                    0.285      16.455 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       1.367      17.822         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11476
 CLMS_34_245/Y0                    td                    0.320      18.142 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[10]/gateop/F
                                   net (fanout=1)        0.437      18.579         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11535
 CLMA_42_244/B0                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  18.579         Logic Levels: 7  
                                                                                   Logic: 2.932ns(38.452%), Route: 4.693ns(61.548%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      13.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.531      20.386         ntclkbufg_0      
 CLMA_42_244/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.198      20.370                          

 Data required time                                                 20.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.370                          
 Data arrival time                                                  18.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.791                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.585      10.954         ntclkbufg_0      
 CLMA_34_132/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_34_132/Q2                    tco                   0.289      11.243 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.785      12.028         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_30_168/Y3                    td                    0.459      12.487 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.402      12.889         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_cl [0]
                                   td                    0.327      13.216 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.216         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_30_165/Y2                    td                    0.271      13.487 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y0
                                   net (fanout=1)        0.459      13.946         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/nb0 [2]
 CLMA_30_152/Y2                    td                    0.210      14.156 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_1[2]/gateop_perm/Z
                                   net (fanout=4)        0.629      14.785         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al [2]
 CLMA_30_169/COUT                  td                    0.502      15.287 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.287         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/_N6905
 CLMA_30_173/Y0                    td                    0.269      15.556 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.614      16.170         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mc_rl [4]
 CLMA_34_200/Y0                    td                    0.294      16.464 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       1.271      17.735         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11476
 CLMA_38_248/Y2                    td                    0.322      18.057 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[12]/gateop/F
                                   net (fanout=2)        0.549      18.606         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11537
 CLMA_38_252/A0                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  18.606         Logic Levels: 7  
                                                                                   Logic: 2.943ns(38.461%), Route: 4.709ns(61.539%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      13.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.652      20.507         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Setup time                                             -0.194      20.477                          

 Data required time                                                 20.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.477                          
 Data arrival time                                                  18.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.531      10.386         ntclkbufg_0      
 CLMS_70_161/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMS_70_161/Q0                    tco                   0.222      10.608 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.087      10.695         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_70_161/A1                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/I01

 Data arrival time                                                  10.695         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.845%), Route: 0.087ns(28.155%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.585      10.954         ntclkbufg_0      
 CLMS_70_161/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.121      10.465                          

 Data required time                                                 10.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.465                          
 Data arrival time                                                  10.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/B2
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.531      10.386         ntclkbufg_0      
 CLMA_102_148/CLK                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_102_148/Q2                   tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.089      10.699         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt [2]
 CLMA_102_148/B2                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/B2

 Data arrival time                                                  10.699         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.585      10.954         ntclkbufg_0      
 CLMA_102_148/CLK                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/cnt[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.266      10.320                          

 Data required time                                                 10.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.320                          
 Data arrival time                                                  10.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.379                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[2]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[2]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.531      10.386         ntclkbufg_0      
 CLMA_90_141/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[2]/opit_0_inv/CLK

 CLMA_90_141/Y0                    tco                   0.284      10.670 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[2]/opit_0_inv/Q
                                   net (fanout=1)        0.238      10.908         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a [2]
 CLMA_90_133/A0                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  10.908         Logic Levels: 0  
                                                                                   Logic: 0.284ns(54.406%), Route: 0.238ns(45.594%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.585      10.954         ntclkbufg_0      
 CLMA_90_133/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.094      10.521                          

 Data required time                                                 10.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.521                          
 Data arrival time                                                  10.908                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.387                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_2_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cam_2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       3.936 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.585       5.521         ntclkbufg_3      
 CLMA_58_169/CLK                                                           r       u_Camera_2_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK

 CLMA_58_169/Q0                    tco                   0.289       5.810 r       u_Camera_2_top/u_cam_data_converter/r0_byte_flag/opit_0/Q
                                   net (fanout=3)        0.620       6.430         u_Camera_2_top/u_cam_data_converter/r0_byte_flag
                                   td                    0.288       6.718 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.718         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N7187
 CLMA_58_205/COUT                  td                    0.058       6.776 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.776         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N7189
                                   td                    0.058       6.834 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.834         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N7191
 CLMA_58_209/Y3                    td                    0.501       7.335 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.408       7.743         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [7]
 CLMA_62_204/Y1                    td                    0.212       7.955 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.547       8.502         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_62_209/COUT                  td                    0.507       9.009 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.009         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMS_62_213/Y1                    td                    0.498       9.507 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.414       9.921         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMS_62_205/D3                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                   9.921         Logic Levels: 5  
                                                                                   Logic: 2.411ns(54.795%), Route: 1.989ns(45.205%)
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                         41.667      41.667 r                        
 T12                                                     0.000      41.667 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076      41.743         cam_2_pclk       
 IOBD_169_0/DIN                    td                    1.047      42.790 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.790         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      42.838 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      45.324         _N20             
 USCM_84_109/CLK_USCM              td                    0.000      45.324 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.531      46.855         ntclkbufg_3      
 CLMS_62_205/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297      47.152                          
 clock uncertainty                                      -0.050      47.102                          

 Setup time                                             -0.377      46.725                          

 Data required time                                                 46.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 46.725                          
 Data arrival time                                                   9.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIA[2]
Path Group  : cam_2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       3.936 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.585       5.521         ntclkbufg_3      
 CLMS_62_201/CLK                                                           r       u_Camera_2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_62_201/Q0                    tco                   0.287       5.808 f       u_Camera_2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       1.262       7.070         u_Camera_2_top/u_cam_data_converter/frame_val_flag
 CLMS_62_153/Y1                    td                    0.212       7.282 r       u_Camera_2_top/u_cam_data_converter/N5[14]/gateop_perm/Z
                                   net (fanout=1)        1.536       8.818         cam_2_frame_data[14]
 DRM_54_212/DA1[2]                                                         r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIA[2]

 Data arrival time                                                   8.818         Logic Levels: 1  
                                                                                   Logic: 0.499ns(15.135%), Route: 2.798ns(84.865%)
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                         41.667      41.667 r                        
 T12                                                     0.000      41.667 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076      41.743         cam_2_pclk       
 IOBD_169_0/DIN                    td                    1.047      42.790 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.790         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      42.838 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      45.324         _N20             
 USCM_84_109/CLK_USCM              td                    0.000      45.324 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.531      46.855         ntclkbufg_3      
 DRM_54_212/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.297      47.152                          
 clock uncertainty                                      -0.050      47.102                          

 Setup time                                              0.056      47.158                          

 Data required time                                                 47.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.158                          
 Data arrival time                                                   8.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/WEA
Path Group  : cam_2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.309
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       3.936 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.585       5.521         ntclkbufg_3      
 CLMS_62_201/CLK                                                           r       u_Camera_2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_62_201/Q0                    tco                   0.289       5.810 r       u_Camera_2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.790       6.600         u_Camera_2_top/u_cam_data_converter/frame_val_flag
 CLMA_58_172/Y2                    td                    0.196       6.796 f       u_Camera_2_top/u_cam_data_converter/N4/gateop_perm/Z
                                   net (fanout=8)        1.966       8.762         cam_2_frame_valid
 DRM_54_272/WEA[1]                                                         f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/WEA

 Data arrival time                                                   8.762         Logic Levels: 1  
                                                                                   Logic: 0.485ns(14.965%), Route: 2.756ns(85.035%)
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                         41.667      41.667 r                        
 T12                                                     0.000      41.667 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076      41.743         cam_2_pclk       
 IOBD_169_0/DIN                    td                    1.047      42.790 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.790         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      42.838 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      45.324         _N20             
 USCM_84_109/CLK_USCM              td                    0.000      45.324 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.652      46.976         ntclkbufg_3      
 DRM_54_272/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.279      47.255                          
 clock uncertainty                                      -0.050      47.205                          

 Setup time                                             -0.013      47.192                          

 Data required time                                                 47.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.192                          
 Data arrival time                                                   8.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : cam_2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       3.657 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.531       5.188         ntclkbufg_3      
 CLMA_58_205/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_205/Q3                    tco                   0.221       5.409 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=11)       0.337       5.746         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/wr_addr [3]
 DRM_54_192/ADA0[5]                                                        f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   5.746         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.606%), Route: 0.337ns(60.394%)
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       3.936 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.585       5.521         ntclkbufg_3      
 DRM_54_192/CLKA[0]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.297       5.224                          
 clock uncertainty                                       0.000       5.224                          

 Hold time                                               0.210       5.434                          

 Data required time                                                  5.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.434                          
 Data arrival time                                                   5.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : cam_2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       3.657 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.531       5.188         ntclkbufg_3      
 CLMA_58_205/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_205/Q3                    tco                   0.221       5.409 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=11)       0.337       5.746         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/wr_addr [3]
 DRM_54_192/ADA1[5]                                                        f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   5.746         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.606%), Route: 0.337ns(60.394%)
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       3.936 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.585       5.521         ntclkbufg_3      
 DRM_54_192/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.297       5.224                          
 clock uncertainty                                       0.000       5.224                          

 Hold time                                               0.210       5.434                          

 Data required time                                                  5.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.434                          
 Data arrival time                                                   5.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRA[4]
Path Group  : cam_2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.657         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       3.657 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.531       5.188         ntclkbufg_3      
 CLMA_58_205/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_205/Q2                    tco                   0.228       5.416 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.357       5.773         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/wr_addr [2]
 DRM_54_192/ADA1[4]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRA[4]

 Data arrival time                                                   5.773         Logic Levels: 0  
                                                                                   Logic: 0.228ns(38.974%), Route: 0.357ns(61.026%)
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.936         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       3.936 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.585       5.521         ntclkbufg_3      
 DRM_54_192/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.297       5.224                          
 clock uncertainty                                       0.000       5.224                          

 Hold time                                               0.215       5.439                          

 Data required time                                                  5.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.439                          
 Data arrival time                                                   5.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_110_144/CLK                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_110_144/Q0                   tco                   0.289       5.716 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=545)      1.671       7.387         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
 CLMA_74_116/RSCO                  td                    0.147       7.534 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.534         ntR144           
 CLMA_74_120/RSCO                  td                    0.147       7.681 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[2]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=1)        0.000       7.681         ntR143           
 CLMA_74_124/RSCO                  td                    0.147       7.828 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.828         ntR142           
 CLMA_74_128/RSCO                  td                    0.147       7.975 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[31]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.975         ntR141           
 CLMA_74_132/RSCO                  td                    0.147       8.122 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.122         ntR140           
 CLMA_74_136/RSCO                  td                    0.147       8.269 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.269         ntR139           
 CLMA_74_140/RSCO                  td                    0.147       8.416 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.416         ntR138           
 CLMA_74_144/RSCO                  td                    0.147       8.563 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[32]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.563         ntR137           
 CLMA_74_148/RSCO                  td                    0.147       8.710 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.710         ntR136           
 CLMA_74_152/RSCO                  td                    0.147       8.857 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.857         ntR135           
 CLMA_74_156/RSCO                  td                    0.147       9.004 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[32]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.004         ntR134           
 CLMA_74_160/RSCO                  td                    0.147       9.151 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rdy/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.151         ntR133           
 CLMA_74_164/RSCO                  td                    0.147       9.298 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.298         ntR132           
 CLMA_74_168/RSCO                  td                    0.147       9.445 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.445         ntR131           
 CLMA_74_172/RSCO                  td                    0.147       9.592 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.592         ntR130           
 CLMA_74_176/RSCO                  td                    0.147       9.739 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.739         ntR129           
 CLMA_74_180/RSCO                  td                    0.147       9.886 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.886         ntR128           
 CLMA_74_184/RSCO                  td                    0.147      10.033 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.033         ntR127           
 CLMA_74_192/RSCO                  td                    0.147      10.180 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.180         ntR126           
 CLMA_74_196/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.180         Logic Levels: 19 
                                                                                   Logic: 3.082ns(64.843%), Route: 1.671ns(35.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_74_196/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                  10.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_110_144/CLK                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_110_144/Q0                   tco                   0.289       5.716 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=545)      1.671       7.387         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
 CLMA_74_116/RSCO                  td                    0.147       7.534 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.534         ntR144           
 CLMA_74_120/RSCO                  td                    0.147       7.681 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[2]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=1)        0.000       7.681         ntR143           
 CLMA_74_124/RSCO                  td                    0.147       7.828 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.828         ntR142           
 CLMA_74_128/RSCO                  td                    0.147       7.975 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[31]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.975         ntR141           
 CLMA_74_132/RSCO                  td                    0.147       8.122 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.122         ntR140           
 CLMA_74_136/RSCO                  td                    0.147       8.269 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       8.269         ntR139           
 CLMA_74_140/RSCO                  td                    0.147       8.416 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       8.416         ntR138           
 CLMA_74_144/RSCO                  td                    0.147       8.563 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[32]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.563         ntR137           
 CLMA_74_148/RSCO                  td                    0.147       8.710 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.710         ntR136           
 CLMA_74_152/RSCO                  td                    0.147       8.857 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.857         ntR135           
 CLMA_74_156/RSCO                  td                    0.147       9.004 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[32]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.004         ntR134           
 CLMA_74_160/RSCO                  td                    0.147       9.151 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rdy/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.151         ntR133           
 CLMA_74_164/RSCO                  td                    0.147       9.298 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.298         ntR132           
 CLMA_74_168/RSCO                  td                    0.147       9.445 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       9.445         ntR131           
 CLMA_74_172/RSCO                  td                    0.147       9.592 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.592         ntR130           
 CLMA_74_176/RSCO                  td                    0.147       9.739 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.739         ntR129           
 CLMA_74_180/RSCO                  td                    0.147       9.886 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.886         ntR128           
 CLMA_74_184/RSCO                  td                    0.147      10.033 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.033         ntR127           
 CLMA_74_192/RSCO                  td                    0.147      10.180 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.180         ntR126           
 CLMA_74_196/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.180         Logic Levels: 19 
                                                                                   Logic: 3.082ns(64.843%), Route: 1.671ns(35.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_74_196/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                  10.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_110_144/CLK                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_110_144/Q0                   tco                   0.289       5.716 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=545)      1.573       7.289         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
 CLMA_70_120/RSCO                  td                    0.147       7.436 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.436         ntR368           
 CLMA_70_124/RSCO                  td                    0.147       7.583 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[12]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.583         ntR367           
 CLMA_70_128/RSCO                  td                    0.147       7.730 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.730         ntR366           
 CLMA_70_132/RSCO                  td                    0.147       7.877 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.877         ntR365           
 CLMA_70_136/RSCO                  td                    0.147       8.024 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[31]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.024         ntR364           
 CLMA_70_140/RSCO                  td                    0.147       8.171 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[40]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.171         ntR363           
 CLMA_70_144/RSCO                  td                    0.147       8.318 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.318         ntR362           
 CLMA_70_148/RSCO                  td                    0.147       8.465 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[21]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       8.465         ntR361           
 CLMA_70_152/RSCO                  td                    0.147       8.612 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[28]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.612         ntR360           
 CLMA_70_156/RSCO                  td                    0.147       8.759 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/data_out[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.759         ntR359           
 CLMA_70_160/RSCO                  td                    0.147       8.906 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.906         ntR358           
 CLMA_70_164/RSCO                  td                    0.147       9.053 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000       9.053         ntR357           
 CLMA_70_168/RSCO                  td                    0.147       9.200 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.200         ntR356           
 CLMA_70_172/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.200         Logic Levels: 13 
                                                                                   Logic: 2.200ns(58.309%), Route: 1.573ns(41.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_70_172/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                           0.000      25.341                          

 Data required time                                                 25.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.341                          
 Data arrival time                                                   9.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_3/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.595
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.872       3.075         nt_sys_clk       
 CLMS_218_129/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK

 CLMS_218_129/Q0                   tco                   0.226       3.301 r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/Q
                                   net (fanout=53)       0.623       3.924         u_HDMI_top/u_ms72xx_init/rst_n
 CLMS_226_101/RSCO                 td                    0.115       4.039 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.039         ntR1065          
 CLMS_226_105/RSCI                                                         f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_3/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.039         Logic Levels: 1  
                                                                                   Logic: 0.341ns(35.373%), Route: 0.623ns(64.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      2.141       3.595         nt_sys_clk       
 CLMS_226_105/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.251       3.344                          
 clock uncertainty                                       0.000       3.344                          

 Removal time                                            0.000       3.344                          

 Data required time                                                  3.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.344                          
 Data arrival time                                                   4.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_4/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.595
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.872       3.075         nt_sys_clk       
 CLMS_218_129/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK

 CLMS_218_129/Q0                   tco                   0.226       3.301 r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/Q
                                   net (fanout=53)       0.623       3.924         u_HDMI_top/u_ms72xx_init/rst_n
 CLMS_226_101/RSCO                 td                    0.115       4.039 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.039         ntR1065          
 CLMS_226_105/RSCI                                                         f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_4/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.039         Logic Levels: 1  
                                                                                   Logic: 0.341ns(35.373%), Route: 0.623ns(64.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      2.141       3.595         nt_sys_clk       
 CLMS_226_105/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.251       3.344                          
 clock uncertainty                                       0.000       3.344                          

 Removal time                                            0.000       3.344                          

 Data required time                                                  3.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.344                          
 Data arrival time                                                   4.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.695                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_0/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.806
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.872       3.075         nt_sys_clk       
 CLMS_218_129/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK

 CLMS_218_129/Q0                   tco                   0.226       3.301 r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/Q
                                   net (fanout=53)       0.745       4.046         u_HDMI_top/u_ms72xx_init/rst_n
 CLMA_230_105/RS                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_0/opit_0_inv/RS

 Data arrival time                                                   4.046         Logic Levels: 0  
                                                                                   Logic: 0.226ns(23.275%), Route: 0.745ns(76.725%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      2.352       3.806         nt_sys_clk       
 CLMA_230_105/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_0/opit_0_inv/CLK
 clock pessimism                                        -0.251       3.555                          
 clock uncertainty                                       0.000       3.555                          

 Removal time                                           -0.226       3.329                          

 Data required time                                                  3.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.329                          
 Data arrival time                                                   4.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.585       5.523         ntclkbufg_1      
 CLMS_122_157/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK

 CLMS_122_157/Q3                   tco                   0.286       5.809 f       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        1.140       6.949         u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs
 CLMA_138_117/Y0                   td                    0.210       7.159 r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        1.060       8.219         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_68/RSTB[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   8.219         Logic Levels: 1  
                                                                                   Logic: 0.496ns(18.398%), Route: 2.200ns(81.602%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.531      11.924         ntclkbufg_1      
 DRM_142_68/CLKB[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Recovery time                                          -0.139      12.014                          

 Data required time                                                 12.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.014                          
 Data arrival time                                                   8.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.795                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.585       5.523         ntclkbufg_1      
 CLMS_122_157/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK

 CLMS_122_157/Q3                   tco                   0.286       5.809 f       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        1.140       6.949         u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs
 CLMA_138_117/Y0                   td                    0.210       7.159 r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        1.060       8.219         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_68/RSTA[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.219         Logic Levels: 1  
                                                                                   Logic: 0.496ns(18.398%), Route: 2.200ns(81.602%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.531      11.924         ntclkbufg_1      
 DRM_142_68/CLKA[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Recovery time                                          -0.134      12.019                          

 Data required time                                                 12.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.019                          
 Data arrival time                                                   8.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.585       5.523         ntclkbufg_1      
 CLMS_122_157/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK

 CLMS_122_157/Q3                   tco                   0.286       5.809 f       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        1.140       6.949         u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs
 CLMA_138_117/Y0                   td                    0.210       7.159 r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.751       7.910         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_88/RSTB[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   7.910         Logic Levels: 1  
                                                                                   Logic: 0.496ns(20.779%), Route: 1.891ns(79.221%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N19             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.531      11.924         ntclkbufg_1      
 DRM_142_88/CLKB[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.279      12.203                          
 clock uncertainty                                      -0.050      12.153                          

 Recovery time                                          -0.139      12.014                          

 Data required time                                                 12.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.014                          
 Data arrival time                                                   7.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.104                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.531       5.190         ntclkbufg_1      
 CLMA_138_104/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK

 CLMA_138_104/Q0                   tco                   0.222       5.412 f       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.366       5.778         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
 CLMA_138_117/Y0                   td                    0.232       6.010 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.301       6.311         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_108/RSTB[0]                                                       f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.311         Logic Levels: 1  
                                                                                   Logic: 0.454ns(40.500%), Route: 0.667ns(59.500%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.585       5.523         ntclkbufg_1      
 DRM_142_108/CLKB[0]                                                       r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.022       5.204                          

 Data required time                                                  5.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.204                          
 Data arrival time                                                   6.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.531       5.190         ntclkbufg_1      
 CLMA_138_104/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK

 CLMA_138_104/Q0                   tco                   0.222       5.412 f       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.366       5.778         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
 CLMA_138_117/Y0                   td                    0.232       6.010 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.301       6.311         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_108/RSTA[0]                                                       f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.311         Logic Levels: 1  
                                                                                   Logic: 0.454ns(40.500%), Route: 0.667ns(59.500%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.585       5.523         ntclkbufg_1      
 DRM_142_108/CLKA[0]                                                       r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.531       5.190         ntclkbufg_1      
 CLMA_138_104/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK

 CLMA_138_104/Q0                   tco                   0.222       5.412 f       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.366       5.778         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
 CLMA_138_117/Y0                   td                    0.232       6.010 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.622       6.632         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_88/RSTB[0]                                                        f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.632         Logic Levels: 1  
                                                                                   Logic: 0.454ns(31.484%), Route: 0.988ns(68.516%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.585       5.523         ntclkbufg_1      
 DRM_142_88/CLKB[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.022       5.204                          

 Data required time                                                  5.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.204                          
 Data arrival time                                                   6.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[21]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.397

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.708      11.077         ntclkbufg_0      
 CLMA_98_272/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_98_272/Q0                    tco                   0.289      11.366 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=12)       0.837      12.203         nt_led2          
 CLMS_78_241/Y2                    td                    0.341      12.544 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=74)       1.597      14.141         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_90_185/RSCO                  td                    0.147      14.288 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.288         ntR99            
 CLMA_90_193/RSCO                  td                    0.147      14.435 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.435         ntR98            
 CLMA_90_197/RSCO                  td                    0.147      14.582 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[19]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.582         ntR97            
 CLMA_90_201/RSCO                  td                    0.147      14.729 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[23]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.729         ntR96            
 CLMA_90_205/RSCO                  td                    0.147      14.876 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      14.876         ntR95            
 CLMA_90_209/RSCO                  td                    0.147      15.023 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video2_rst[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000      15.023         ntR94            
 CLMA_90_213/RSCO                  td                    0.147      15.170 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.170         ntR93            
 CLMA_90_217/RSCO                  td                    0.147      15.317 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000      15.317         ntR92            
 CLMA_90_221/RSCO                  td                    0.147      15.464 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000      15.464         ntR91            
 CLMA_90_225/RSCI                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[21]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  15.464         Logic Levels: 10 
                                                                                   Logic: 1.953ns(44.518%), Route: 2.434ns(55.482%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      13.972 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.552      15.524         ntclkbufg_0      
 CLMA_90_225/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[21]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.397      15.921                          
 clock uncertainty                                      -0.350      15.571                          

 Recovery time                                           0.000      15.571                          

 Data required time                                                 15.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.571                          
 Data arrival time                                                  15.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.397

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.708      11.077         ntclkbufg_0      
 CLMA_98_272/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_98_272/Q0                    tco                   0.289      11.366 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=12)       0.837      12.203         nt_led2          
 CLMS_78_241/Y2                    td                    0.341      12.544 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=74)       1.597      14.141         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_90_185/RSCO                  td                    0.147      14.288 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.288         ntR99            
 CLMA_90_193/RSCO                  td                    0.147      14.435 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.435         ntR98            
 CLMA_90_197/RSCO                  td                    0.147      14.582 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[19]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.582         ntR97            
 CLMA_90_201/RSCO                  td                    0.147      14.729 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[23]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.729         ntR96            
 CLMA_90_205/RSCO                  td                    0.147      14.876 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      14.876         ntR95            
 CLMA_90_209/RSCO                  td                    0.147      15.023 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video2_rst[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000      15.023         ntR94            
 CLMA_90_213/RSCO                  td                    0.147      15.170 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.170         ntR93            
 CLMA_90_217/RSCO                  td                    0.147      15.317 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000      15.317         ntR92            
 CLMA_90_221/RSCI                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  15.317         Logic Levels: 9  
                                                                                   Logic: 1.806ns(42.594%), Route: 2.434ns(57.406%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      13.972 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.552      15.524         ntclkbufg_0      
 CLMA_90_221/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.397      15.921                          
 clock uncertainty                                      -0.350      15.571                          

 Recovery time                                           0.000      15.571                          

 Data required time                                                 15.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.571                          
 Data arrival time                                                  15.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[11]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.156  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  11.077
  Clock Pessimism Removal :  0.397

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.708      11.077         ntclkbufg_0      
 CLMA_98_272/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_98_272/Q0                    tco                   0.289      11.366 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=12)       0.837      12.203         nt_led2          
 CLMS_78_241/Y2                    td                    0.341      12.544 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=74)       1.597      14.141         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_90_185/RSCO                  td                    0.147      14.288 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.288         ntR99            
 CLMA_90_193/RSCO                  td                    0.147      14.435 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.435         ntR98            
 CLMA_90_197/RSCO                  td                    0.147      14.582 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[19]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.582         ntR97            
 CLMA_90_201/RSCO                  td                    0.147      14.729 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[23]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.729         ntR96            
 CLMA_90_205/RSCO                  td                    0.147      14.876 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000      14.876         ntR95            
 CLMA_90_209/RSCO                  td                    0.147      15.023 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video2_rst[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000      15.023         ntR94            
 CLMA_90_213/RSCO                  td                    0.147      15.170 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.170         ntR93            
 CLMA_90_217/RSCI                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[11]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  15.170         Logic Levels: 8  
                                                                                   Logic: 1.659ns(40.533%), Route: 2.434ns(59.467%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      13.972 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.552      15.524         ntclkbufg_0      
 CLMA_90_217/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[11]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.397      15.921                          
 clock uncertainty                                      -0.350      15.571                          

 Recovery time                                           0.000      15.571                          

 Data required time                                                 15.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.571                          
 Data arrival time                                                  15.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.531      10.386         ntclkbufg_0      
 CLMA_18_172/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_18_172/Q1                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.426      11.036         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMS_10_177/RS                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.036         Logic Levels: 0  
                                                                                   Logic: 0.224ns(34.462%), Route: 0.426ns(65.538%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.585      10.954         ntclkbufg_0      
 CLMS_10_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.402                          
 Data arrival time                                                  11.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.531      10.386         ntclkbufg_0      
 CLMA_22_164/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_22_164/Q3                    tco                   0.226      10.612 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.636      11.248         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_180/RST_TRAINING_N                                                 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                  11.248         Logic Levels: 0  
                                                                                   Logic: 0.226ns(26.218%), Route: 0.636ns(73.782%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.585      10.954         ntclkbufg_0      
 DQSL_6_180/CLK_REGIONAL                                                   r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.009      10.613                          

 Data required time                                                 10.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.613                          
 Data arrival time                                                  11.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.531      10.386         ntclkbufg_0      
 CLMA_22_164/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_22_164/Q3                    tco                   0.221      10.607 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.645      11.252         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_152/RST_TRAINING_N                                                 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                  11.252         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.520%), Route: 0.645ns(74.480%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.585      10.954         ntclkbufg_0      
 DQSL_6_152/CLK_REGIONAL                                                   r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.009      10.613                          

 Data required time                                                 10.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.613                          
 Data arrival time                                                  11.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.639                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.585      10.954         ntclkbufg_0      
 CLMS_14_145/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_14_145/Q0                    tco                   0.287      11.241 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=508)      0.922      12.163         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/calib_done
 CLMS_10_117/Y3                    td                    0.465      12.628 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.699      15.327         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      15.466 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.466         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      19.369 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      19.465         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  19.465         Logic Levels: 3  
                                                                                   Logic: 4.794ns(56.327%), Route: 3.717ns(43.673%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : led7 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.585      10.954         ntclkbufg_0      
 CLMA_110_248/CLK                                                          r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_110_248/Q3                   tco                   0.286      11.240 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       2.181      13.421         nt_led7          
 IOL_47_374/DO                     td                    0.139      13.560 f       led7_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.560         led7_obuf/ntO    
 IOBD_44_376/PAD                   td                    3.853      17.413 f       led7_obuf/opit_0/O
                                   net (fanout=1)        0.039      17.452         led7             
 F7                                                                        f       led7 (port)      

 Data arrival time                                                  17.452         Logic Levels: 2  
                                                                                   Logic: 4.278ns(65.836%), Route: 2.220ns(34.164%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : led2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.708      11.077         ntclkbufg_0      
 CLMA_98_272/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_98_272/Q0                    tco                   0.287      11.364 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=12)       1.863      13.227         nt_led2          
 IOL_19_373/DO                     td                    0.139      13.366 f       led2_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.366         led2_obuf/ntO    
 IOBS_TB_17_376/PAD                td                    3.853      17.219 f       led2_obuf/opit_0/O
                                   net (fanout=1)        0.107      17.326         led2             
 A2                                                                        f       led2 (port)      

 Data arrival time                                                  17.326         Logic Levels: 2  
                                                                                   Logic: 4.279ns(68.475%), Route: 1.970ns(31.525%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[31] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 f       mem_dq[31] (port)
                                   net (fanout=1)        0.094       0.094         nt_mem_dq[31]    
 IOBS_LR_0_264/DIN                 td                    0.552       0.646 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.646         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_265/RX_DATA_DD              td                    0.461       1.107 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.479       1.586         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [7]
 CLMS_10_257/Y0                    td                    0.232       1.818 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.215       2.033         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N76044
 CLMA_10_252/D3                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.033         Logic Levels: 3  
                                                                                   Logic: 1.245ns(61.240%), Route: 0.788ns(38.760%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[13] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       mem_dq[13] (port)
                                   net (fanout=1)        0.107       0.107         nt_mem_dq[13]    
 IOBS_LR_0_204/DIN                 td                    0.552       0.659 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.659         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_205/RX_DATA_DD              td                    0.461       1.120 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.417       1.537         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [5]
 CLMA_10_200/Y3                    td                    0.221       1.758 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.342       2.100         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N74959
 CLMA_10_208/D1                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.100         Logic Levels: 3  
                                                                                   Logic: 1.234ns(58.762%), Route: 0.866ns(41.238%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[23] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M4                                                      0.000       0.000 f       mem_dq[23] (port)
                                   net (fanout=1)        0.050       0.050         nt_mem_dq[23]    
 IOBS_LR_0_213/DIN                 td                    0.552       0.602 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.602         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_214/RX_DATA_DD              td                    0.461       1.063 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.473       1.536         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [7]
 CLMS_14_221/Y3                    td                    0.156       1.692 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.491       2.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N75995
 CLMA_10_212/C3                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.183         Logic Levels: 3  
                                                                                   Logic: 1.169ns(53.550%), Route: 1.014ns(46.450%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_234_108/CLKA[0]     u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_234_108/CLKA[0]     u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_234_108/CLKB[0]     u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.935      20.833          0.898           Low Pulse Width   DRM_54_108/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 19.935      20.833          0.898           Low Pulse Width   DRM_54_108/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 19.935      20.833          0.898           Low Pulse Width   DRM_54_168/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{hdmi_rx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.229       3.367           1.138           High Pulse Width  APM_106_192/CLK         vip_rgb888_ycbcr444_inst/N3/gopapm/CLK
 2.229       3.367           1.138           Low Pulse Width   APM_106_192/CLK         vip_rgb888_ycbcr444_inst/N3/gopapm/CLK
 2.229       3.367           1.138           High Pulse Width  APM_106_140/CLK         vip_rgb888_ycbcr444_inst/N8/gopapm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_94_145/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_94_145/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_94_133/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cam_2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.935      20.833          0.898           Low Pulse Width   DRM_54_128/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 19.935      20.833          0.898           Low Pulse Width   DRM_54_128/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 19.935      20.833          0.898           Low Pulse Width   DRM_54_192/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : key_inst/delay_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : key_inst/key_in_reg1[2]/opit_0_inv/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.567  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.980
  Launch Clock Delay      :  2.703
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.672       2.703         nt_sys_clk       
 CLMA_154_153/CLK                                                          r       key_inst/delay_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_154_153/Q1                   tco                   0.223       2.926 f       key_inst/delay_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.168       3.094         key_inst/delay_cnt [2]
 CLMA_154_156/Y0                   td                    0.264       3.358 f       key_inst/N72_2/gateop_perm/Z
                                   net (fanout=1)        0.282       3.640         key_inst/_N75056 
 CLMA_154_172/Y0                   td                    0.150       3.790 f       key_inst/N72_22/gateop_perm/Z
                                   net (fanout=1)        0.350       4.140         key_inst/_N75076 
 CLMA_158_164/Y3                   td                    0.222       4.362 f       key_inst/N72_26/gateop_perm/Z
                                   net (fanout=2)        0.381       4.743         key_inst/delay_done
 CLMS_158_165/Y3                   td                    0.222       4.965 f       key_inst/N33/gateop_perm/Z
                                   net (fanout=4)        0.576       5.541         key_inst/N33     
 CLMS_190_177/CE                                                           f       key_inst/key_in_reg1[2]/opit_0_inv/CE

 Data arrival time                                                   5.541         Logic Levels: 4  
                                                                                   Logic: 1.081ns(38.090%), Route: 1.757ns(61.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.105      21.980         nt_sys_clk       
 CLMS_190_177/CLK                                                          r       key_inst/key_in_reg1[2]/opit_0_inv/CLK
 clock pessimism                                         0.156      22.136                          
 clock uncertainty                                      -0.050      22.086                          

 Setup time                                             -0.476      21.610                          

 Data required time                                                 21.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.610                          
 Data arrival time                                                   5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.077
  Launch Clock Delay      :  2.456
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.425       2.456         nt_sys_clk       
 CLMA_222_108/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_108/Q0                   tco                   0.221       2.677 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.253       2.930         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [4]
 CLMA_222_112/Y1                   td                    0.244       3.174 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_4/gateop_perm/Z
                                   net (fanout=1)        0.250       3.424         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N68386
 CLMS_222_117/Y0                   td                    0.150       3.574 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_272/gateop_perm/Z
                                   net (fanout=17)       0.285       3.859         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N68610
 CLMA_226_112/Y0                   td                    0.162       4.021 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_246/gateop_perm/Z
                                   net (fanout=7)        0.284       4.305         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
 CLMA_230_104/Y1                   td                    0.224       4.529 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.175       4.704         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMA_230_109/Y1                   td                    0.151       4.855 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955/gateop_perm/Z
                                   net (fanout=11)       0.477       5.332         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955
 CLMA_242_120/CECO                 td                    0.132       5.464 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       5.464         ntR1207          
 CLMA_242_124/CECI                                                         f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.464         Logic Levels: 6  
                                                                                   Logic: 1.284ns(42.686%), Route: 1.724ns(57.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.202      22.077         nt_sys_clk       
 CLMA_242_124/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.156      22.233                          
 clock uncertainty                                      -0.050      22.183                          

 Setup time                                             -0.576      21.607                          

 Data required time                                                 21.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.607                          
 Data arrival time                                                   5.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.077
  Launch Clock Delay      :  2.456
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.425       2.456         nt_sys_clk       
 CLMA_222_108/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_222_108/Q0                   tco                   0.221       2.677 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.253       2.930         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt [4]
 CLMA_222_112/Y1                   td                    0.244       3.174 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N37_4/gateop_perm/Z
                                   net (fanout=1)        0.250       3.424         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N68386
 CLMS_222_117/Y0                   td                    0.150       3.574 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_272/gateop_perm/Z
                                   net (fanout=17)       0.285       3.859         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/_N68610
 CLMA_226_112/Y0                   td                    0.162       4.021 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/dri_cnt[8:0]_246/gateop_perm/Z
                                   net (fanout=7)        0.284       4.305         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N269
 CLMA_230_104/Y1                   td                    0.224       4.529 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N14_9/gateop_perm/Z
                                   net (fanout=4)        0.175       4.704         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N2093 [4]
 CLMA_230_109/Y1                   td                    0.151       4.855 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955/gateop_perm/Z
                                   net (fanout=11)       0.477       5.332         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1955
 CLMA_242_120/CECO                 td                    0.132       5.464 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       5.464         ntR1207          
 CLMA_242_124/CECI                                                         f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.464         Logic Levels: 6  
                                                                                   Logic: 1.284ns(42.686%), Route: 1.724ns(57.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.202      22.077         nt_sys_clk       
 CLMA_242_124/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/addr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.156      22.233                          
 clock uncertainty                                      -0.050      22.183                          

 Setup time                                             -0.576      21.607                          

 Data required time                                                 21.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.607                          
 Data arrival time                                                   5.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec[17]/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_1d[17]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.603
  Launch Clock Delay      :  2.117
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.242       2.117         nt_sys_clk       
 CLMA_242_96/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec[17]/opit_0_inv/CLK

 CLMA_242_96/Q0                    tco                   0.182       2.299 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec[17]/opit_0_inv/Q
                                   net (fanout=1)        0.379       2.678         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec [17]
 CLMA_230_101/M1                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_1d[17]/opit_0/D

 Data arrival time                                                   2.678         Logic Levels: 0  
                                                                                   Logic: 0.182ns(32.442%), Route: 0.379ns(67.558%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.572       2.603         nt_sys_clk       
 CLMA_230_101/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/freq_rec_1d[17]/opit_0/CLK
 clock pessimism                                        -0.156       2.447                          
 clock uncertainty                                       0.000       2.447                          

 Hold time                                              -0.011       2.436                          

 Data required time                                                  2.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.436                          
 Data arrival time                                                   2.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_rx/receiv_data[0]/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[0]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.279
  Launch Clock Delay      :  2.046
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.171       2.046         nt_sys_clk       
 CLMA_242_100/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/receiv_data[0]/opit_0_inv/CLK

 CLMA_242_100/Q0                   tco                   0.182       2.228 r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/receiv_data[0]/opit_0_inv/Q
                                   net (fanout=2)        0.139       2.367         u_HDMI_top/u_ms72xx_init/iic_dri_rx/receiv_data [0]
 CLMA_242_104/M2                                                           r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[0]/opit_0/D

 Data arrival time                                                   2.367         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.248       2.279         nt_sys_clk       
 CLMA_242_104/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[0]/opit_0/CLK
 clock pessimism                                        -0.156       2.123                          
 clock uncertainty                                       0.000       2.123                          

 Hold time                                              -0.011       2.112                          

 Data required time                                                  2.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.112                          
 Data arrival time                                                   2.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_rx/receiv_data[4]/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.447
  Launch Clock Delay      :  2.046
  Clock Pessimism Removal :  -0.247

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.171       2.046         nt_sys_clk       
 CLMA_242_100/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/receiv_data[4]/opit_0_inv/CLK

 CLMA_242_100/Q1                   tco                   0.184       2.230 r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/receiv_data[4]/opit_0_inv/Q
                                   net (fanout=2)        0.214       2.444         u_HDMI_top/u_ms72xx_init/iic_dri_rx/receiv_data [4]
 CLMA_242_108/M2                                                           r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/D

 Data arrival time                                                   2.444         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.231%), Route: 0.214ns(53.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.416       2.447         nt_sys_clk       
 CLMA_242_108/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/data_out[4]/opit_0/CLK
 clock pessimism                                        -0.247       2.200                          
 clock uncertainty                                       0.000       2.200                          

 Hold time                                              -0.011       2.189                          

 Data required time                                                  2.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.189                          
 Data arrival time                                                   2.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.326

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.914       2.942         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.942 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.925       3.867         ntclkbufg_2      
 CLMA_50_108/CLK                                                           r       u_Camera_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK

 CLMA_50_108/Q1                    tco                   0.223       4.090 f       u_Camera_top/u_cam_data_converter/r0_byte_flag/opit_0/Q
                                   net (fanout=3)        1.217       5.307         u_Camera_top/u_cam_data_converter/r0_byte_flag
                                   td                    0.222       5.529 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.529         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N7903
 CLMA_66_220/COUT                  td                    0.044       5.573 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.573         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N7905
 CLMA_66_224/Y1                    td                    0.383       5.956 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.240       6.196         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [5]
 CLMS_66_221/Y2                    td                    0.150       6.346 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.456       6.802         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_70_224/COUT                  td                    0.387       7.189 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.189         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_70_228/Y1                    td                    0.383       7.572 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.277       7.849         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMA_66_236/C4                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.849         Logic Levels: 5  
                                                                                   Logic: 1.792ns(45.003%), Route: 2.190ns(54.997%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744      44.283         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000      44.283 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.895      45.178         ntclkbufg_2      
 CLMA_66_236/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.326      45.504                          
 clock uncertainty                                      -0.250      45.254                          

 Setup time                                             -0.094      45.160                          

 Data required time                                                 45.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.160                          
 Data arrival time                                                   7.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/WEA
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.914       2.942         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.942 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.925       3.867         ntclkbufg_2      
 CLMS_66_201/CLK                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_66_201/Q0                    tco                   0.221       4.088 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.924       5.012         u_Camera_top/u_cam_data_converter/frame_val_flag
 CLMS_50_117/Y1                    td                    0.244       5.256 f       u_Camera_top/u_cam_data_converter/N4/gateop_perm/Z
                                   net (fanout=8)        1.612       6.868         cam_frame_valid  
 DRM_54_232/WEA[1]                                                         f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/WEA

 Data arrival time                                                   6.868         Logic Levels: 1  
                                                                                   Logic: 0.465ns(15.495%), Route: 2.536ns(84.505%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744      44.283         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000      44.283 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.895      45.178         ntclkbufg_2      
 DRM_54_232/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.337      45.515                          
 clock uncertainty                                      -0.250      45.265                          

 Setup time                                             -0.009      45.256                          

 Data required time                                                 45.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.256                          
 Data arrival time                                                   6.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/WEA
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.621
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.326

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.914       2.942         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.942 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.925       3.867         ntclkbufg_2      
 CLMS_66_201/CLK                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_66_201/Q0                    tco                   0.221       4.088 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.924       5.012         u_Camera_top/u_cam_data_converter/frame_val_flag
 CLMS_50_117/Y1                    td                    0.244       5.256 f       u_Camera_top/u_cam_data_converter/N4/gateop_perm/Z
                                   net (fanout=8)        1.446       6.702         cam_frame_valid  
 DRM_54_252/WEA[1]                                                         f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/WEA

 Data arrival time                                                   6.702         Logic Levels: 1  
                                                                                   Logic: 0.465ns(16.402%), Route: 2.370ns(83.598%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744      44.283         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000      44.283 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       1.005      45.288         ntclkbufg_2      
 DRM_54_252/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.326      45.614                          
 clock uncertainty                                      -0.250      45.364                          

 Setup time                                             -0.009      45.355                          

 Data required time                                                 45.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.355                          
 Data arrival time                                                   6.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/cam_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/L1
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.867
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744       2.616         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.616 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.895       3.511         ntclkbufg_2      
 CLMA_70_200/CLK                                                           r       u_Camera_top/u_cam_data_converter/cam_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_70_200/Q1                    tco                   0.184       3.695 r       u_Camera_top/u_cam_data_converter/cam_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.201       3.896         u_Camera_top/u_cam_data_converter/cam_cnt [2]
 CLMS_66_201/A1                                                            r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.896         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.792%), Route: 0.201ns(52.208%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.914       2.942         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.942 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.925       3.867         ntclkbufg_2      
 CLMS_66_201/CLK                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.337       3.530                          
 clock uncertainty                                       0.200       3.730                          

 Hold time                                              -0.093       3.637                          

 Data required time                                                  3.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.637                          
 Data arrival time                                                   3.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/r0_cam_data[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_Camera_top/u_cam_data_converter/r_cam_data_temp[8]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.867
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744       2.616         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.616 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.895       3.511         ntclkbufg_2      
 CLMS_50_109/CLK                                                           r       u_Camera_top/u_cam_data_converter/r0_cam_data[0]/opit_0_L5Q_perm/CLK

 CLMS_50_109/Q2                    tco                   0.183       3.694 r       u_Camera_top/u_cam_data_converter/r0_cam_data[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.286       3.980         u_Camera_top/u_cam_data_converter/r0_cam_data [0]
 CLMS_50_105/M3                                                            r       u_Camera_top/u_cam_data_converter/r_cam_data_temp[8]/opit_0/D

 Data arrival time                                                   3.980         Logic Levels: 0  
                                                                                   Logic: 0.183ns(39.019%), Route: 0.286ns(60.981%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.914       2.942         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.942 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.925       3.867         ntclkbufg_2      
 CLMS_50_105/CLK                                                           r       u_Camera_top/u_cam_data_converter/r_cam_data_temp[8]/opit_0/CLK
 clock pessimism                                        -0.341       3.526                          
 clock uncertainty                                       0.200       3.726                          

 Hold time                                              -0.011       3.715                          

 Data required time                                                  3.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.715                          
 Data arrival time                                                   3.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.867
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744       2.616         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.616 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.895       3.511         ntclkbufg_2      
 CLMA_66_236/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK

 CLMA_66_236/Q1                    tco                   0.184       3.695 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/Q
                                   net (fanout=1)        0.287       3.982         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr1 [4]
 CLMS_66_229/M0                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/D

 Data arrival time                                                   3.982         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.066%), Route: 0.287ns(60.934%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.914       2.942         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.942 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.925       3.867         ntclkbufg_2      
 CLMS_66_229/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/CLK
 clock pessimism                                        -0.341       3.526                          
 clock uncertainty                                       0.200       3.726                          

 Hold time                                              -0.011       3.715                          

 Data required time                                                  3.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.715                          
 Data arrival time                                                   3.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/CLK
Endpoint    : yuv_rgb_inst/img_v_r1[31]/opit_0_A2Q21/Cin
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.925       3.377         ntclkbufg_1      
 CLMS_198_177/CLK                                                          r       vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/CLK

 CLMS_198_177/Y2                   tco                   0.283       3.660 f       vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/Q
                                   net (fanout=33)       0.271       3.931         hdmi_yuv_deo     
 CLMA_202_172/Y3                   td                    0.162       4.093 r       yuv_rgb_inst/N18_maj4/gateop_perm/Z
                                   net (fanout=2)        0.262       4.355         yuv_rgb_inst/_N556
                                   td                    0.365       4.720 f       yuv_rgb_inst/N20_2_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.720         yuv_rgb_inst/_N7817
 CLMA_202_164/Y3                   td                    0.365       5.085 f       yuv_rgb_inst/N20_2_2/gateop_A2/Y1
                                   net (fanout=2)        0.383       5.468         yuv_rgb_inst/N20 [7]
 APM_206_140/P[22]                 td                    1.984       7.452 f       yuv_rgb_inst/N47_m1/gopapm/P[22]
                                   net (fanout=1)        0.407       7.859         yuv_rgb_inst/_N65
                                   td                    0.251       8.110 f       yuv_rgb_inst/img_v_r1[23]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.110         yuv_rgb_inst/_N6535
 CLMS_202_153/COUT                 td                    0.044       8.154 r       yuv_rgb_inst/img_v_r1[25]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.154         yuv_rgb_inst/_N6537
                                   td                    0.044       8.198 r       yuv_rgb_inst/img_v_r1[27]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.198         yuv_rgb_inst/_N6539
 CLMS_202_157/COUT                 td                    0.044       8.242 r       yuv_rgb_inst/img_v_r1[29]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.242         yuv_rgb_inst/_N6541
 CLMS_202_161/CIN                                                          r       yuv_rgb_inst/img_v_r1[31]/opit_0_A2Q21/Cin

 Data arrival time                                                   8.242         Logic Levels: 5  
                                                                                   Logic: 3.542ns(72.806%), Route: 1.323ns(27.194%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.895       9.908         ntclkbufg_1      
 CLMS_202_161/CLK                                                          r       yuv_rgb_inst/img_v_r1[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                             -0.132       9.910                          

 Data required time                                                  9.910                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.910                          
 Data arrival time                                                   8.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : vip_rgb888_ycbcr444_inst/N3/gopapm/X[1]
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.489
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      1.037       3.489         ntclkbufg_1      
 DRM_82_272/CLKB[0]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_82_272/QB0[1]                 tco                   1.780       5.269 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/QB0[1]
                                   net (fanout=1)        0.924       6.193         fifo_rd_data[17] 
 CLMS_102_201/Y3                   td                    0.151       6.344 f       vip_rgb888_ycbcr444_inst/img_red_r2[10]/opit_0_L5Q_perm/Z
                                   net (fanout=2)        0.272       6.616         hdmi_mux_data[17]
 APM_106_192/X[1]                                                          f       vip_rgb888_ycbcr444_inst/N3/gopapm/X[1]

 Data arrival time                                                   6.616         Logic Levels: 1  
                                                                                   Logic: 1.931ns(61.752%), Route: 1.196ns(38.248%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.895       9.908         ntclkbufg_1      
 APM_106_192/CLK                                                           r       vip_rgb888_ycbcr444_inst/N3/gopapm/CLK
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Setup time                                             -1.731       8.300                          

 Data required time                                                  8.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.300                          
 Data arrival time                                                   6.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.684                          
====================================================================================================

====================================================================================================

Startpoint  : vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/CLK
Endpoint    : yuv_rgb_inst/img_u_r1[31]/opit_0_A2Q21/Cin
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.925       3.377         ntclkbufg_1      
 CLMS_198_177/CLK                                                          r       vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/CLK

 CLMS_198_177/Y2                   tco                   0.283       3.660 f       vip_rgb888_ycbcr444_inst/per_img_deo_r[2]/opit_0/Q
                                   net (fanout=33)       0.264       3.924         hdmi_yuv_deo     
 CLMA_194_172/Y1                   td                    0.162       4.086 r       vip_rgb888_ycbcr444_inst/N90[5]/gateop/Z
                                   net (fanout=1)        0.072       4.158         hdmi_yuv_data[13]
                                   td                    0.368       4.526 f       yuv_rgb_inst/N32_2_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.526         yuv_rgb_inst/_N7974
 CLMA_194_173/Y3                   td                    0.365       4.891 f       yuv_rgb_inst/N32_2_2/gateop_A2/Y1
                                   net (fanout=2)        0.469       5.360         yuv_rgb_inst/N32 [7]
 APM_206_152/P[23]                 td                    1.984       7.344 f       yuv_rgb_inst/N59_m1/gopapm/P[23]
                                   net (fanout=1)        0.496       7.840         yuv_rgb_inst/_N100
                                   td                    0.250       8.090 f       yuv_rgb_inst/img_u_r1[23]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.090         yuv_rgb_inst/_N6550
 CLMA_198_168/COUT                 td                    0.044       8.134 r       yuv_rgb_inst/img_u_r1[25]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.134         yuv_rgb_inst/_N6552
                                   td                    0.044       8.178 r       yuv_rgb_inst/img_u_r1[27]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.178         yuv_rgb_inst/_N6554
 CLMA_198_172/COUT                 td                    0.044       8.222 r       yuv_rgb_inst/img_u_r1[29]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.222         yuv_rgb_inst/_N6556
 CLMA_198_176/CIN                                                          r       yuv_rgb_inst/img_u_r1[31]/opit_0_A2Q21/Cin

 Data arrival time                                                   8.222         Logic Levels: 5  
                                                                                   Logic: 3.544ns(73.148%), Route: 1.301ns(26.852%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.895       9.908         ntclkbufg_1      
 CLMA_198_176/CLK                                                          r       yuv_rgb_inst/img_u_r1[31]/opit_0_A2Q21/CLK
 clock pessimism                                         0.188      10.096                          
 clock uncertainty                                      -0.050      10.046                          

 Setup time                                             -0.132       9.914                          

 Data required time                                                  9.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.914                          
 Data arrival time                                                   8.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_h_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_valid/opit_0_inv_L5Q_perm/L4
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.895       3.174         ntclkbufg_1      
 CLMA_126_156/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_h_valid/opit_0_inv_L5Q_perm/CLK

 CLMA_126_156/Q0                   tco                   0.179       3.353 f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_h_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.412         u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_h_valid
 CLMA_126_156/B4                                                           f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_valid/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.925       3.377         ntclkbufg_1      
 CLMA_126_156/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_valid/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                              -0.029       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : yuv_rgb_inst/img_g_r1[3]/opit_0/CLK
Endpoint    : hdmi_tx_data[23:0]_1[11]/opit_0_inv/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.895       3.174         ntclkbufg_1      
 CLMA_210_144/CLK                                                          r       yuv_rgb_inst/img_g_r1[3]/opit_0/CLK

 CLMA_210_144/Q2                   tco                   0.183       3.357 r       yuv_rgb_inst/img_g_r1[3]/opit_0/Q
                                   net (fanout=1)        0.137       3.494         yuv_rgb_inst/img_g_r1 [3]
 CLMS_214_145/CD                                                           r       hdmi_tx_data[23:0]_1[11]/opit_0_inv/D

 Data arrival time                                                   3.494         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.188%), Route: 0.137ns(42.812%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.925       3.377         ntclkbufg_1      
 CLMS_214_145/CLK                                                          r       hdmi_tx_data[23:0]_1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.034       3.227                          

 Data required time                                                  3.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.227                          
 Data arrival time                                                   3.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_1[1]/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_0[1]/opit_0_inv/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.895       3.174         ntclkbufg_1      
 CLMA_118_168/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_1[1]/opit_0_inv/CLK

 CLMA_118_168/Q3                   tco                   0.178       3.352 f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_1[1]/opit_0_inv/Q
                                   net (fanout=2)        0.131       3.483         u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_1 [1]
 CLMA_118_168/CD                                                           f       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_0[1]/opit_0_inv/D

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.605%), Route: 0.131ns(42.395%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.925       3.377         ntclkbufg_1      
 CLMA_118_168/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/u_bilinear_calculator/r_frame_r_0[1]/opit_0_inv/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                               0.040       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/opit_0_inv_MUX8TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.925       6.736         ntclkbufg_0      
 CLMA_94_224/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK

 CLMA_94_224/Q1                    tco                   0.223       6.959 f       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.250       7.209         u_DDR3_interface_top/u_simplified_AXI/r_input_source [1]
 CLMA_94_220/Y2                    td                    0.379       7.588 f       u_DDR3_interface_top/u_simplified_AXI/N734_23/gateop_perm/Z
                                   net (fanout=43)       0.604       8.192         u_DDR3_interface_top/u_simplified_AXI/_N69436
 CLMA_90_196/C1                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/opit_0_inv_MUX8TO1Q/I1

 Data arrival time                                                   8.192         Logic Levels: 1  
                                                                                   Logic: 0.602ns(41.346%), Route: 0.854ns(58.654%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.918      11.453         ntclkbufg_0      
 CLMA_90_196/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.176      11.213                          

 Data required time                                                 11.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.213                          
 Data arrival time                                                   8.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/opit_0_inv_MUX8TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.925       6.736         ntclkbufg_0      
 CLMA_94_224/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK

 CLMA_94_224/Q1                    tco                   0.223       6.959 f       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.250       7.209         u_DDR3_interface_top/u_simplified_AXI/r_input_source [1]
 CLMA_94_220/Y2                    td                    0.379       7.588 f       u_DDR3_interface_top/u_simplified_AXI/N734_23/gateop_perm/Z
                                   net (fanout=43)       0.587       8.175         u_DDR3_interface_top/u_simplified_AXI/_N69436
 CLMA_66_204/C1                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/opit_0_inv_MUX8TO1Q/I1

 Data arrival time                                                   8.175         Logic Levels: 1  
                                                                                   Logic: 0.602ns(41.835%), Route: 0.837ns(58.165%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.918      11.453         ntclkbufg_0      
 CLMA_66_204/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.176      11.213                          

 Data required time                                                 11.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.213                          
 Data arrival time                                                   8.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[9]/opit_0_inv_MUX8TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.925       6.736         ntclkbufg_0      
 CLMA_94_224/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/CLK

 CLMA_94_224/Q1                    tco                   0.223       6.959 f       u_DDR3_interface_top/u_simplified_AXI/r_input_source[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.250       7.209         u_DDR3_interface_top/u_simplified_AXI/r_input_source [1]
 CLMA_94_220/Y2                    td                    0.379       7.588 f       u_DDR3_interface_top/u_simplified_AXI/N734_23/gateop_perm/Z
                                   net (fanout=43)       0.571       8.159         u_DDR3_interface_top/u_simplified_AXI/_N69436
 CLMA_66_204/A1                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[9]/opit_0_inv_MUX8TO1Q/I1

 Data arrival time                                                   8.159         Logic Levels: 1  
                                                                                   Logic: 0.602ns(42.305%), Route: 0.821ns(57.695%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.918      11.453         ntclkbufg_0      
 CLMA_66_204/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[9]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.176      11.213                          

 Data required time                                                 11.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.213                          
 Data arrival time                                                   8.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.054                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.895       6.387         ntclkbufg_0      
 CLMS_70_161/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMS_70_161/Q0                    tco                   0.182       6.569 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.062       6.631         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_70_161/A1                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   6.631         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.925       6.736         ntclkbufg_0      
 CLMS_70_161/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.093       6.494                          

 Data required time                                                  6.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.494                          
 Data arrival time                                                   6.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.895       6.387         ntclkbufg_0      
 CLMA_90_245/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK

 CLMA_90_245/Q3                    tco                   0.182       6.569 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/Q
                                   net (fanout=1)        0.278       6.847         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/rwptr1 [7]
 CLMA_98_244/M1                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/D

 Data arrival time                                                   6.847         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.565%), Route: 0.278ns(60.435%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.925       6.736         ntclkbufg_0      
 CLMA_98_244/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video2/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                              -0.011       6.595                          

 Data required time                                                  6.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.595                          
 Data arrival time                                                   6.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[19]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[19]/opit_0_inv_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.895       6.387         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[19]/opit_0_inv/CLK

 CLMS_46_221/Q3                    tco                   0.182       6.569 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[19]/opit_0_inv/Q
                                   net (fanout=1)        0.196       6.765         u_DDR3_interface_top/u_ddr3_interface/dfi_wrdata [19]
 CLMS_42_221/A1                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[19]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.765         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.148%), Route: 0.196ns(51.852%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.925       6.736         ntclkbufg_0      
 CLMS_42_221/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                              -0.093       6.513                          

 Data required time                                                  6.513                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.513                          
 Data arrival time                                                   6.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_2_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3
Path Group  : cam_2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       2.450 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.925       3.375         ntclkbufg_3      
 CLMA_58_169/CLK                                                           r       u_Camera_2_top/u_cam_data_converter/r0_byte_flag/opit_0/CLK

 CLMA_58_169/Q0                    tco                   0.221       3.596 f       u_Camera_2_top/u_cam_data_converter/r0_byte_flag/opit_0/Q
                                   net (fanout=3)        0.431       4.027         u_Camera_2_top/u_cam_data_converter/r0_byte_flag
                                   td                    0.222       4.249 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.249         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N7187
 CLMA_58_205/COUT                  td                    0.044       4.293 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.293         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N7189
                                   td                    0.044       4.337 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.337         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N7191
 CLMA_58_209/Y3                    td                    0.387       4.724 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.241       4.965         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [7]
 CLMA_62_204/Y1                    td                    0.151       5.116 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.352       5.468         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_62_209/COUT                  td                    0.391       5.859 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.859         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMS_62_213/Y1                    td                    0.366       6.225 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.272       6.497         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMS_62_205/D3                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.497         Logic Levels: 5  
                                                                                   Logic: 1.826ns(58.488%), Route: 1.296ns(41.512%)
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                         41.667      41.667 r                        
 T12                                                     0.000      41.667 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076      41.743         cam_2_pclk       
 IOBD_169_0/DIN                    td                    0.735      42.478 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.478         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      42.516 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      43.944         _N20             
 USCM_84_109/CLK_USCM              td                    0.000      43.944 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.895      44.839         ntclkbufg_3      
 CLMS_62_205/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184      45.023                          
 clock uncertainty                                      -0.050      44.973                          

 Setup time                                             -0.287      44.686                          

 Data required time                                                 44.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.686                          
 Data arrival time                                                   6.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIA[2]
Path Group  : cam_2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       2.450 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.925       3.375         ntclkbufg_3      
 CLMS_62_201/CLK                                                           r       u_Camera_2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_62_201/Q0                    tco                   0.221       3.596 f       u_Camera_2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.878       4.474         u_Camera_2_top/u_cam_data_converter/frame_val_flag
 CLMS_62_153/Y1                    td                    0.151       4.625 f       u_Camera_2_top/u_cam_data_converter/N5[14]/gateop_perm/Z
                                   net (fanout=1)        1.025       5.650         cam_2_frame_data[14]
 DRM_54_212/DA1[2]                                                         f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/DIA[2]

 Data arrival time                                                   5.650         Logic Levels: 1  
                                                                                   Logic: 0.372ns(16.352%), Route: 1.903ns(83.648%)
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                         41.667      41.667 r                        
 T12                                                     0.000      41.667 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076      41.743         cam_2_pclk       
 IOBD_169_0/DIN                    td                    0.735      42.478 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.478         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      42.516 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      43.944         _N20             
 USCM_84_109/CLK_USCM              td                    0.000      43.944 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.895      44.839         ntclkbufg_3      
 DRM_54_212/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.184      45.023                          
 clock uncertainty                                      -0.050      44.973                          

 Setup time                                              0.021      44.994                          

 Data required time                                                 44.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.994                          
 Data arrival time                                                   5.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        39.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/DIA[1]
Path Group  : cam_2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       2.450 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.925       3.375         ntclkbufg_3      
 CLMS_62_201/CLK                                                           r       u_Camera_2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMS_62_201/Q0                    tco                   0.221       3.596 f       u_Camera_2_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.890       4.486         u_Camera_2_top/u_cam_data_converter/frame_val_flag
 CLMS_62_141/Y1                    td                    0.244       4.730 f       u_Camera_2_top/u_cam_data_converter/N5[8]/gateop_perm/Z
                                   net (fanout=1)        0.833       5.563         cam_2_frame_data[8]
 DRM_54_192/DA1[1]                                                         f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/DIA[1]

 Data arrival time                                                   5.563         Logic Levels: 1  
                                                                                   Logic: 0.465ns(21.252%), Route: 1.723ns(78.748%)
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                         41.667      41.667 r                        
 T12                                                     0.000      41.667 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076      41.743         cam_2_pclk       
 IOBD_169_0/DIN                    td                    0.735      42.478 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.478         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      42.516 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      43.944         _N20             
 USCM_84_109/CLK_USCM              td                    0.000      43.944 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.895      44.839         ntclkbufg_3      
 DRM_54_192/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                         0.184      45.023                          
 clock uncertainty                                      -0.050      44.973                          

 Setup time                                              0.021      44.994                          

 Data required time                                                 44.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.994                          
 Data arrival time                                                   5.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        39.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : cam_2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       2.277 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.895       3.172         ntclkbufg_3      
 CLMA_58_205/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_205/Q3                    tco                   0.182       3.354 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=11)       0.225       3.579         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/wr_addr [3]
 DRM_54_192/ADA0[5]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   3.579         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.717%), Route: 0.225ns(55.283%)
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       2.450 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.925       3.375         ntclkbufg_3      
 DRM_54_192/CLKA[0]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.000       3.191                          

 Hold time                                               0.166       3.357                          

 Data required time                                                  3.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.357                          
 Data arrival time                                                   3.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRA[5]
Path Group  : cam_2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       2.277 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.895       3.172         ntclkbufg_3      
 CLMA_58_205/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_205/Q3                    tco                   0.182       3.354 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=11)       0.225       3.579         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/wr_addr [3]
 DRM_54_192/ADA1[5]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRA[5]

 Data arrival time                                                   3.579         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.717%), Route: 0.225ns(55.283%)
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       2.450 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.925       3.375         ntclkbufg_3      
 DRM_54_192/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.000       3.191                          

 Hold time                                               0.166       3.357                          

 Data required time                                                  3.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.357                          
 Data arrival time                                                   3.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRA[4]
Path Group  : cam_2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.277         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       2.277 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.895       3.172         ntclkbufg_3      
 CLMA_58_205/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_58_205/Q2                    tco                   0.183       3.355 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.227       3.582         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/wr_addr [2]
 DRM_54_192/ADA1[4]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/ADDRA[4]

 Data arrival time                                                   3.582         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.634%), Route: 0.227ns(55.366%)
----------------------------------------------------------------------------------------------------

 Clock cam_2_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cam_2_pclk (port)
                                   net (fanout=1)        0.076       0.076         cam_2_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cam_2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cam_2_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cam_2_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.450         _N20             
 USCM_84_109/CLK_USCM              td                    0.000       2.450 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=75)       0.925       3.375         ntclkbufg_3      
 DRM_54_192/CLKA[1]                                                        r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.000       3.191                          

 Hold time                                               0.166       3.357                          

 Data required time                                                  3.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.357                          
 Data arrival time                                                   3.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_110_144/CLK                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_110_144/Q0                   tco                   0.223       3.590 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=545)      1.038       4.628         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
 CLMA_74_116/RSCO                  td                    0.113       4.741 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.741         ntR144           
 CLMA_74_120/RSCO                  td                    0.113       4.854 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[2]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=1)        0.000       4.854         ntR143           
 CLMA_74_124/RSCO                  td                    0.113       4.967 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       4.967         ntR142           
 CLMA_74_128/RSCO                  td                    0.113       5.080 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[31]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.080         ntR141           
 CLMA_74_132/RSCO                  td                    0.113       5.193 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.193         ntR140           
 CLMA_74_136/RSCO                  td                    0.113       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.306         ntR139           
 CLMA_74_140/RSCO                  td                    0.113       5.419 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.419         ntR138           
 CLMA_74_144/RSCO                  td                    0.113       5.532 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[32]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.532         ntR137           
 CLMA_74_148/RSCO                  td                    0.113       5.645 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.645         ntR136           
 CLMA_74_152/RSCO                  td                    0.113       5.758 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.758         ntR135           
 CLMA_74_156/RSCO                  td                    0.113       5.871 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[32]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.871         ntR134           
 CLMA_74_160/RSCO                  td                    0.113       5.984 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rdy/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.984         ntR133           
 CLMA_74_164/RSCO                  td                    0.113       6.097 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.097         ntR132           
 CLMA_74_168/RSCO                  td                    0.113       6.210 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.210         ntR131           
 CLMA_74_172/RSCO                  td                    0.113       6.323 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.323         ntR130           
 CLMA_74_176/RSCO                  td                    0.113       6.436 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.436         ntR129           
 CLMA_74_180/RSCO                  td                    0.113       6.549 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.549         ntR128           
 CLMA_74_184/RSCO                  td                    0.113       6.662 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.662         ntR127           
 CLMA_74_192/RSCO                  td                    0.113       6.775 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.775         ntR126           
 CLMA_74_196/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.775         Logic Levels: 19 
                                                                                   Logic: 2.370ns(69.542%), Route: 1.038ns(30.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_74_196/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_110_144/CLK                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_110_144/Q0                   tco                   0.223       3.590 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=545)      1.038       4.628         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
 CLMA_74_116/RSCO                  td                    0.113       4.741 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.741         ntR144           
 CLMA_74_120/RSCO                  td                    0.113       4.854 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[2]/opit_0_inv_L5Q/RSOUT
                                   net (fanout=1)        0.000       4.854         ntR143           
 CLMA_74_124/RSCO                  td                    0.113       4.967 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       4.967         ntR142           
 CLMA_74_128/RSCO                  td                    0.113       5.080 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[31]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.080         ntR141           
 CLMA_74_132/RSCO                  td                    0.113       5.193 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.193         ntR140           
 CLMA_74_136/RSCO                  td                    0.113       5.306 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[31]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.306         ntR139           
 CLMA_74_140/RSCO                  td                    0.113       5.419 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       5.419         ntR138           
 CLMA_74_144/RSCO                  td                    0.113       5.532 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[32]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.532         ntR137           
 CLMA_74_148/RSCO                  td                    0.113       5.645 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.645         ntR136           
 CLMA_74_152/RSCO                  td                    0.113       5.758 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.758         ntR135           
 CLMA_74_156/RSCO                  td                    0.113       5.871 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[32]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.871         ntR134           
 CLMA_74_160/RSCO                  td                    0.113       5.984 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rdy/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.984         ntR133           
 CLMA_74_164/RSCO                  td                    0.113       6.097 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/user_addr_d[21]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.097         ntR132           
 CLMA_74_168/RSCO                  td                    0.113       6.210 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.210         ntR131           
 CLMA_74_172/RSCO                  td                    0.113       6.323 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.323         ntR130           
 CLMA_74_176/RSCO                  td                    0.113       6.436 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.436         ntR129           
 CLMA_74_180/RSCO                  td                    0.113       6.549 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[5][9]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.549         ntR128           
 CLMA_74_184/RSCO                  td                    0.113       6.662 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.662         ntR127           
 CLMA_74_192/RSCO                  td                    0.113       6.775 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.775         ntR126           
 CLMA_74_196/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.775         Logic Levels: 19 
                                                                                   Logic: 2.370ns(69.542%), Route: 1.038ns(30.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_74_196/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_110_144/CLK                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_110_144/Q0                   tco                   0.223       3.590 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=545)      0.971       4.561         u_DDR3_interface_top/u_ddr3_interface/ddr_rstn
 CLMA_70_120/RSCO                  td                    0.113       4.674 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.674         ntR368           
 CLMA_70_124/RSCO                  td                    0.113       4.787 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[12]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       4.787         ntR367           
 CLMA_70_128/RSCO                  td                    0.113       4.900 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[26]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.900         ntR366           
 CLMA_70_132/RSCO                  td                    0.113       5.013 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_l[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.013         ntR365           
 CLMA_70_136/RSCO                  td                    0.113       5.126 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[31]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.126         ntR364           
 CLMA_70_140/RSCO                  td                    0.113       5.239 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[40]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.239         ntR363           
 CLMA_70_144/RSCO                  td                    0.113       5.352 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[24]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.352         ntR362           
 CLMA_70_148/RSCO                  td                    0.113       5.465 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[21]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.465         ntR361           
 CLMA_70_152/RSCO                  td                    0.113       5.578 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[28]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.578         ntR360           
 CLMA_70_156/RSCO                  td                    0.113       5.691 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/data_out[1]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.691         ntR359           
 CLMA_70_160/RSCO                  td                    0.113       5.804 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.804         ntR358           
 CLMA_70_164/RSCO                  td                    0.113       5.917 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.syn_rempty/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=3)        0.000       5.917         ntR357           
 CLMA_70_168/RSCO                  td                    0.113       6.030 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.030         ntR356           
 CLMA_70_172/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.030         Logic Levels: 13 
                                                                                   Logic: 1.692ns(63.537%), Route: 0.971ns(36.463%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_70_172/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                           0.000      23.298                          

 Data required time                                                 23.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.298                          
 Data arrival time                                                   6.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_3/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.373
  Launch Clock Delay      :  2.110
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.235       2.110         nt_sys_clk       
 CLMS_218_129/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK

 CLMS_218_129/Q0                   tco                   0.182       2.292 r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/Q
                                   net (fanout=53)       0.389       2.681         u_HDMI_top/u_ms72xx_init/rst_n
 CLMS_226_101/RSCO                 td                    0.092       2.773 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       2.773         ntR1065          
 CLMS_226_105/RSCI                                                         f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_3/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.773         Logic Levels: 1  
                                                                                   Logic: 0.274ns(41.327%), Route: 0.389ns(58.673%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.342       2.373         nt_sys_clk       
 CLMS_226_105/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.156       2.217                          
 clock uncertainty                                       0.000       2.217                          

 Removal time                                            0.000       2.217                          

 Data required time                                                  2.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.217                          
 Data arrival time                                                   2.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_4/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.373
  Launch Clock Delay      :  2.110
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.235       2.110         nt_sys_clk       
 CLMS_218_129/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK

 CLMS_218_129/Q0                   tco                   0.182       2.292 r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/Q
                                   net (fanout=53)       0.389       2.681         u_HDMI_top/u_ms72xx_init/rst_n
 CLMS_226_101/RSCO                 td                    0.092       2.773 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       2.773         ntR1065          
 CLMS_226_105/RSCI                                                         f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_4/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.773         Logic Levels: 1  
                                                                                   Logic: 0.274ns(41.327%), Route: 0.389ns(58.673%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.342       2.373         nt_sys_clk       
 CLMS_226_105/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.156       2.217                          
 clock uncertainty                                       0.000       2.217                          

 Removal time                                            0.000       2.217                          

 Data required time                                                  2.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.217                          
 Data arrival time                                                   2.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_0/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.500
  Launch Clock Delay      :  2.110
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.235       2.110         nt_sys_clk       
 CLMS_218_129/CLK                                                          r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/CLK

 CLMS_218_129/Q0                   tco                   0.182       2.292 r       u_HDMI_top/u_ms72xx_init/rst_n/opit_0/Q
                                   net (fanout=53)       0.462       2.754         u_HDMI_top/u_ms72xx_init/rst_n
 CLMA_230_105/RS                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_0/opit_0_inv/RS

 Data arrival time                                                   2.754         Logic Levels: 0  
                                                                                   Logic: 0.182ns(28.261%), Route: 0.462ns(71.739%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=290)      1.469       2.500         nt_sys_clk       
 CLMA_230_105/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/state_0/opit_0_inv/CLK
 clock pessimism                                        -0.156       2.344                          
 clock uncertainty                                       0.000       2.344                          

 Removal time                                           -0.187       2.157                          

 Data required time                                                  2.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.157                          
 Data arrival time                                                   2.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.597                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.925       3.377         ntclkbufg_1      
 CLMS_122_157/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK

 CLMS_122_157/Q3                   tco                   0.220       3.597 f       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.797       4.394         u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs
 CLMA_138_117/Y0                   td                    0.150       4.544 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.717       5.261         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_68/RSTA[0]                                                        f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.261         Logic Levels: 1  
                                                                                   Logic: 0.370ns(19.639%), Route: 1.514ns(80.361%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.895       9.908         ntclkbufg_1      
 DRM_142_68/CLKA[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Recovery time                                          -0.088       9.943                          

 Data required time                                                  9.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.943                          
 Data arrival time                                                   5.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.925       3.377         ntclkbufg_1      
 CLMS_122_157/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK

 CLMS_122_157/Q3                   tco                   0.220       3.597 f       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.797       4.394         u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs
 CLMA_138_117/Y0                   td                    0.150       4.544 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.717       5.261         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_68/RSTB[0]                                                        f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.261         Logic Levels: 1  
                                                                                   Logic: 0.370ns(19.639%), Route: 1.514ns(80.361%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.895       9.908         ntclkbufg_1      
 DRM_142_68/CLKB[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Recovery time                                          -0.064       9.967                          

 Data required time                                                  9.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.967                          
 Data arrival time                                                   5.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.925       3.377         ntclkbufg_1      
 CLMS_122_157/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/CLK

 CLMS_122_157/Q3                   tco                   0.220       3.597 f       u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.797       4.394         u_Video_processing_top/u_bilinear_interpolation/r1_frame_i_vs
 CLMA_138_117/Y0                   td                    0.150       4.544 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.489       5.033         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_88/RSTA[0]                                                        f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.033         Logic Levels: 1  
                                                                                   Logic: 0.370ns(22.343%), Route: 1.286ns(77.657%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.895       9.908         ntclkbufg_1      
 DRM_142_88/CLKA[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Recovery time                                          -0.088       9.943                          

 Data required time                                                  9.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.943                          
 Data arrival time                                                   5.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.895       3.174         ntclkbufg_1      
 CLMA_138_104/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK

 CLMA_138_104/Q0                   tco                   0.182       3.356 r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.236       3.592         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
 CLMA_138_117/Y0                   td                    0.187       3.779 f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.212       3.991         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_108/RSTB[0]                                                       f       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   3.991         Logic Levels: 1  
                                                                                   Logic: 0.369ns(45.165%), Route: 0.448ns(54.835%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.925       3.377         ntclkbufg_1      
 DRM_142_108/CLKB[0]                                                       r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.018       3.175                          

 Data required time                                                  3.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.175                          
 Data arrival time                                                   3.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.816                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.895       3.174         ntclkbufg_1      
 CLMA_138_104/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK

 CLMA_138_104/Q0                   tco                   0.182       3.356 r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.236       3.592         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
 CLMA_138_117/Y0                   td                    0.184       3.776 r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.192       3.968         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_108/RSTA[0]                                                       r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.968         Logic Levels: 1  
                                                                                   Logic: 0.366ns(46.096%), Route: 0.428ns(53.904%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.925       3.377         ntclkbufg_1      
 DRM_142_108/CLKA[0]                                                       r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.835                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK
Endpoint    : u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.895       3.174         ntclkbufg_1      
 CLMA_138_104/CLK                                                          r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/CLK

 CLMA_138_104/Q0                   tco                   0.182       3.356 r       u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs/opit_0_inv/Q
                                   net (fanout=7)        0.236       3.592         u_Video_processing_top/u_bilinear_interpolation/r0_frame_i_vs
 CLMA_138_117/Y0                   td                    0.184       3.776 r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1/gateop_perm/Z
                                   net (fanout=6)        0.386       4.162         u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/N1
 DRM_142_88/RSTA[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.162         Logic Levels: 1  
                                                                                   Logic: 0.366ns(37.045%), Route: 0.622ns(62.955%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N19             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=583)      0.925       3.377         ntclkbufg_1      
 DRM_142_88/CLKA[0]                                                        r       u_Video_processing_top/u_bilinear_interpolation/u_image_2x2/u_s_d_ram_2048x24/U_ipml_sdpram_s_d_ram_2048x24/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   4.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[21]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.037       6.848         ntclkbufg_0      
 CLMA_98_272/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_98_272/Q0                    tco                   0.221       7.069 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=12)       0.590       7.659         nt_led2          
 CLMS_78_241/Y2                    td                    0.264       7.923 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=74)       1.088       9.011         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_90_185/RSCO                  td                    0.113       9.124 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.124         ntR99            
 CLMA_90_193/RSCO                  td                    0.113       9.237 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.237         ntR98            
 CLMA_90_197/RSCO                  td                    0.113       9.350 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[19]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.350         ntR97            
 CLMA_90_201/RSCO                  td                    0.113       9.463 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[23]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.463         ntR96            
 CLMA_90_205/RSCO                  td                    0.113       9.576 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.576         ntR95            
 CLMA_90_209/RSCO                  td                    0.113       9.689 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video2_rst[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.689         ntR94            
 CLMA_90_213/RSCO                  td                    0.113       9.802 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.802         ntR93            
 CLMA_90_217/RSCO                  td                    0.113       9.915 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.915         ntR92            
 CLMA_90_221/RSCO                  td                    0.113      10.028 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000      10.028         ntR91            
 CLMA_90_225/RSCI                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[21]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  10.028         Logic Levels: 10 
                                                                                   Logic: 1.502ns(47.233%), Route: 1.678ns(52.767%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.918      11.453         ntclkbufg_0      
 CLMA_90_225/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[21]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.276      11.729                          
 clock uncertainty                                      -0.350      11.379                          

 Recovery time                                           0.000      11.379                          

 Data required time                                                 11.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.379                          
 Data arrival time                                                  10.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.037       6.848         ntclkbufg_0      
 CLMA_98_272/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_98_272/Q0                    tco                   0.221       7.069 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=12)       0.590       7.659         nt_led2          
 CLMS_78_241/Y2                    td                    0.264       7.923 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=74)       1.088       9.011         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_90_185/RSCO                  td                    0.113       9.124 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.124         ntR99            
 CLMA_90_193/RSCO                  td                    0.113       9.237 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.237         ntR98            
 CLMA_90_197/RSCO                  td                    0.113       9.350 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[19]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.350         ntR97            
 CLMA_90_201/RSCO                  td                    0.113       9.463 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[23]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.463         ntR96            
 CLMA_90_205/RSCO                  td                    0.113       9.576 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.576         ntR95            
 CLMA_90_209/RSCO                  td                    0.113       9.689 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video2_rst[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.689         ntR94            
 CLMA_90_213/RSCO                  td                    0.113       9.802 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.802         ntR93            
 CLMA_90_217/RSCO                  td                    0.113       9.915 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.915         ntR92            
 CLMA_90_221/RSCI                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   9.915         Logic Levels: 9  
                                                                                   Logic: 1.389ns(45.289%), Route: 1.678ns(54.711%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.918      11.453         ntclkbufg_0      
 CLMA_90_221/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[20]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.276      11.729                          
 clock uncertainty                                      -0.350      11.379                          

 Recovery time                                           0.000      11.379                          

 Data required time                                                 11.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.379                          
 Data arrival time                                                   9.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.464                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[11]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.848
  Clock Pessimism Removal :  0.276

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.037       6.848         ntclkbufg_0      
 CLMA_98_272/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_98_272/Q0                    tco                   0.221       7.069 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=12)       0.590       7.659         nt_led2          
 CLMS_78_241/Y2                    td                    0.264       7.923 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=74)       1.088       9.011         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_90_185/RSCO                  td                    0.113       9.124 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.124         ntR99            
 CLMA_90_193/RSCO                  td                    0.113       9.237 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[15]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.237         ntR98            
 CLMA_90_197/RSCO                  td                    0.113       9.350 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[19]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.350         ntR97            
 CLMA_90_201/RSCO                  td                    0.113       9.463 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[23]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.463         ntR96            
 CLMA_90_205/RSCO                  td                    0.113       9.576 f       u_DDR3_interface_top/u_simplified_AXI/r_rd_addr[24]/opit_0_AQ_perm/RSOUT
                                   net (fanout=4)        0.000       9.576         ntR95            
 CLMA_90_209/RSCO                  td                    0.113       9.689 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video2_rst[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.689         ntR94            
 CLMA_90_213/RSCO                  td                    0.113       9.802 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[8]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.802         ntR93            
 CLMA_90_217/RSCI                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[11]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   9.802         Logic Levels: 8  
                                                                                   Logic: 1.276ns(43.196%), Route: 1.678ns(56.804%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.918      11.453         ntclkbufg_0      
 CLMA_90_217/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[11]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.276      11.729                          
 clock uncertainty                                      -0.350      11.379                          

 Recovery time                                           0.000      11.379                          

 Data required time                                                 11.379                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.379                          
 Data arrival time                                                   9.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.577                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.895       6.387         ntclkbufg_0      
 CLMA_22_164/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_22_164/Q3                    tco                   0.182       6.569 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.405       6.974         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_180/RST_TRAINING_N                                                 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.974         Logic Levels: 0  
                                                                                   Logic: 0.182ns(31.005%), Route: 0.405ns(68.995%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.925       6.736         ntclkbufg_0      
 DQSL_6_180/CLK_REGIONAL                                                   r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.007       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.895       6.387         ntclkbufg_0      
 CLMA_22_164/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_22_164/Q3                    tco                   0.182       6.569 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.417       6.986         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_152/RST_TRAINING_N                                                 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.986         Logic Levels: 0  
                                                                                   Logic: 0.182ns(30.384%), Route: 0.417ns(69.616%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.925       6.736         ntclkbufg_0      
 DQSL_6_152/CLK_REGIONAL                                                   r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.007       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.387                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[13]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.895       6.387         ntclkbufg_0      
 CLMS_70_193/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_70_193/Q1                    tco                   0.184       6.571 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=510)      0.342       6.913         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMS_38_193/RSCO                  td                    0.092       7.005 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[125]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       7.005         ntR943           
 CLMS_38_197/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[13]/opit_0_inv/RS

 Data arrival time                                                   7.005         Logic Levels: 1  
                                                                                   Logic: 0.276ns(44.660%), Route: 0.342ns(55.340%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.925       6.736         ntclkbufg_0      
 CLMS_38_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/phy_wrdata[13]/opit_0_inv/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   7.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.925       6.736         ntclkbufg_0      
 CLMS_14_145/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_14_145/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=508)      0.629       7.586         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/calib_done
 CLMS_10_117/Y3                    td                    0.358       7.944 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.871       9.815         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.921 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.921         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      13.150 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      13.246         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  13.246         Logic Levels: 3  
                                                                                   Logic: 3.914ns(60.123%), Route: 2.596ns(39.877%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : led7 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     0.925       6.736         ntclkbufg_0      
 CLMA_110_248/CLK                                                          r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_110_248/Q3                   tco                   0.220       6.956 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       1.520       8.476         nt_led7          
 IOL_47_374/DO                     td                    0.106       8.582 f       led7_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.582         led7_obuf/ntO    
 IOBD_44_376/PAD                   td                    3.238      11.820 f       led7_obuf/opit_0/O
                                   net (fanout=1)        0.039      11.859         led7             
 F7                                                                        f       led7 (port)      

 Data arrival time                                                  11.859         Logic Levels: 2  
                                                                                   Logic: 3.564ns(69.569%), Route: 1.559ns(30.431%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : led2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N21             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4309)     1.037       6.848         ntclkbufg_0      
 CLMA_98_272/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_98_272/Q0                    tco                   0.221       7.069 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=12)       1.289       8.358         nt_led2          
 IOL_19_373/DO                     td                    0.106       8.464 f       led2_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.464         led2_obuf/ntO    
 IOBS_TB_17_376/PAD                td                    3.238      11.702 f       led2_obuf/opit_0/O
                                   net (fanout=1)        0.107      11.809         led2             
 A2                                                                        f       led2 (port)      

 Data arrival time                                                  11.809         Logic Levels: 2  
                                                                                   Logic: 3.565ns(71.861%), Route: 1.396ns(28.139%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[31] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 f       mem_dq[31] (port)
                                   net (fanout=1)        0.094       0.094         nt_mem_dq[31]    
 IOBS_LR_0_264/DIN                 td                    0.372       0.466 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.466         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_265/RX_DATA_DD              td                    0.371       0.837 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.319       1.156         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [7]
 CLMS_10_257/Y0                    td                    0.184       1.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.138       1.478         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N76044
 CLMA_10_252/D3                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.478         Logic Levels: 3  
                                                                                   Logic: 0.927ns(62.720%), Route: 0.551ns(37.280%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[13] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       mem_dq[13] (port)
                                   net (fanout=1)        0.107       0.107         nt_mem_dq[13]    
 IOBS_LR_0_204/DIN                 td                    0.372       0.479 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.479         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].u_iobuf_dq/ntI
 IOL_7_205/RX_DATA_DD              td                    0.371       0.850 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[5].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.276       1.126         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [5]
 CLMA_10_200/Y3                    td                    0.174       1.300 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.226       1.526         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N74959
 CLMA_10_208/D1                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.526         Logic Levels: 3  
                                                                                   Logic: 0.917ns(60.092%), Route: 0.609ns(39.908%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[23] (port)
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M4                                                      0.000       0.000 f       mem_dq[23] (port)
                                   net (fanout=1)        0.050       0.050         nt_mem_dq[23]    
 IOBS_LR_0_213/DIN                 td                    0.372       0.422 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.422         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_214/RX_DATA_DD              td                    0.371       0.793 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.315       1.108         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [7]
 CLMS_14_221/Y3                    td                    0.130       1.238 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.313       1.551         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N75995
 CLMA_10_212/C3                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.551         Logic Levels: 3  
                                                                                   Logic: 0.873ns(56.286%), Route: 0.678ns(43.714%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_234_108/CLKA[0]     u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_234_108/CLKA[0]     u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_234_108/CLKB[0]     u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 20.115      20.833          0.718           Low Pulse Width   DRM_54_108/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 20.115      20.833          0.718           Low Pulse Width   DRM_54_108/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 20.115      20.833          0.718           Low Pulse Width   DRM_54_168/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{hdmi_rx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.457       3.367           0.910           High Pulse Width  APM_106_192/CLK         vip_rgb888_ycbcr444_inst/N3/gopapm/CLK
 2.457       3.367           0.910           Low Pulse Width   APM_106_192/CLK         vip_rgb888_ycbcr444_inst/N3/gopapm/CLK
 2.457       3.367           0.910           High Pulse Width  APM_106_140/CLK         vip_rgb888_ycbcr444_inst/N8/gopapm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_94_145/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_94_145/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_94_133/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cam_2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 20.115      20.833          0.718           Low Pulse Width   DRM_54_128/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 20.115      20.833          0.718           Low Pulse Width   DRM_54_128/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 20.115      20.833          0.718           Low Pulse Width   DRM_54_192/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------+
| Type       | File Name                                                               
+---------------------------------------------------------------------------------------+
| Input      | D:/MY_FILE/FPGA/pango_project/place_route/video_stitching_pnr.adf       
| Output     | D:/MY_FILE/FPGA/pango_project/report_timing/video_stitching_rtp.adf     
|            | D:/MY_FILE/FPGA/pango_project/report_timing/video_stitching.rtr         
|            | D:/MY_FILE/FPGA/pango_project/report_timing/rtr.db                      
+---------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 887 MB
Total CPU  time to report_timing completion : 0h:0m:11s
Process Total CPU  time to report_timing completion : 0h:0m:11s
Total real time to report_timing completion : 0h:0m:13s
