{
  "module_name": "r8a66597.h",
  "hash_id": "ded0879d9dc8f93bdaac6ca18e76e5574600311fc0241c414073741a5e1b4e4b",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/usb/r8a66597.h",
  "human_readable_source": "\n \n\n#ifndef __LINUX_USB_R8A66597_H\n#define __LINUX_USB_R8A66597_H\n\n#define R8A66597_PLATDATA_XTAL_12MHZ\t0x01\n#define R8A66597_PLATDATA_XTAL_24MHZ\t0x02\n#define R8A66597_PLATDATA_XTAL_48MHZ\t0x03\n\nstruct r8a66597_platdata {\n\t \n\tvoid (*port_power)(int port, int power);\n\n\t \n\tu16\t\tbuswait;\n\n\t \n\tunsigned\ton_chip:1;\n\n\t \n\tunsigned\txtal:2;\n\n\t \n\tunsigned\tvif:1;\n\n\t \n\tunsigned\tendian:1;\n\n\t \n\tunsigned\twr0_shorted_to_wr1:1;\n\n\t \n\tunsigned\tsudmac:1;\n};\n\n \n#define SYSCFG0\t\t0x00\n#define SYSCFG1\t\t0x02\n#define SYSSTS0\t\t0x04\n#define SYSSTS1\t\t0x06\n#define DVSTCTR0\t0x08\n#define DVSTCTR1\t0x0A\n#define TESTMODE\t0x0C\n#define PINCFG\t\t0x0E\n#define DMA0CFG\t\t0x10\n#define DMA1CFG\t\t0x12\n#define CFIFO\t\t0x14\n#define D0FIFO\t\t0x18\n#define D1FIFO\t\t0x1C\n#define CFIFOSEL\t0x20\n#define CFIFOCTR\t0x22\n#define CFIFOSIE\t0x24\n#define D0FIFOSEL\t0x28\n#define D0FIFOCTR\t0x2A\n#define D1FIFOSEL\t0x2C\n#define D1FIFOCTR\t0x2E\n#define INTENB0\t\t0x30\n#define INTENB1\t\t0x32\n#define INTENB2\t\t0x34\n#define BRDYENB\t\t0x36\n#define NRDYENB\t\t0x38\n#define BEMPENB\t\t0x3A\n#define SOFCFG\t\t0x3C\n#define INTSTS0\t\t0x40\n#define INTSTS1\t\t0x42\n#define INTSTS2\t\t0x44\n#define BRDYSTS\t\t0x46\n#define NRDYSTS\t\t0x48\n#define BEMPSTS\t\t0x4A\n#define FRMNUM\t\t0x4C\n#define UFRMNUM\t\t0x4E\n#define USBADDR\t\t0x50\n#define USBREQ\t\t0x54\n#define USBVAL\t\t0x56\n#define USBINDX\t\t0x58\n#define USBLENG\t\t0x5A\n#define DCPCFG\t\t0x5C\n#define DCPMAXP\t\t0x5E\n#define DCPCTR\t\t0x60\n#define PIPESEL\t\t0x64\n#define PIPECFG\t\t0x68\n#define PIPEBUF\t\t0x6A\n#define PIPEMAXP\t0x6C\n#define PIPEPERI\t0x6E\n#define PIPE1CTR\t0x70\n#define PIPE2CTR\t0x72\n#define PIPE3CTR\t0x74\n#define PIPE4CTR\t0x76\n#define PIPE5CTR\t0x78\n#define PIPE6CTR\t0x7A\n#define PIPE7CTR\t0x7C\n#define PIPE8CTR\t0x7E\n#define PIPE9CTR\t0x80\n#define PIPE1TRE\t0x90\n#define PIPE1TRN\t0x92\n#define PIPE2TRE\t0x94\n#define PIPE2TRN\t0x96\n#define PIPE3TRE\t0x98\n#define PIPE3TRN\t0x9A\n#define PIPE4TRE\t0x9C\n#define\tPIPE4TRN\t0x9E\n#define\tPIPE5TRE\t0xA0\n#define\tPIPE5TRN\t0xA2\n#define DEVADD0\t\t0xD0\n#define DEVADD1\t\t0xD2\n#define DEVADD2\t\t0xD4\n#define DEVADD3\t\t0xD6\n#define DEVADD4\t\t0xD8\n#define DEVADD5\t\t0xDA\n#define DEVADD6\t\t0xDC\n#define DEVADD7\t\t0xDE\n#define DEVADD8\t\t0xE0\n#define DEVADD9\t\t0xE2\n#define DEVADDA\t\t0xE4\n\n \n#define\tXTAL\t\t0xC000\t \n#define\t  XTAL48\t 0x8000\t   \n#define\t  XTAL24\t 0x4000\t   \n#define\t  XTAL12\t 0x0000\t   \n#define\tXCKE\t\t0x2000\t \n#define\tPLLC\t\t0x0800\t \n#define\tSCKE\t\t0x0400\t \n#define\tPCSDIS\t\t0x0200\t \n#define\tLPSME\t\t0x0100\t \n#define\tHSE\t\t0x0080\t \n#define\tDCFM\t\t0x0040\t \n#define\tDRPD\t\t0x0020\t \n#define\tDPRPU\t\t0x0010\t \n#define\tUSBE\t\t0x0001\t \n\n \n#define\tOVCBIT\t\t0x8000\t \n#define\tOVCMON\t\t0xC000\t \n#define\tSOFEA\t\t0x0020\t \n#define\tIDMON\t\t0x0004\t \n#define\tLNST\t\t0x0003\t \n#define\t  SE1\t\t 0x0003\t   \n#define\t  FS_KSTS\t 0x0002\t   \n#define\t  FS_JSTS\t 0x0001\t   \n#define\t  LS_JSTS\t 0x0002\t   \n#define\t  LS_KSTS\t 0x0001\t   \n#define\t  SE0\t\t 0x0000\t   \n\n \n#define\tEXTLP0\t\t0x0400\t \n#define\tVBOUT\t\t0x0200\t \n#define\tWKUP\t\t0x0100\t \n#define\tRWUPE\t\t0x0080\t \n#define\tUSBRST\t\t0x0040\t \n#define\tRESUME\t\t0x0020\t \n#define\tUACT\t\t0x0010\t \n#define\tRHST\t\t0x0007\t \n#define\t  HSPROC\t 0x0004\t   \n#define\t  HSMODE\t 0x0003\t   \n#define\t  FSMODE\t 0x0002\t   \n#define\t  LSMODE\t 0x0001\t   \n#define\t  UNDECID\t 0x0000\t   \n\n \n#define\tUTST\t\t\t0x000F\t \n#define\t  H_TST_PACKET\t\t 0x000C\t   \n#define\t  H_TST_SE0_NAK\t\t 0x000B\t   \n#define\t  H_TST_K\t\t 0x000A\t   \n#define\t  H_TST_J\t\t 0x0009\t   \n#define\t  H_TST_NORMAL\t\t 0x0000\t   \n#define\t  P_TST_PACKET\t\t 0x0004\t   \n#define\t  P_TST_SE0_NAK\t\t 0x0003\t   \n#define\t  P_TST_K\t\t 0x0002\t   \n#define\t  P_TST_J\t\t 0x0001\t   \n#define\t  P_TST_NORMAL\t\t 0x0000\t   \n\n \n#define\tLDRV\t\t\t0x8000\t \n#define\t  VIF1\t\t\t  0x0000\t\t \n#define\t  VIF3\t\t\t  0x8000\t\t \n#define\tINTA\t\t\t0x0001\t \n\n \n#define\tDREQA\t\t\t0x4000\t \n#define\tBURST\t\t\t0x2000\t \n#define\tDACKA\t\t\t0x0400\t \n#define\tDFORM\t\t\t0x0380\t \n#define\t  CPU_ADR_RD_WR\t\t 0x0000\t   \n#define\t  CPU_DACK_RD_WR\t 0x0100\t   \n#define\t  CPU_DACK_ONLY\t\t 0x0180\t   \n#define\t  SPLIT_DACK_ONLY\t 0x0200\t   \n#define\tDENDA\t\t\t0x0040\t \n#define\tPKTM\t\t\t0x0020\t \n#define\tDENDE\t\t\t0x0010\t \n#define\tOBUS\t\t\t0x0004\t \n\n \n#define\tRCNT\t\t0x8000\t \n#define\tREW\t\t0x4000\t \n#define\tDCLRM\t\t0x2000\t \n#define\tDREQE\t\t0x1000\t \n#define\t  MBW_8\t\t 0x0000\t   \n#define\t  MBW_16\t 0x0400\t   \n#define\t  MBW_32\t 0x0800    \n#define\tBIGEND\t\t0x0100\t \n#define\t  BYTE_LITTLE\t 0x0000\t\t \n#define\t  BYTE_BIG\t 0x0100\t\t \n#define\tISEL\t\t0x0020\t \n#define\tCURPIPE\t\t0x000F\t \n\n \n#define\tBVAL\t\t0x8000\t \n#define\tBCLR\t\t0x4000\t \n#define\tFRDY\t\t0x2000\t \n#define\tDTLN\t\t0x0FFF\t \n\n \n#define\tVBSE\t0x8000\t \n#define\tRSME\t0x4000\t \n#define\tSOFE\t0x2000\t \n#define\tDVSE\t0x1000\t \n#define\tCTRE\t0x0800\t \n#define\tBEMPE\t0x0400\t \n#define\tNRDYE\t0x0200\t \n#define\tBRDYE\t0x0100\t \n\n \n#define\tOVRCRE\t\t0x8000\t \n#define\tBCHGE\t\t0x4000\t \n#define\tDTCHE\t\t0x1000\t \n#define\tATTCHE\t\t0x0800\t \n#define\tEOFERRE\t\t0x0040\t \n#define\tSIGNE\t\t0x0020\t \n#define\tSACKE\t\t0x0010\t \n\n \n#define\tBRDY9\t\t0x0200\t \n#define\tBRDY8\t\t0x0100\t \n#define\tBRDY7\t\t0x0080\t \n#define\tBRDY6\t\t0x0040\t \n#define\tBRDY5\t\t0x0020\t \n#define\tBRDY4\t\t0x0010\t \n#define\tBRDY3\t\t0x0008\t \n#define\tBRDY2\t\t0x0004\t \n#define\tBRDY1\t\t0x0002\t \n#define\tBRDY0\t\t0x0001\t \n\n \n#define\tNRDY9\t\t0x0200\t \n#define\tNRDY8\t\t0x0100\t \n#define\tNRDY7\t\t0x0080\t \n#define\tNRDY6\t\t0x0040\t \n#define\tNRDY5\t\t0x0020\t \n#define\tNRDY4\t\t0x0010\t \n#define\tNRDY3\t\t0x0008\t \n#define\tNRDY2\t\t0x0004\t \n#define\tNRDY1\t\t0x0002\t \n#define\tNRDY0\t\t0x0001\t \n\n \n#define\tBEMP9\t\t0x0200\t \n#define\tBEMP8\t\t0x0100\t \n#define\tBEMP7\t\t0x0080\t \n#define\tBEMP6\t\t0x0040\t \n#define\tBEMP5\t\t0x0020\t \n#define\tBEMP4\t\t0x0010\t \n#define\tBEMP3\t\t0x0008\t \n#define\tBEMP2\t\t0x0004\t \n#define\tBEMP1\t\t0x0002\t \n#define\tBEMP0\t\t0x0001\t \n\n \n#define\tTRNENSEL\t0x0100\t \n#define\tBRDYM\t\t0x0040\t \n#define\tINTL\t\t0x0020\t \n#define\tEDGESTS\t\t0x0010\t \n#define\tSOFMODE\t\t0x000C\t \n#define\t  SOF_125US\t 0x0008\t   \n#define\t  SOF_1MS\t 0x0004\t   \n#define\t  SOF_DISABLE\t 0x0000\t   \n\n \n#define\tVBINT\t0x8000\t \n#define\tRESM\t0x4000\t \n#define\tSOFR\t0x2000\t \n#define\tDVST\t0x1000\t \n#define\tCTRT\t0x0800\t \n#define\tBEMP\t0x0400\t \n#define\tNRDY\t0x0200\t \n#define\tBRDY\t0x0100\t \n#define\tVBSTS\t0x0080\t \n#define\tDVSQ\t0x0070\t \n#define\t  DS_SPD_CNFG\t 0x0070\t   \n#define\t  DS_SPD_ADDR\t 0x0060\t   \n#define\t  DS_SPD_DFLT\t 0x0050\t   \n#define\t  DS_SPD_POWR\t 0x0040\t   \n#define\t  DS_SUSP\t 0x0040\t   \n#define\t  DS_CNFG\t 0x0030\t   \n#define\t  DS_ADDS\t 0x0020\t   \n#define\t  DS_DFLT\t 0x0010\t   \n#define\t  DS_POWR\t 0x0000\t   \n#define\tDVSQS\t\t0x0030\t \n#define\tVALID\t\t0x0008\t \n#define\tCTSQ\t\t0x0007\t \n#define\t  CS_SQER\t 0x0006\t   \n#define\t  CS_WRND\t 0x0005\t   \n#define\t  CS_WRSS\t 0x0004\t   \n#define\t  CS_WRDS\t 0x0003\t   \n#define\t  CS_RDSS\t 0x0002\t   \n#define\t  CS_RDDS\t 0x0001\t   \n#define\t  CS_IDST\t 0x0000\t   \n\n \n#define\tOVRCR\t\t0x8000\t \n#define\tBCHG\t\t0x4000\t \n#define\tDTCH\t\t0x1000\t \n#define\tATTCH\t\t0x0800\t \n#define\tEOFERR\t\t0x0040\t \n#define\tSIGN\t\t0x0020\t \n#define\tSACK\t\t0x0010\t \n\n \n#define\tOVRN\t\t0x8000\t \n#define\tCRCE\t\t0x4000\t \n#define\tFRNM\t\t0x07FF\t \n\n \n#define\tUFRNM\t\t0x0007\t \n\n \n \n#define\tDEVSEL\t0xF000\t \n#define\tMAXP\t0x007F\t \n\n \n#define\tBSTS\t\t0x8000\t \n#define\tSUREQ\t\t0x4000\t \n#define\tCSCLR\t\t0x2000\t \n#define\tCSSTS\t\t0x1000\t \n#define\tSUREQCLR\t0x0800\t \n#define\tSQCLR\t\t0x0100\t \n#define\tSQSET\t\t0x0080\t \n#define\tSQMON\t\t0x0040\t \n#define\tPBUSY\t\t0x0020\t \n#define\tPINGE\t\t0x0010\t \n#define\tCCPL\t\t0x0004\t \n#define\tPID\t\t0x0003\t \n#define\t  PID_STALL11\t 0x0003\t   \n#define\t  PID_STALL\t 0x0002\t   \n#define\t  PID_BUF\t 0x0001\t   \n#define\t  PID_NAK\t 0x0000\t   \n\n \n#define\tPIPENM\t\t0x0007\t \n\n \n#define\tR8A66597_TYP\t0xC000\t \n#define\t  R8A66597_ISO\t 0xC000\t\t   \n#define\t  R8A66597_INT\t 0x8000\t\t   \n#define\t  R8A66597_BULK\t 0x4000\t\t   \n#define\tR8A66597_BFRE\t0x0400\t \n#define\tR8A66597_DBLB\t0x0200\t \n#define\tR8A66597_CNTMD\t0x0100\t \n#define\tR8A66597_SHTNAK\t0x0080\t \n#define\tR8A66597_DIR\t0x0010\t \n#define\tR8A66597_EPNUM\t0x000F\t \n\n \n#define\tBUFSIZE\t\t0x7C00\t \n#define\tBUFNMB\t\t0x007F\t \n#define\tPIPE0BUF\t256\n#define\tPIPExBUF\t64\n\n \n#define\tMXPS\t\t0x07FF\t \n\n \n#define\tIFIS\t0x1000\t \n#define\tIITV\t0x0007\t \n\n \n#define\tBSTS\t0x8000\t \n#define\tINBUFM\t0x4000\t \n#define\tCSCLR\t0x2000\t \n#define\tCSSTS\t0x1000\t \n#define\tATREPM\t0x0400\t \n#define\tACLRM\t0x0200\t \n#define\tSQCLR\t0x0100\t \n#define\tSQSET\t0x0080\t \n#define\tSQMON\t0x0040\t \n#define\tPBUSY\t0x0020\t \n#define\tPID\t0x0003\t \n\n \n#define\tTRENB\t\t0x0200\t \n#define\tTRCLR\t\t0x0100\t \n\n \n#define\tTRNCNT\t\t0xFFFF\t \n\n \n#define\tUPPHUB\t\t0x7800\n#define\tHUBPORT\t\t0x0700\n#define\tUSBSPD\t\t0x00C0\n#define\tRTPORT\t\t0x0001\n\n \n#define CH0CFG\t\t0x00\n#define CH1CFG\t\t0x04\n#define CH0BA\t\t0x10\n#define CH1BA\t\t0x14\n#define CH0BBC\t\t0x18\n#define CH1BBC\t\t0x1C\n#define CH0CA\t\t0x20\n#define CH1CA\t\t0x24\n#define CH0CBC\t\t0x28\n#define CH1CBC\t\t0x2C\n#define CH0DEN\t\t0x30\n#define CH1DEN\t\t0x34\n#define DSTSCLR\t\t0x38\n#define DBUFCTRL\t0x3C\n#define DINTCTRL\t0x40\n#define DINTSTS\t\t0x44\n#define DINTSTSCLR\t0x48\n#define CH0SHCTRL\t0x50\n#define CH1SHCTRL\t0x54\n\n \n#define SENDBUFM\t0x1000  \n#define RCVENDM\t\t0x0100  \n#define LBA_WAIT\t0x0030  \n\n \n#define DEN\t\t0x0001  \n\n \n#define CH1STCLR\t0x0002  \n#define CH0STCLR\t0x0001  \n\n \n#define CH1BUFW\t\t0x0200  \n#define CH0BUFW\t\t0x0100  \n#define CH1BUFS\t\t0x0002  \n#define CH0BUFS\t\t0x0001  \n\n \n#define CH1ERRE\t\t0x0200  \n#define CH0ERRE\t\t0x0100  \n#define CH1ENDE\t\t0x0002  \n#define CH0ENDE\t\t0x0001  \n\n \n#define CH1ERRS\t\t0x0200  \n#define CH0ERRS\t\t0x0100  \n#define CH1ENDS\t\t0x0002  \n#define CH0ENDS\t\t0x0001  \n\n \n#define CH1ERRC\t\t0x0200  \n#define CH0ERRC\t\t0x0100  \n#define CH1ENDC\t\t0x0002  \n#define CH0ENDC\t\t0x0001  \n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}