<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</text>
<text>Date: Mon Oct 24 17:59:44 2022
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPF300T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>FPGA Hardware Breakpoint Auto Instantation</cell>
 <cell>Off</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>top_level</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/top_level.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>67</cell>
 <cell>299544</cell>
 <cell>0.02</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>56</cell>
 <cell>299544</cell>
 <cell>0.02</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>1536</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>9</cell>
 <cell>512</cell>
 <cell>1.76</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>9</cell>
 <cell>512</cell>
 <cell>1.76</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>256</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>0</cell>
 <cell>2772</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>0</cell>
 <cell>952</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>924</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>1</cell>
 <cell>48</cell>
 <cell>2.08</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>16</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>67</cell>
 <cell>56</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>67</cell>
 <cell>56</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>1</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>4</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>5</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>56</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>53</cell>
 <cell>INT_NET</cell>
 <cell>Net   : rstn_1_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: rstn_1</cell>
</row>
<row>
 <cell>20</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/baud_clock</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int</cell>
</row>
<row>
 <cell>12</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/receive_count_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/receive_count[1]</cell>
</row>
<row>
 <cell>9</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/receive_count_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/receive_count[2]</cell>
</row>
<row>
 <cell>9</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0</cell>
</row>
<row>
 <cell>9</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/CO0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/receive_count[0]</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/rx_state_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/rx_state[1]</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/rx_state_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/rx_state[0]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>53</cell>
 <cell>INT_NET</cell>
 <cell>Net   : rstn_1_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: rstn_1</cell>
</row>
<row>
 <cell>20</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/baud_clock</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int</cell>
</row>
<row>
 <cell>12</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/receive_count_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/receive_count[1]</cell>
</row>
<row>
 <cell>9</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/receive_count_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/receive_count[2]</cell>
</row>
<row>
 <cell>9</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0</cell>
</row>
<row>
 <cell>9</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/CO0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/receive_count[0]</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/rx_state_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/rx_state[1]</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : uart_i/COREUART_C0_0/make_RX/rx_state_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: uart_i/COREUART_C0_0/make_RX/rx_state[0]</cell>
</row>
</table>
</doc>
