clk_divider_ops,VAR_0
stub1,FUNC_0
stm32f4_pll_div_recalc_rate,FUNC_1
hw,VAR_1
parent_rate,VAR_2
