// Seed: 3227522419
module module_0 (
    input supply0 id_0
);
  assign id_2 = -1;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri id_4,
    output tri id_5,
    input wire id_6,
    output tri id_7,
    output wor id_8,
    output wand void id_9,
    output tri id_10,
    input supply1 id_11,
    output logic id_12
);
  always id_9 = id_6;
  or primCall (id_9, id_15, id_0, id_3, id_11, id_2, id_14, id_1);
  assign id_5 = -1;
  assign id_4 = id_0;
  always id_12 <= 1;
  wor id_14, id_15, id_16;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_0 = 0;
  uwire id_17 = 1, id_18 = id_15;
  wire  id_19;
  wire  id_20;
endmodule
