================================
Clock Cycle #: 1
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0000 set R0 #50               	Fetch      (Parallel 2): 0004 set R1 #50               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=valid   |
|   REG[ 1]   |   Value=0   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 2
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0000 set R0 #50               	Decode     (Parallel 2): 0004 set R1 #50               
                                                        Fetch      (Parallel 1): 0008 set R2 #1000             	Fetch      (Parallel 2): 0012 set R3 #4000             
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 3
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0000 set R0 #50               	Exa        (Parallel 2): 0004 set R1 #50               
                                                        Decode     (Parallel 1): 0008 set R2 #1000             	Decode     (Parallel 2): 0012 set R3 #4000             
                                                        Fetch      (Parallel 1): 0016 set R4 #7000             	Fetch      (Parallel 2): 0020 set R5, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 4
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0000 set R0 #50               	Exb 1      (Parallel 2): 0004 set R1 #50               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0008 set R2 #1000             	Exa        (Parallel 2): 0012 set R3 #4000             
                                                        Decode     (Parallel 1): 0016 set R4 #7000             	Decode     (Parallel 2): 0020 set R5, #0               
                                                        Fetch      (Parallel 1): 0024 set R6, #0               	Fetch      (Parallel 2): 0028 sub R7, R0, R5           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 5
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0000 set R0 #50               	Exb 2      (Parallel 2): 0004 set R1 #50               
                                                        Exb 1      (Parallel 1): 0008 set R2 #1000             	Exb 1      (Parallel 2): 0012 set R3 #4000             
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0016 set R4 #7000             	Exa        (Parallel 2): 0020 set R5, #0               
                                                        Decode     (Parallel 1): 0024 set R6, #0               	Decode     (Parallel 2): 0028 sub R7, R0, R5           
                                                        Fetch      (Parallel 1): 0032 blez R7, #0104           	Fetch      (Parallel 2): 0036 sub R7, R6, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 6
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0000 set R0 #50               	Memory 1   (Parallel 2): 0004 set R1 #50               
                                                        Exb 2      (Parallel 1): 0008 set R2 #1000             	Exb 2      (Parallel 2): 0012 set R3 #4000             
                                                        Exb 1      (Parallel 1): 0016 set R4 #7000             	Exb 1      (Parallel 2): 0020 set R5, #0               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0024 set R6, #0               	Exa        (Parallel 2): 0028 sub R7, R0, R5           
                                                        Decode     (Parallel 1): 0032 blez R7, #0104           	Decode     (Parallel 2): 0036 sub R7, R6, R1           
                                                        Fetch      (Parallel 1): 0040 bgez R7, #0028           	Fetch      (Parallel 2): 0044 mul R7, R6, #4           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 7
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0000 set R0 #50               	Memory 2   (Parallel 2): 0004 set R1 #50               
                                                        Memory 1   (Parallel 1): 0008 set R2 #1000             	Memory 1   (Parallel 2): 0012 set R3 #4000             
                                                        Exb 2      (Parallel 1): 0016 set R4 #7000             	Exb 2      (Parallel 2): 0020 set R5, #0               
                                                        Exb 1      (Parallel 1): 0024 set R6, #0               	Exb 1      (Parallel 2): 0028 sub R7, R0, R5           
Cond       (Parallel 1): 0032 blez R7, #0104           	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0036 sub R7, R6, R1           
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0040 bgez R7, #0028           	Fetch      (Parallel 2): 0044 mul R7, R6, #4           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 8
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0000 set R0 #50               	Memory 3   (Parallel 2): 0004 set R1 #50               
                                                        Memory 2   (Parallel 1): 0008 set R2 #1000             	Memory 2   (Parallel 2): 0012 set R3 #4000             
                                                        Memory 1   (Parallel 1): 0016 set R4 #7000             	Memory 1   (Parallel 2): 0020 set R5, #0               
                                                        Exb 2      (Parallel 1): 0024 set R6, #0               	Exb 2      (Parallel 2): 0028 sub R7, R0, R5           
                                                        Exb 1      (Parallel 1): 0032 blez R7, #0104           	Exb 1      (Parallel 2): 0036 sub R7, R6, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0040 bgez R7, #0028           	Decode     (Parallel 2): 0044 mul R7, R6, #4           
                                                        Fetch      (Parallel 1): 0048 mul R8, R5, R1           	Fetch      (Parallel 2): 0052 mul R9, R8, #4           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 9
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0000 set R0 #50               	Memory 4   (Parallel 2): 0004 set R1 #50               
                                                        Memory 3   (Parallel 1): 0008 set R2 #1000             	Memory 3   (Parallel 2): 0012 set R3 #4000             
                                                        Memory 2   (Parallel 1): 0016 set R4 #7000             	Memory 2   (Parallel 2): 0020 set R5, #0               
                                                        Memory 1   (Parallel 1): 0024 set R6, #0               	Memory 1   (Parallel 2): 0028 sub R7, R0, R5           
                                                        Exb 2      (Parallel 1): 0032 blez R7, #0104           	Exb 2      (Parallel 2): 0036 sub R7, R6, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0044 mul R7, R6, #4           
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0048 mul R8, R5, R1           	Fetch      (Parallel 2): 0052 mul R9, R8, #4           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 10
--------------------------------
                                                        Writeback  (Parallel 1): 0000 set R0 #50               	Writeback  (Parallel 2): 0004 set R1 #50               
                                                        Memory 4   (Parallel 1): 0008 set R2 #1000             	Memory 4   (Parallel 2): 0012 set R3 #4000             
                                                        Memory 3   (Parallel 1): 0016 set R4 #7000             	Memory 3   (Parallel 2): 0020 set R5, #0               
                                                        Memory 2   (Parallel 1): 0024 set R6, #0               	Memory 2   (Parallel 2): 0028 sub R7, R0, R5           
                                                        Memory 1   (Parallel 1): 0032 blez R7, #0104           	Memory 1   (Parallel 2): 0036 sub R7, R6, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2): 0044 mul R7, R6, #4           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0048 mul R8, R5, R1           	Decode     (Parallel 2): 0052 mul R9, R8, #4           
                                                        Fetch      (Parallel 1): 0056 add R10, R7, R9          	Fetch      (Parallel 2): 0060 add R7, R2, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 11
--------------------------------
                                                        Writeback  (Parallel 1): 0008 set R2 #1000             	Writeback  (Parallel 2): 0012 set R3 #4000             
                                                        Memory 4   (Parallel 1): 0016 set R4 #7000             	Memory 4   (Parallel 2): 0020 set R5, #0               
                                                        Memory 3   (Parallel 1): 0024 set R6, #0               	Memory 3   (Parallel 2): 0028 sub R7, R0, R5           
                                                        Memory 2   (Parallel 1): 0032 blez R7, #0104           	Memory 2   (Parallel 2): 0036 sub R7, R6, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2): 0044 mul R7, R6, #4           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0048 mul R8, R5, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0052 mul R9, R8, #4           
                                                        Fetch      (Parallel 1): 0056 add R10, R7, R9          	Fetch      (Parallel 2): 0060 add R7, R2, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 12
--------------------------------
                                                        Writeback  (Parallel 1): 0016 set R4 #7000             	Writeback  (Parallel 2): 0020 set R5, #0               
                                                        Memory 4   (Parallel 1): 0024 set R6, #0               	Memory 4   (Parallel 2): 0028 sub R7, R0, R5           
                                                        Memory 3   (Parallel 1): 0032 blez R7, #0104           	Memory 3   (Parallel 2): 0036 sub R7, R6, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2): 0044 mul R7, R6, #4           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0048 mul R8, R5, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0052 mul R9, R8, #4           
                                                        Fetch      (Parallel 1): 0056 add R10, R7, R9          	Fetch      (Parallel 2): 0060 add R7, R2, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 13
--------------------------------
                                                        Writeback  (Parallel 1): 0024 set R6, #0               	Writeback  (Parallel 2): 0028 sub R7, R0, R5           
                                                        Memory 4   (Parallel 1): 0032 blez R7, #0104           	Memory 4   (Parallel 2): 0036 sub R7, R6, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2): 0044 mul R7, R6, #4           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0048 mul R8, R5, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0052 mul R9, R8, #4           
                                                        Fetch      (Parallel 1): 0056 add R10, R7, R9          	Fetch      (Parallel 2): 0060 add R7, R2, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 14
--------------------------------
                                                        Writeback  (Parallel 1): 0032 blez R7, #0104           	Writeback  (Parallel 2): 0036 sub R7, R6, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2): 0044 mul R7, R6, #4           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0048 mul R8, R5, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0052 mul R9, R8, #4           
                                                        Decode     (Parallel 1): 0056 add R10, R7, R9          	Decode     (Parallel 2): 0060 add R7, R2, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0064 ld R12, R7               	Fetch      (Parallel 2): 0068 add R7, R3, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=-50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 15
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2): 0044 mul R7, R6, #4           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0048 mul R8, R5, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0052 mul R9, R8, #4           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0056 add R10, R7, R9          	Decode     (Parallel 2): 0060 add R7, R2, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0064 ld R12, R7               	Fetch      (Parallel 2): 0068 add R7, R3, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=-50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 16
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2): 0044 mul R7, R6, #4           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0048 mul R8, R5, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0052 mul R9, R8, #4           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0056 add R10, R7, R9          	Decode     (Parallel 2): 0060 add R7, R2, R10          
                                                        Fetch      (Parallel 1): 0064 ld R12, R7               	Fetch      (Parallel 2): 0068 add R7, R3, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 17
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0048 mul R8, R5, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0052 mul R9, R8, #4           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0056 add R10, R7, R9          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0060 add R7, R2, R10          
                                                        Fetch      (Parallel 1): 0064 ld R12, R7               	Fetch      (Parallel 2): 0068 add R7, R3, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 18
--------------------------------
                                                        Writeback  (Parallel 1): 0048 mul R8, R5, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0052 mul R9, R8, #4           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0056 add R10, R7, R9          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0060 add R7, R2, R10          
                                                        Decode     (Parallel 1): 0064 ld R12, R7               	Decode     (Parallel 2): 0068 add R7, R3, R10          
                                                        Fetch      (Parallel 1): 0072 ld R13, R7               	Fetch      (Parallel 2): 0076 add R14, R12, R13        
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 19
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0052 mul R9, R8, #4           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0056 add R10, R7, R9          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0060 add R7, R2, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0064 ld R12, R7               	Exa        (Parallel 2): 0068 add R7, R3, R10          
                                                        Decode     (Parallel 1): 0072 ld R13, R7               	Decode     (Parallel 2): 0076 add R14, R12, R13        
                                                        Fetch      (Parallel 1): 0080 add R7, R4, R10          	Fetch      (Parallel 2): 0084 st R14, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 20
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0052 mul R9, R8, #4           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0056 add R10, R7, R9          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0060 add R7, R2, R10          
                                                        Exb 1      (Parallel 1): 0064 ld R12, R7               	Exb 1      (Parallel 2): 0068 add R7, R3, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0072 ld R13, R7               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0076 add R14, R12, R13        
                                                        Fetch      (Parallel 1): 0080 add R7, R4, R10          	Fetch      (Parallel 2): 0084 st R14, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 21
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0052 mul R9, R8, #4           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0056 add R10, R7, R9          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0060 add R7, R2, R10          
                                                        Exb 2      (Parallel 1): 0064 ld R12, R7               	Exb 2      (Parallel 2): 0068 add R7, R3, R10          
                                                        Exb 1      (Parallel 1): 0072 ld R13, R7               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0076 add R14, R12, R13        
                                                        Fetch      (Parallel 1): 0080 add R7, R4, R10          	Fetch      (Parallel 2): 0084 st R14, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 22
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0056 add R10, R7, R9          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0060 add R7, R2, R10          
                                                        Memory 1   (Parallel 1): 0064 ld R12, R7               	Memory 1   (Parallel 2): 0068 add R7, R3, R10          
                                                        Exb 2      (Parallel 1): 0072 ld R13, R7               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0076 add R14, R12, R13        
                                                        Fetch      (Parallel 1): 0080 add R7, R4, R10          	Fetch      (Parallel 2): 0084 st R14, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 23
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0056 add R10, R7, R9          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0060 add R7, R2, R10          
                                                        Memory 2   (Parallel 1): 0064 ld R12, R7               	Memory 2   (Parallel 2): 0068 add R7, R3, R10          
                                                        Memory 1   (Parallel 1): 0072 ld R13, R7               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0076 add R14, R12, R13        
                                                        Fetch      (Parallel 1): 0080 add R7, R4, R10          	Fetch      (Parallel 2): 0084 st R14, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 24
--------------------------------
                                                        Writeback  (Parallel 1): 0056 add R10, R7, R9          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0060 add R7, R2, R10          
                                                        Memory 3   (Parallel 1): 0064 ld R12, R7               	Memory 3   (Parallel 2): 0068 add R7, R3, R10          
                                                        Memory 2   (Parallel 1): 0072 ld R13, R7               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0076 add R14, R12, R13        
                                                        Fetch      (Parallel 1): 0080 add R7, R4, R10          	Fetch      (Parallel 2): 0084 st R14, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 25
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0060 add R7, R2, R10          
                                                        Memory 4   (Parallel 1): 0064 ld R12, R7               	Memory 4   (Parallel 2): 0068 add R7, R3, R10          
                                                        Memory 3   (Parallel 1): 0072 ld R13, R7               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0076 add R14, R12, R13        
                                                        Fetch      (Parallel 1): 0080 add R7, R4, R10          	Fetch      (Parallel 2): 0084 st R14, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=1000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 26
--------------------------------
                                                        Writeback  (Parallel 1): 0064 ld R12, R7               	Writeback  (Parallel 2): 0068 add R7, R3, R10          
                                                        Memory 4   (Parallel 1): 0072 ld R13, R7               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0076 add R14, R12, R13        
                                                        Fetch      (Parallel 1): 0080 add R7, R4, R10          	Fetch      (Parallel 2): 0084 st R14, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=4000   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 27
--------------------------------
                                                        Writeback  (Parallel 1): 0072 ld R13, R7               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0076 add R14, R12, R13        
                                                        Decode     (Parallel 1): 0080 add R7, R4, R10          	Decode     (Parallel 2): 0084 st R14, R7               
                                                        Fetch      (Parallel 1): 0088 add R6, R6, #1           	Fetch      (Parallel 2): 0092 add R5, R5, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 28
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0076 add R14, R12, R13        
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0080 add R7, R4, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0084 st R14, R7               
                                                        Fetch      (Parallel 1): 0088 add R6, R6, #1           	Fetch      (Parallel 2): 0092 add R5, R5, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 29
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0076 add R14, R12, R13        
                                                        Exb 1      (Parallel 1): 0080 add R7, R4, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0084 st R14, R7               
                                                        Decode     (Parallel 1): 0088 add R6, R6, #1           	Decode     (Parallel 2): 0092 add R5, R5, #1           
                                                        Fetch      (Parallel 1): 0096 set R7, #0               	Fetch      (Parallel 2): 0100 bez R7, #0036            
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 30
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0076 add R14, R12, R13        
                                                        Exb 2      (Parallel 1): 0080 add R7, R4, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0084 st R14, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0088 add R6, R6, #1           	Exa        (Parallel 2): 0092 add R5, R5, #1           
                                                        Decode     (Parallel 1): 0096 set R7, #0               	Decode     (Parallel 2): 0100 bez R7, #0036            
                                                        Fetch      (Parallel 1): 0104 ret                      	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 31
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0076 add R14, R12, R13        
                                                        Memory 1   (Parallel 1): 0080 add R7, R4, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0084 st R14, R7               
                                                        Exb 1      (Parallel 1): 0088 add R6, R6, #1           	Exb 1      (Parallel 2): 0092 add R5, R5, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0096 set R7, #0               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0100 bez R7, #0036            
                                                        Fetch      (Parallel 1): 0104 ret                      	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 32
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0076 add R14, R12, R13        
                                                        Memory 2   (Parallel 1): 0080 add R7, R4, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0084 st R14, R7               
                                                        Exb 2      (Parallel 1): 0088 add R6, R6, #1           	Exb 2      (Parallel 2): 0092 add R5, R5, #1           
                                                        Exb 1      (Parallel 1): 0096 set R7, #0               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 33
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0076 add R14, R12, R13        
                                                        Memory 3   (Parallel 1): 0080 add R7, R4, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0084 st R14, R7               
                                                        Memory 1   (Parallel 1): 0088 add R6, R6, #1           	Memory 1   (Parallel 2): 0092 add R5, R5, #1           
                                                        Exb 2      (Parallel 1): 0096 set R7, #0               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 34
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0076 add R14, R12, R13        
                                                        Memory 4   (Parallel 1): 0080 add R7, R4, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0084 st R14, R7               
                                                        Memory 2   (Parallel 1): 0088 add R6, R6, #1           	Memory 2   (Parallel 2): 0092 add R5, R5, #1           
                                                        Memory 1   (Parallel 1): 0096 set R7, #0               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 35
--------------------------------
                                                        Writeback  (Parallel 1): 0080 add R7, R4, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0084 st R14, R7               
                                                        Memory 3   (Parallel 1): 0088 add R6, R6, #1           	Memory 3   (Parallel 2): 0092 add R5, R5, #1           
                                                        Memory 2   (Parallel 1): 0096 set R7, #0               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=7000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 36
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0084 st R14, R7               
                                                        Memory 4   (Parallel 1): 0088 add R6, R6, #1           	Memory 4   (Parallel 2): 0092 add R5, R5, #1           
                                                        Memory 3   (Parallel 1): 0096 set R7, #0               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=7000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 37
--------------------------------
                                                        Writeback  (Parallel 1): 0088 add R6, R6, #1           	Writeback  (Parallel 2): 0092 add R5, R5, #1           
                                                        Memory 4   (Parallel 1): 0096 set R7, #0               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=7000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 38
--------------------------------
                                                        Writeback  (Parallel 1): 0096 set R7, #0               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 39
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 40
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 41
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=-49   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 42
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=-49   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 43
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=-49   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 44
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 45
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 46
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 47
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 48
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 49
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 50
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 51
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=1204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 52
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=1204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 53
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 54
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 55
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 56
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 57
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 58
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 59
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 60
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 61
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=7204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 62
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=7204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 63
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 64
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 65
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 66
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=-48   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 67
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=-48   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 68
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=-48   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 69
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 70
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 71
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 72
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 73
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 74
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 75
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 76
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=1408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 77
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=1408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 78
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 79
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 80
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 81
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 82
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 83
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 84
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 85
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 86
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=7408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 87
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=7408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 88
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 89
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 90
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 91
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=-47   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 92
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=-47   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 93
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=-47   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 94
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 95
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 96
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 97
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 98
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 99
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 100
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 101
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=1612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 102
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=1612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 103
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 104
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 105
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 106
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 107
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 108
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 109
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 110
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 111
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=7612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 112
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=7612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 113
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 114
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 115
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 116
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=-46   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 117
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=-46   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 118
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=-46   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 119
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 120
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 121
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 122
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 123
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 124
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 125
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 126
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=1816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 127
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=1816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 128
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 129
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 130
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 131
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 132
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 133
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 134
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 135
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 136
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=7816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 137
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=7816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 138
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 139
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 140
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 141
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=-45   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 142
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=-45   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 143
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=-45   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 144
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 145
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 146
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 147
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 148
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 149
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 150
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 151
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=2020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 152
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=2020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 153
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 154
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 155
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 156
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 157
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 158
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 159
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 160
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 161
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=8020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 162
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=8020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 163
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 164
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 165
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 166
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=-44   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 167
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=-44   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 168
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=-44   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 169
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 170
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 171
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 172
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 173
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 174
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 175
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 176
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=2224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 177
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=2224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 178
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 179
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 180
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 181
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 182
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 183
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 184
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 185
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 186
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=8224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 187
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=8224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 188
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 189
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 190
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 191
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=-43   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 192
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=-43   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 193
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=-43   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 194
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 195
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 196
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 197
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 198
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 199
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 200
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 201
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=2428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 202
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=2428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 203
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 204
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 205
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 206
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 207
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 208
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 209
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 210
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 211
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=8428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 212
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=8428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 213
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 214
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 215
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 216
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=-42   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 217
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=-42   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 218
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=-42   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 219
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 220
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 221
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 222
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 223
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 224
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 225
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 226
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=2632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 227
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=2632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 228
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 229
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 230
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 231
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 232
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 233
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 234
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 235
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 236
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=8632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 237
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=8632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 238
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 239
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 240
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 241
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=-41   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 242
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=-41   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 243
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=-41   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 244
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 245
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 246
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 247
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 248
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 249
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 250
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 251
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=2836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 252
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=2836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 253
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 254
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 255
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 256
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 257
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 258
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 259
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 260
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 261
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=8836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 262
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=8836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 263
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 264
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 265
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 266
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=-40   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 267
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=-40   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 268
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=-40   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 269
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 270
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 271
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 272
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 273
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 274
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 275
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 276
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=3040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 277
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=3040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 278
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 279
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 280
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 281
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 282
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 283
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 284
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 285
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 286
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=9040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 287
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=9040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 288
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 289
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 290
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 291
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=-39   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 292
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=-39   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 293
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=-39   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 294
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 295
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 296
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 297
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 298
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 299
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 300
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 301
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=3244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 302
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=3244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 303
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 304
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 305
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 306
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 307
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 308
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 309
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 310
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 311
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=9244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 312
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=9244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 313
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 314
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 315
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 316
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=-38   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 317
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=-38   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 318
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=-38   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 319
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 320
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 321
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 322
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 323
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 324
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 325
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 326
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=3448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 327
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=3448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 328
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 329
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 330
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 331
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 332
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 333
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 334
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 335
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 336
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=9448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 337
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=9448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 338
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 339
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 340
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 341
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=-37   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 342
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=-37   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 343
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=-37   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 344
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 345
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 346
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 347
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 348
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 349
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 350
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 351
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=3652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 352
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=3652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 353
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 354
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 355
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 356
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 357
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 358
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 359
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 360
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 361
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=9652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 362
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=9652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 363
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 364
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 365
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 366
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=-36   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 367
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=-36   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 368
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=-36   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 369
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 370
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 371
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 372
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 373
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 374
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 375
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 376
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=3856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 377
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=3856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 378
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 379
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 380
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 381
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 382
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 383
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 384
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 385
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 386
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=9856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 387
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=9856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 388
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 389
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 390
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 391
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=-35   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 392
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=-35   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 393
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=-35   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 394
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 395
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 396
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 397
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 398
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 399
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 400
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 401
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=4060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 402
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=4060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 403
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 404
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 405
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 406
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 407
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 408
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 409
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 410
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 411
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=10060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 412
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=10060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 413
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 414
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 415
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 416
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=-34   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 417
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=-34   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 418
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=-34   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 419
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 420
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 421
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 422
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 423
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 424
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 425
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 426
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=4264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 427
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=4264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 428
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 429
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 430
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 431
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 432
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 433
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 434
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 435
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 436
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=10264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 437
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=10264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 438
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 439
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 440
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 441
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=-33   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 442
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=-33   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 443
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=-33   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 444
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 445
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 446
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 447
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 448
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 449
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 450
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 451
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=4468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 452
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=4468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 453
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 454
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 455
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 456
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 457
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 458
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 459
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 460
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 461
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=10468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 462
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=10468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 463
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 464
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 465
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 466
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=-32   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 467
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=-32   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 468
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=-32   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 469
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 470
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 471
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 472
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 473
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 474
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 475
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 476
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=4672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 477
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=4672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 478
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 479
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 480
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 481
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 482
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 483
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 484
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 485
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 486
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=10672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 487
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=10672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 488
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 489
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 490
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 491
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=-31   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 492
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=-31   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 493
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=-31   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 494
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 495
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 496
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 497
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 498
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 499
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 500
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 501
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=4876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 502
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=4876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 503
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 504
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 505
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 506
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 507
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 508
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 509
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 510
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 511
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=10876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 512
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=10876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 513
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 514
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 515
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 516
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=-30   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 517
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=-30   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 518
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=-30   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 519
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 520
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 521
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 522
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 523
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 524
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 525
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 526
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=5080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 527
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=5080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 528
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 529
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 530
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 531
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 532
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 533
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 534
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 535
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 536
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=11080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 537
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=11080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 538
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 539
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 540
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 541
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=-29   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 542
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=-29   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 543
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=-29   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 544
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 545
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 546
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 547
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 548
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 549
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 550
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 551
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=5284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 552
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=5284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 553
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 554
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 555
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 556
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 557
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 558
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 559
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 560
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 561
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=11284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 562
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=11284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 563
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 564
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 565
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 566
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=-28   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 567
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=-28   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 568
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=-28   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 569
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 570
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 571
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 572
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 573
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 574
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 575
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 576
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=5488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 577
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=5488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 578
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 579
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 580
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 581
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 582
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 583
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 584
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 585
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 586
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=11488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 587
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=11488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 588
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 589
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 590
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 591
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=-27   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 592
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=-27   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 593
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=-27   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 594
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 595
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 596
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 597
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 598
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 599
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 600
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 601
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=5692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 602
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=5692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 603
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 604
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 605
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 606
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 607
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 608
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 609
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 610
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 611
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=11692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 612
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=11692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 613
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 614
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 615
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 616
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=-26   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 617
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=-26   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 618
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=-26   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 619
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 620
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 621
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 622
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 623
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 624
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 625
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 626
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=5896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 627
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=5896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 628
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 629
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 630
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 631
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 632
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 633
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 634
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 635
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 636
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=11896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 637
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=11896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 638
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 639
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 640
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 641
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=-25   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 642
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=-25   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 643
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=-25   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 644
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 645
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 646
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 647
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 648
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 649
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 650
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 651
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=6100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 652
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=6100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 653
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 654
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 655
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 656
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 657
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 658
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 659
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 660
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 661
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=12100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 662
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=12100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 663
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 664
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 665
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 666
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=-24   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 667
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=-24   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 668
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=-24   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 669
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 670
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 671
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 672
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 673
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 674
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 675
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 676
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=6304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 677
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=6304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 678
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 679
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 680
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 681
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 682
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 683
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 684
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 685
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 686
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=12304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 687
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=12304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 688
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 689
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 690
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 691
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=-23   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 692
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=-23   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 693
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=-23   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 694
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 695
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 696
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 697
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 698
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 699
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 700
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 701
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=6508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 702
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=6508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 703
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 704
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 705
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 706
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 707
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 708
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 709
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 710
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 711
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=12508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 712
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=12508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 713
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 714
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 715
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 716
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=-22   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 717
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=-22   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 718
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=-22   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 719
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 720
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 721
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 722
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 723
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 724
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 725
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 726
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=6712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 727
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=6712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 728
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 729
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 730
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 731
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 732
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 733
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 734
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 735
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 736
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=12712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 737
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=12712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 738
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 739
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 740
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 741
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=-21   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 742
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=-21   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 743
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=-21   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 744
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 745
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 746
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 747
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 748
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 749
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 750
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 751
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=6916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 752
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=6916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 753
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 754
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 755
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 756
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 757
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 758
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 759
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 760
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 761
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=12916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 762
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=12916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 763
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 764
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 765
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 766
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=-20   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 767
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=-20   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 768
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=-20   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 769
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 770
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 771
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 772
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 773
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 774
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 775
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 776
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=7120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 777
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=7120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 778
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 779
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 780
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 781
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 782
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 783
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 784
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 785
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 786
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=13120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 787
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=13120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 788
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 789
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 790
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 791
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=-19   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 792
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=-19   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 793
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=-19   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 794
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 795
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 796
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 797
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 798
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 799
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 800
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 801
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=7324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 802
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=7324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 803
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 804
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 805
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 806
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 807
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 808
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 809
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 810
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 811
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=13324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 812
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=13324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 813
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 814
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 815
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 816
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=-18   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 817
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=-18   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 818
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=-18   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 819
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 820
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 821
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 822
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 823
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 824
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 825
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 826
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=7528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 827
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=7528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 828
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 829
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 830
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 831
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 832
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 833
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 834
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 835
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 836
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=13528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 837
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=13528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 838
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 839
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 840
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 841
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=-17   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 842
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=-17   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 843
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=-17   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 844
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 845
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 846
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 847
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 848
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 849
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 850
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 851
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=7732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 852
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=7732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 853
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 854
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 855
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 856
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 857
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 858
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 859
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 860
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 861
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=13732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 862
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=13732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 863
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 864
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 865
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 866
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=-16   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 867
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=-16   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 868
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=-16   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 869
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 870
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 871
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 872
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 873
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 874
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 875
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 876
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=7936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 877
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=7936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 878
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 879
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 880
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 881
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 882
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 883
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 884
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 885
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 886
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=13936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 887
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=13936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 888
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 889
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 890
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 891
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=-15   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 892
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=-15   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 893
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=-15   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 894
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 895
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 896
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 897
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 898
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 899
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 900
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 901
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=8140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 902
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=8140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 903
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 904
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 905
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 906
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 907
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 908
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 909
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 910
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 911
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=14140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 912
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=14140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 913
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 914
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 915
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 916
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=-14   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 917
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=-14   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 918
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=-14   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 919
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 920
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 921
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 922
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 923
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 924
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 925
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 926
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=8344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 927
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=8344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 928
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 929
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 930
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 931
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 932
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 933
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 934
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 935
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 936
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=14344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 937
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=14344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 938
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 939
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 940
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 941
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=-13   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 942
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=-13   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 943
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=-13   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 944
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 945
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 946
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 947
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 948
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 949
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 950
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 951
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=8548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 952
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=8548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 953
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 954
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 955
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 956
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 957
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 958
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 959
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 960
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 961
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=14548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 962
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=14548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 963
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 964
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 965
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 966
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=-12   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 967
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=-12   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 968
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=-12   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 969
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 970
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 971
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 972
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 973
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 974
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 975
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 976
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=8752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 977
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=8752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 978
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 979
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 980
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 981
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 982
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 983
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 984
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 985
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 986
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=14752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 987
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=14752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 988
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 989
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 990
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 991
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=-11   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 992
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=-11   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 993
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=-11   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 994
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 995
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 996
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 997
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 998
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 999
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1000
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1001
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=8956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1002
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=8956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1003
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1004
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1005
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1006
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1007
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1008
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1009
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1010
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1011
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=14956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1012
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=14956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1013
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1014
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1015
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1016
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=-10   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1017
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=-10   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1018
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=-10   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1019
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1020
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1021
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1022
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1023
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1024
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1025
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1026
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=9160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1027
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=9160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1028
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1029
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1030
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1031
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1032
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1033
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1034
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1035
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1036
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=15160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1037
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=15160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1038
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1039
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1040
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1041
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=-9   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1042
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=-9   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1043
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=-9   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1044
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1045
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1046
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1047
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1048
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1049
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1050
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1051
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=9364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1052
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=9364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1053
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1054
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1055
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1056
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1057
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1058
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1059
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1060
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1061
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=15364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1062
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=15364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1063
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1064
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1065
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1066
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=-8   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1067
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=-8   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1068
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=-8   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1069
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1070
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1071
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1072
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1073
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1074
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1075
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1076
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=9568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1077
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=9568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1078
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1079
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1080
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1081
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1082
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1083
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1084
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1085
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1086
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=15568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1087
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=15568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1088
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1089
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1090
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1091
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=-7   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1092
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=-7   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1093
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=-7   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1094
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1095
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1096
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1097
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1098
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1099
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1100
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1101
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=9772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1102
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=9772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1103
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1104
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1105
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1106
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1107
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1108
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1109
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1110
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1111
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=15772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1112
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=15772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1113
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1114
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1115
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1116
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=-6   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1117
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=-6   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1118
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=-6   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1119
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1120
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1121
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1122
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1123
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1124
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1125
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1126
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=9976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1127
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=9976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1128
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1129
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1130
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1131
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1132
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1133
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1134
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1135
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1136
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=15976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1137
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=15976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1138
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1139
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1140
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1141
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=-5   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1142
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=-5   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1143
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=-5   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1144
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1145
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1146
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1147
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1148
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1149
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1150
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1151
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=10180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1152
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=10180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1153
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1154
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1155
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1156
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1157
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1158
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1159
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1160
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1161
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=16180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1162
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=16180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1163
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1164
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1165
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1166
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=-4   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1167
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=-4   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1168
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=-4   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1169
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1170
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1171
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1172
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1173
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1174
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1175
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1176
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=10384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1177
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=10384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1178
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1179
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1180
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1181
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1182
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1183
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1184
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1185
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1186
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=16384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1187
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=16384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1188
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1189
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1190
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1191
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=-3   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1192
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=-3   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1193
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=-3   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1194
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1195
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1196
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1197
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1198
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1199
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1200
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1201
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=10588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1202
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=10588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1203
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1204
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1205
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1206
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1207
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1208
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1209
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1210
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1211
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=16588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1212
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=16588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1213
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1214
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1215
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1216
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=-2   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1217
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=-2   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1218
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=-2   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1219
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1220
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1221
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1222
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1223
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1224
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1225
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1226
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=10792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1227
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=10792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1228
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1229
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1230
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1231
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1232
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1233
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1234
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1235
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1236
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0044 mul R7, R6, #4           	Decode     (Parallel 2): 0048 mul R8, R5, R1           
                                                        Fetch      (Parallel 1): 0052 mul R9, R8, #4           	Fetch      (Parallel 2): 0056 add R10, R7, R9          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=16792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1237
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0044 mul R7, R6, #4           	Exa        (Parallel 2): 0048 mul R8, R5, R1           
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=16792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1238
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0044 mul R7, R6, #4           	Exb 1      (Parallel 2): 0048 mul R8, R5, R1           
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1239
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0044 mul R7, R6, #4           	Exb 2      (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0052 mul R9, R8, #4           	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1240
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0044 mul R7, R6, #4           	Memory 1   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0052 mul R9, R8, #4           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1241
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0044 mul R7, R6, #4           	Memory 2   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0052 mul R9, R8, #4           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=-1   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1242
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0044 mul R7, R6, #4           	Memory 3   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0052 mul R9, R8, #4           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0056 add R10, R7, R9          
                                                        Fetch      (Parallel 1): 0060 add R7, R2, R10          	Fetch      (Parallel 2): 0064 ld R12, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=-1   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1243
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0044 mul R7, R6, #4           	Memory 4   (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0052 mul R9, R8, #4           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0056 add R10, R7, R9          
                                                        Decode     (Parallel 1): 0060 add R7, R2, R10          	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=-1   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1244
--------------------------------
                                                        Writeback  (Parallel 1): 0044 mul R7, R6, #4           	Writeback  (Parallel 2): 0048 mul R8, R5, R1           
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0052 mul R9, R8, #4           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0056 add R10, R7, R9          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0060 add R7, R2, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0064 ld R12, R7               
                                                        Fetch      (Parallel 1): 0068 add R7, R3, R10          	Fetch      (Parallel 2): 0072 ld R13, R7               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1245
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0052 mul R9, R8, #4           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 1      (Parallel 1): 0060 add R7, R2, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0064 ld R12, R7               
                                                        Decode     (Parallel 1): 0068 add R7, R3, R10          	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1246
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0052 mul R9, R8, #4           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0056 add R10, R7, R9          
                                                        Exb 2      (Parallel 1): 0060 add R7, R2, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0064 ld R12, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0068 add R7, R3, R10          	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0072 ld R13, R7               
                                                        Fetch      (Parallel 1): 0076 add R14, R12, R13        	Fetch      (Parallel 2): 0080 add R7, R4, R10          
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1247
--------------------------------
                                                        Writeback  (Parallel 1): 0052 mul R9, R8, #4           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 1   (Parallel 1): 0060 add R7, R2, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0064 ld R12, R7               
                                                        Exb 1      (Parallel 1): 0068 add R7, R3, R10          	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2): 0072 ld R13, R7               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1248
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 2   (Parallel 1): 0060 add R7, R2, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0064 ld R12, R7               
                                                        Exb 2      (Parallel 1): 0068 add R7, R3, R10          	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2): 0072 ld R13, R7               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1249
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 3   (Parallel 1): 0060 add R7, R2, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 1   (Parallel 1): 0068 add R7, R3, R10          	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2): 0072 ld R13, R7               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1250
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0056 add R10, R7, R9          
                                                        Memory 4   (Parallel 1): 0060 add R7, R2, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 2   (Parallel 1): 0068 add R7, R3, R10          	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2): 0072 ld R13, R7               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1251
--------------------------------
                                                        Writeback  (Parallel 1): 0060 add R7, R2, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0064 ld R12, R7               
                                                        Memory 3   (Parallel 1): 0068 add R7, R3, R10          	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=10996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1252
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0064 ld R12, R7               
                                                        Memory 4   (Parallel 1): 0068 add R7, R3, R10          	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=10996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1253
--------------------------------
                                                        Writeback  (Parallel 1): 0068 add R7, R3, R10          	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2): 0072 ld R13, R7               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0076 add R14, R12, R13        	Decode     (Parallel 2): 0080 add R7, R4, R10          
                                                        Fetch      (Parallel 1): 0084 st R14, R7               	Fetch      (Parallel 2): 0088 add R6, R6, #1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1254
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2): 0072 ld R13, R7               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0076 add R14, R12, R13        	Exa        (Parallel 2): 0080 add R7, R4, R10          
                                                        Decode     (Parallel 1): 0084 st R14, R7               	Decode     (Parallel 2): 0088 add R6, R6, #1           
                                                        Fetch      (Parallel 1): 0092 add R5, R5, #1           	Fetch      (Parallel 2): 0096 set R7, #0               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1255
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0076 add R14, R12, R13        	Exb 1      (Parallel 2): 0080 add R7, R4, R10          
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0084 st R14, R7               	Exa        (Parallel 2): 0088 add R6, R6, #1           
                                                        Decode     (Parallel 1): 0092 add R5, R5, #1           	Decode     (Parallel 2): 0096 set R7, #0               
                                                        Fetch      (Parallel 1): 0100 bez R7, #0036            	Fetch      (Parallel 2): 0104 ret                      
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1256
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0076 add R14, R12, R13        	Exb 2      (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 1      (Parallel 1): 0084 st R14, R7               	Exb 1      (Parallel 2): 0088 add R6, R6, #1           
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0092 add R5, R5, #1           	Exa        (Parallel 2): 0096 set R7, #0               
                                                        Decode     (Parallel 1): 0100 bez R7, #0036            	Decode     (Parallel 2): 0104 ret                      
                                                        Fetch      (Parallel 1):                               	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1257
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0076 add R14, R12, R13        	Memory 1   (Parallel 2): 0080 add R7, R4, R10          
                                                        Exb 2      (Parallel 1): 0084 st R14, R7               	Exb 2      (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 1      (Parallel 1): 0092 add R5, R5, #1           	Exb 1      (Parallel 2): 0096 set R7, #0               
Cond       (Parallel 1): 0100 bez R7, #0036            	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1258
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0076 add R14, R12, R13        	Memory 2   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 1   (Parallel 1): 0084 st R14, R7               	Memory 1   (Parallel 2): 0088 add R6, R6, #1           
                                                        Exb 2      (Parallel 1): 0092 add R5, R5, #1           	Exb 2      (Parallel 2): 0096 set R7, #0               
                                                        Exb 1      (Parallel 1): 0100 bez R7, #0036            	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0036 sub R7, R6, R1           	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1259
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0076 add R14, R12, R13        	Memory 3   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 2   (Parallel 1): 0084 st R14, R7               	Memory 2   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 1   (Parallel 1): 0092 add R5, R5, #1           	Memory 1   (Parallel 2): 0096 set R7, #0               
                                                        Exb 2      (Parallel 1): 0100 bez R7, #0036            	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0036 sub R7, R6, R1           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0040 bgez R7, #0028           
                                                        Fetch      (Parallel 1): 0044 mul R7, R6, #4           	Fetch      (Parallel 2): 0048 mul R8, R5, R1           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1260
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0076 add R14, R12, R13        	Memory 4   (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 3   (Parallel 1): 0084 st R14, R7               	Memory 3   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 2   (Parallel 1): 0092 add R5, R5, #1           	Memory 2   (Parallel 2): 0096 set R7, #0               
                                                        Memory 1   (Parallel 1): 0100 bez R7, #0036            	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0036 sub R7, R6, R1           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0040 bgez R7, #0028           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0028 sub R7, R0, R5           	Fetch      (Parallel 2): 0032 blez R7, #0104           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1261
--------------------------------
                                                        Writeback  (Parallel 1): 0076 add R14, R12, R13        	Writeback  (Parallel 2): 0080 add R7, R4, R10          
                                                        Memory 4   (Parallel 1): 0084 st R14, R7               	Memory 4   (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 3   (Parallel 1): 0092 add R5, R5, #1           	Memory 3   (Parallel 2): 0096 set R7, #0               
                                                        Memory 2   (Parallel 1): 0100 bez R7, #0036            	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0036 sub R7, R6, R1           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0040 bgez R7, #0028           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0028 sub R7, R0, R5           	Decode     (Parallel 2): 0032 blez R7, #0104           
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=16996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1262
--------------------------------
                                                        Writeback  (Parallel 1): 0084 st R14, R7               	Writeback  (Parallel 2): 0088 add R6, R6, #1           
                                                        Memory 4   (Parallel 1): 0092 add R5, R5, #1           	Memory 4   (Parallel 2): 0096 set R7, #0               
                                                        Memory 3   (Parallel 1): 0100 bez R7, #0036            	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0036 sub R7, R6, R1           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0040 bgez R7, #0028           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0028 sub R7, R0, R5           	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2): 0032 blez R7, #0104           
                                                        Fetch      (Parallel 1): 0036 sub R7, R6, R1           	Fetch      (Parallel 2): 0040 bgez R7, #0028           
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=16996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1263
--------------------------------
                                                        Writeback  (Parallel 1): 0092 add R5, R5, #1           	Writeback  (Parallel 2): 0096 set R7, #0               
                                                        Memory 4   (Parallel 1): 0100 bez R7, #0036            	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0036 sub R7, R6, R1           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0040 bgez R7, #0028           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0028 sub R7, R0, R5           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1): 0032 blez R7, #0104           	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0104 ret                      	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1264
--------------------------------
                                                        Writeback  (Parallel 1): 0100 bez R7, #0036            	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0036 sub R7, R6, R1           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0040 bgez R7, #0028           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0028 sub R7, R0, R5           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0032 blez R7, #0104           	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1): 0104 ret                      	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0104 ret                      	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1265
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0036 sub R7, R6, R1           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0040 bgez R7, #0028           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0028 sub R7, R0, R5           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0032 blez R7, #0104           	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1): 0104 ret                      	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0104 ret                      	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1266
--------------------------------
                                                        Writeback  (Parallel 1): 0036 sub R7, R6, R1           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0040 bgez R7, #0028           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0028 sub R7, R0, R5           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0032 blez R7, #0104           	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1): 0104 ret                      	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0104 ret                      	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1267
--------------------------------
                                                        Writeback  (Parallel 1): 0040 bgez R7, #0028           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0028 sub R7, R0, R5           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0032 blez R7, #0104           	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1): 0104 ret                      	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0104 ret                      	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1268
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0028 sub R7, R0, R5           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0032 blez R7, #0104           	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1): 0104 ret                      	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0104 ret                      	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1269
--------------------------------
                                                        Writeback  (Parallel 1): 0028 sub R7, R0, R5           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0032 blez R7, #0104           	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1): 0104 ret                      	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0104 ret                      	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1270
--------------------------------
                                                        Writeback  (Parallel 1): 0032 blez R7, #0104           	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1): 0104 ret                      	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0104 ret                      	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1271
--------------------------------
                                                        Writeback  (Parallel 1):                               	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1): 0104 ret                      	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0104 ret                      	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1272
--------------------------------
                                                        Writeback  (Parallel 1): 0104 ret                      	Writeback  (Parallel 2):                               
                                                        Memory 4   (Parallel 1):                               	Memory 4   (Parallel 2):                               
                                                        Memory 3   (Parallel 1):                               	Memory 3   (Parallel 2):                               
                                                        Memory 2   (Parallel 1):                               	Memory 2   (Parallel 2):                               
                                                        Memory 1   (Parallel 1):                               	Memory 1   (Parallel 2):                               
                                                        Exb 2      (Parallel 1):                               	Exb 2      (Parallel 2):                               
                                                        Exb 1      (Parallel 1):                               	Exb 1      (Parallel 2):                               
Cond       (Parallel 1):                               	Exa        (Parallel 1):                               	Exa        (Parallel 2):                               
                                                        Decode     (Parallel 1):                               	Decode     (Parallel 2):                               
                                                        Fetch      (Parallel 1): 0104 ret                      	Fetch      (Parallel 2):                               
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
(CPU) >> Simulation Complete
Data hazard count: 651 
Control hazard count: 155 
Structural hazard count: 0 
Total: 806 
