`timescale 1ns / 1ns


module tb_cpu;

	// Inputs
	reg rst;
	reg clk;
	reg initialize;
	reg [31:0] instruction_initialize_data;
	reg [31:0] instruction_initialize_address;

	// Instantiate the Unit Under Test (UUT)
	cpu uut (
		.rst(rst), 
		.clk(clk), 
		.initialize(initialize), 
		.instruction_initialize_data(instruction_initialize_data), 
		.instruction_initialize_address(instruction_initialize_address)
	);

	initial begin
		// Initialize Inputs
		rst = 1;
		clk = 0;
		initialize = 1;
		instruction_initialize_data = 0;
		instruction_initialize_address = 0;

		#100;
      
		instruction_initialize_address = 0;
		instruction_initialize_data = 32'b000000_00000_00010_00001_00000_10_0000;      // ADD R1, R0, R2 //WORKS
		#20;
		
		instruction_initialize_address = 4;
		instruction_initialize_data = 32'b000000_00100_00100_01000_00000_10_0010;      // SUB R8, R4, R4 //WORKS
		#20;
		
		instruction_initialize_address = 8;
		instruction_initialize_data = 32'b000000_00101_00110_00111_00000_10_0101;      // OR R7, R5, R6  //WORKS
		#20;
		
		instruction_initialize_address = 12;
		instruction_initialize_data = 32'b101011_00000_01001_00000_00000_00_1100;      // SW R9, 12(R0)  //WORKS
		#20;
		
		instruction_initialize_address = 16;
		instruction_initialize_data = 32'b100011_00000_01100_00000_00000_00_1100;      // LW R12, 12(R0) //WORKS
		#20	
		
//        instruction_initialize_address = 20;
//		instruction_initialize_data = 32'b000100_00000_00000_11111_11111_11_1111;      // BEQ R0, R0, -1
//		#20;
		
		//Testing SLT, ADDI, J, BNE, LUI
	    instruction_initialize_address = 24;
	    instruction_initialize_data = 32'b001000_00110_00110_00000_00000_00_1010;      // ADDI R6, R6, 10 //works
		#20;
	   
		
        instruction_initialize_address = 28;
        instruction_initialize_data = 32'b000000_11111_10000_11111_00000_10_1010;      // SLT R31, R31, R16 //works
		#20;
		
		instruction_initialize_address = 32;
	    instruction_initialize_data = 32'b001111_00000_01010_00000_00000_00_0000;      // LUI R10, 0 //check
		#20;
		
//	    instruction_initialize_address = 32;
//		instruction_initialize_data = 32'b000101_00001_00010_00000_00000_00_0010;      // BNE R2, R1, offset at 4 //check
//		#20;

		instruction_initialize_address = 36;
		instruction_initialize_data = 32'b100011_00000_01100_00000_00000_00_1100;      // LW R12, 12(R0) //WORKS
		#20	
		
		instruction_initialize_address = 40;
		instruction_initialize_data = 32'b001000_01101_01101_00000_00000_00_1010;      // ADDI R13, R13, 10 //works
		#20;
		
//	    instruction_initialize_address = 44;
//		instruction_initialize_data = 32'b000010_00000_00000_00000_000_00_000000;      // JMP to instruction + 4 //check
//		#20;
		
//        instruction_initialize_address = 48;
//		instruction_initialize_data = 32'b000100_00000_00000_11111_11111_11_1111;      // BEQ R0, R0, -1
//		#20;

        instruction_initialize_address = 48;
		instruction_initialize_data = 32'b100011_00000_01100_00000_00000_00_1100;      // LW R12, 12(R0) //WORKS
		#20	
		
		instruction_initialize_address = 52;
	    instruction_initialize_data = 32'b001000_10000_10000_00000_00000_00_1010;      // ADDI R16, R16, 10 //works
		#20;
		
	 
		
		
		initialize = 0;
		rst = 0;
		
	end
      
always
#5 clk = ~clk;
endmodule

