Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d49066f6be594b86b2ea1e0ae106b28e --incr --debug typical --relax --mt 16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ARMSOC_TOP_TB_behav xil_defaultlib.ARMSOC_TOP_TB xil_defaultlib.glbl -log elaborate.log 
Using 16 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 20 for port 'address' [D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/AHBVGASYS.v:160]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 15 for port 'addr_a' [D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/vga_image.v:85]
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 15 for port 'addr_b' [D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_VGA/vga_image.v:86]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'baudcontrol' [D:/Digital_IC/Digital_IC_Lab/Lab3_UART/FPGA/AHB_UART/AHBUART.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_50M_clk_wiz
Compiling module xil_defaultlib.clk_50M
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=18.25...
Compiling module xil_defaultlib.clk_25M_clk_wiz
Compiling module xil_defaultlib.clk_25M
Compiling module xil_defaultlib.cortexm3ds_logic
Compiling module xil_defaultlib.CORTEXM3INTEGRATIONDS
Compiling module xil_defaultlib.AHB2MEM
Compiling module xil_defaultlib.AHBDCD
Compiling module xil_defaultlib.AHBMUX
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=1,C...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.GenericCounter(COUNTER_WIDTH=10,...
Compiling module xil_defaultlib.VGAInterface
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=12...
Compiling module xil_defaultlib.vga_console
Compiling module xil_defaultlib.dual_port_ram_sync(ADDR_WIDTH=15...
Compiling module xil_defaultlib.vga_image
Compiling module xil_defaultlib.AHBVGA
Compiling module xil_defaultlib.BAUDGEN
Compiling module xil_defaultlib.FIFO(AWIDTH=4)
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.UART_TX
Compiling module xil_defaultlib.AHBUART
Compiling module xil_defaultlib.ARMSOC_TOP
Compiling module xil_defaultlib.ARMSOC_TOP_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ARMSOC_TOP_TB_behav
