// Seed: 2828574260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_18;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd42,
    parameter id_13 = 32'd60,
    parameter id_2  = 32'd17,
    parameter id_8  = 32'd23
) (
    input wor _id_0,
    input tri1 id_1,
    input tri1 _id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri1 id_5
    , id_7
);
  logic _id_8;
  ;
  wire id_9;
  ;
  logic [1 : id_0] id_10;
  wire [id_8 : id_2  #  (  .  id_2  (  1 'h0 )  )] id_11;
  wor id_12 = -1;
  logic _id_13, id_14, id_15;
  logic [-1 : id_13] id_16;
  ;
  module_0 modCall_1 (
      id_11,
      id_16,
      id_7,
      id_7,
      id_10,
      id_12,
      id_16,
      id_9,
      id_12,
      id_7,
      id_9,
      id_10,
      id_10,
      id_15,
      id_11,
      id_15,
      id_12
  );
  wire id_17 = id_12;
endmodule
