#-----------------------------------------------------------
# Webtalk v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug  2 20:24:38 2024
# Process ID: 2620
# Current directory: E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/xsim/xsim.dir/full_adder_using_two_half_adder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/xsim/webtalk.log
# Journal file: E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/xsim/xsim.dir/full_adder_using_two_half_adder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug  2 20:24:40 2024...
