//#![warn(clippy::cargo)]
//#![warn(clippy::all)]
#![feature(portable_simd)]
#![feature(core_intrinsics)]
#![feature(generic_arg_infer)]
#![feature(let_chains)]
#![feature(iter_array_chunks)]
#![feature(iter_next_chunk)]
#![feature(is_sorted)]
#![feature(array_chunks)]
macro_rules! timed {
    ($block:expr, $print_str:expr) => {{
        let now = std::time::Instant::now();
        let a = ($block);
        println!($print_str, now.elapsed());
        a
    }};
}
macro_rules! unwrap_or_else {
    ($expression:expr, $block:expr) => {
        match $expression {
            Some(value) => value,
            _ => $block,
        }
    };
}
macro_rules! assert_le {
    ($first:expr, $second:expr) => {
        let a = $first;
        let b = $second;
        assert!(a <= b, "{a} > {b}");
    };
}
macro_rules! assert_eq_len {
    ($first:expr, $second:expr) => {
        assert_eq!($first.len(), $second.len());
    };
}

pub mod blueprint;
pub mod logic;
pub mod raw_list;

#[cfg(test)]
mod tests {
    use crate::blueprint::{VcbBoard, VcbInput, VcbParser};
    use crate::logic::{
        BitPackSim, CompiledNetwork, LogicSim, ReferenceSim, ScalarSim, SimdSim, UpdateStrategy,
    };

    fn prep_cases<SIM: LogicSim>(optimize: bool) -> Vec<(&'static str, VcbBoard<SIM>)> {
        let cases: Vec<(&str, _)> = vec![
            (
                "gates",
                VcbInput::BlueprintLegacy(
                    include_str!("../test_files/gates.blueprint").to_string(),
                ),
            ),
            (
                "big_decoder",
                VcbInput::BlueprintLegacy(
                    include_str!("../test_files/big_decoder.blueprint").to_string(),
                ),
            ),
            (
                "intro",
                VcbInput::BlueprintLegacy(
                    include_str!("../test_files/intro.blueprint").to_string(),
                ),
            ),
            (
                "bcd_count",
                VcbInput::BlueprintLegacy(
                    include_str!("../test_files/bcd_count.blueprint").to_string(),
                ),
            ),
        ];
        cases
            .clone()
            .into_iter()
            .map(|x| (x.0, VcbParser::parse_compile(x.1, optimize).unwrap()))
            .collect::<Vec<(&str, VcbBoard<SIM>)>>()
    }

    #[test]
    fn optimization_regression_test() {
        for add_all_optimized in [true, false] {
            for add_all_unoptimized in [true, false] {
                let unoptimized = prep_cases::<ReferenceSim>(false);
                let optimized = prep_cases::<ReferenceSim>(true);
                for ((name, mut unoptimized), (_, mut optimized)) in
                    unoptimized.into_iter().zip(optimized.into_iter())
                {
                    for i in 0..30 {
                        assert_eq!(
                            unoptimized.make_state_vec(),
                            optimized.make_state_vec(),
                            "optimized/unoptimized mismatch for test {name}, in iteration {i} {add_all_unoptimized} {add_all_optimized}"
                        );
                        if add_all_optimized {
                            optimized.compiled_network.add_all_to_update_list()
                        };
                        if add_all_unoptimized {
                            optimized.compiled_network.add_all_to_update_list()
                        };
                        optimized.update();
                        unoptimized.update();
                    }
                }
            }
        }
    }

    fn simd_test(optimized: bool) -> bool {
        let optimized_board = prep_cases::<ReferenceSim>(optimized);
        let optimized_simd = prep_cases::<SimdSim>(optimized);
        //let mut correct: bool = true;
        for ((name, mut optimized), (_, mut optimized_simd)) in
            optimized_board.into_iter().zip(optimized_simd.into_iter())
        {
            //let width = optimized.width;
            for i in 1..30 {
                let optimized_state = optimized.make_state_vec();
                let optimized_state_simd = optimized_simd.make_state_vec();
                let diff_ids: Vec<usize> = optimized_state
                    .into_iter()
                    .zip(optimized_state_simd)
                    .enumerate()
                    .filter(|(_, (optim_bool, optim_bool_simd))| optim_bool != optim_bool_simd)
                    .map(|(j, (_, _))| j)
                    .collect();
                if diff_ids.len() != 0 {
                    optimized.print_marked(&diff_ids);
                    panic!("simd/non simd mismatch for test {name}, in iteration {i} at positions {diff_ids:?}");
                    //correct = false;
                    //break;
                }
                optimized_simd.compiled_network.update();
                optimized.update();
            }
        }
        //correct
        true
    }

    fn run_test<Reference: LogicSim, Other: LogicSim>(optimized: bool, iterations: usize) {
        let optimized_board = prep_cases::<Reference>(optimized);
        let optimized_scalar = prep_cases::<Other>(optimized);
        for ((name, mut optimized), (_, mut optimized_scalar)) in optimized_board
            .into_iter()
            .zip(optimized_scalar.into_iter())
        {
            dbg!(name);
            compare_boards_iter(&mut optimized, &mut optimized_scalar, iterations);
        }
    }

    fn compare_boards_iter(
        reference: &mut VcbBoard<impl LogicSim>,
        other: &mut VcbBoard<impl LogicSim>,
        iterations: usize,
    ) {
        for _ in 0..iterations {
            compare_boards(reference, other);
            other.update();
            reference.update();
        }
    }

    fn compare_boards(
        reference: &mut VcbBoard<impl LogicSim>,
        other: &mut VcbBoard<impl LogicSim>,
    ) {
        //let acc_reference = reference.compiled_network.get_acc_test();
        //let acc_other = other.compiled_network.get_acc_test();
        let state_reference = reference.make_inner_state_vec();
        let state_other = other.make_inner_state_vec();
        let diff: Vec<_> = state_reference
            .into_iter()
            .zip(state_other)
            //.zip(acc_reference.zip(acc_other))
            .enumerate()
            .filter(|(_, (bool_a, bool_b))| bool_a != bool_b)
            .collect();
        println!("--------------------------------------");
        println!("OTHER:");
        other.print_debug();
        println!("REFERENCE:");
        reference.print_debug();
        if diff.len() != 0 {
            panic!(
                "diff ids: \n{}",
                diff.iter()
                    .map(|(i, (ba, bb))| format!("{i}: {ba} {bb}"))
                    .collect::<Vec<_>>()
                    .join("\n"),
            );
        }
    }

    #[test]
    fn scalar_regression_test_unoptimized() {
        run_test::<ReferenceSim, ScalarSim>(false, 20);
    }
    #[test]
    fn scalar_regression_test_optimized() {
        run_test::<ReferenceSim, ScalarSim>(true, 20);
    }
    #[test]
    fn bitpack_regression_test_unoptimized() {
        run_test::<ReferenceSim, BitPackSim>(false, 20);
    }
    #[test]
    fn bitpack_regression_test_optimized() {
        run_test::<ReferenceSim, BitPackSim>(true, 20);
    }
    #[test]
    fn simd_regression_test_unoptimized() {
        simd_test(false);
    }
    #[test]
    fn simd_regression_test_optimized() {
        simd_test(true);
    }

    //#[test]
    //fn simd_repeated() {
    //    let mut correct: bool = true;
    //    for _ in 0..10 {
    //        correct &= simd_test(true);
    //        correct &= simd_test(false);
    //    }
    //    assert!(correct);
    //}

    #[test]
    fn basic_gate_test_scalar() {
        generic_basic_gate_test_w::<ScalarSim>();
    }
    #[test]
    fn basic_gate_test_reference() {
        generic_basic_gate_test_w::<ReferenceSim>();
    }
    #[test]
    fn basic_gate_test_simd() {
        generic_basic_gate_test_w::<SimdSim>();
    }
    #[test]
    fn basic_gate_test_bitpack() {
        generic_basic_gate_test_w::<BitPackSim>();
    }

    fn generic_basic_gate_test_w<SIM: LogicSim>() {
        basic_gate_test::<SIM>(false, false);
        basic_gate_test::<SIM>(false, true);
        basic_gate_test::<SIM>(true, false);
        basic_gate_test::<SIM>(true, true);
    }

    fn basic_gate_test<SIM: LogicSim>(optimize: bool, add_all: bool) {
        dbg!(optimize, add_all);
        //const STRATEGY: u8 = UpdateStrategy::Reference as u8;
        let mut board: VcbBoard<SIM> = VcbParser::parse_compile(
            VcbInput::BlueprintLegacy(include_str!("../test_files/gates.blueprint").to_string()),
            optimize,
        )
        .unwrap();
        board.print_debug();
        assert_eq!(
            board.make_state_vec(),
            [
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
            ]
            .iter()
            .map(|x| *x != 0)
            .collect::<Vec<bool>>()
        );
        println!("OK0");
        //TODO
        //if add_all {
        //    board.compiled_network.add_all_to_update_list()
        //};
        board.update();
        board.print_debug();
        assert_eq!(
            board.make_state_vec(),
            [
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
                1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1,
                0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
                1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 1, 1, 0,
                1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1,
                0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,
                0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
                1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0,
                0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0,
                0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 1, 1, 0, 1, 1,
                1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0,
                0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
            ]
            .iter()
            .map(|x| *x != 0)
            .collect::<Vec<bool>>()
        );
        println!("OK1");
        //TODO
        //if add_all {
        //    board.compiled_network.add_all_to_update_list()
        //};
        board.update();
        board.print_debug();
        assert_eq!(
            board.make_state_vec(),
            [
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                1, 1, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
                1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1,
                0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0,
                1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 1, 0,
                1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1,
                0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1,
                0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
                1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0,
                0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
                0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 1, 1,
                1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0,
                0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
            ]
            .iter()
            .map(|x| *x != 0)
            .collect::<Vec<bool>>()
        );
        println!("OK2");
        //TODO
        //if add_all {
        //    board.compiled_network.add_all_to_update_list()
        //};
        board.update();
        board.print_debug();
        assert_eq!(
            board.make_state_vec(),
            [
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                1, 1, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,
                1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1,
                0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0,
                1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 1, 0,
                1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1,
                0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1,
                0, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0,
                1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0,
                0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,
                0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 1, 1,
                1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0,
                0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
            ]
            .iter()
            .map(|x| *x != 0)
            .collect::<Vec<bool>>()
        );
    }
}
