// Seed: 740977259
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(posedge 1) ((1)))
  else $display(1'b0, id_2, 1, id_2, id_2 & 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
endmodule
