NON-BUS-IO signals:
--------------------
Active LOW:
===========
PC.JMP.COND.0 (active LOW)
PC.JMP.COND.1 (active LOW)
PC.JMP.COND.2 (active LOW)
PC.JMP.COND.3 (active LOW)
PC.RESET (active LOW)
MUX.selectStackPointer (active LOW)
MAR.LOADHIGH (active LOW)
MAR.LOADLOW (active LOW)
INSTREG.CONT (active LOW)
ALU.OP0 (active LOW)
ALU.OP1 (active LOW)
ALU.FLR (active LOW)
SP.CNT (active LOW)
SP.DIRDOWN (active LOW)
SP.RESET (active LOW)
CLK.HALT (active LOW)

Active HIGH:
===========
PC.CNT (active HIGH)
MUXHAT.PC_OUT_LOW (active HIGH)
MAR.INC (active HIGH)
ALU.INVB (active HIGH)
ALU.CS (active HIGH)
ALU.CC (active HIGH)
ALU.FLAGW (active HIGH)


Instruction set:
-----------------
Instruction #00 (0)
Instruction: NOP (No operation)
Pattern    : NOP
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	INSTREG.CONT


Instruction #01 (1)
Instruction: HLT (halt)
Pattern    : HLT
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	CLK.HALT
4	INSTREG.CONT


Instruction #02 (2)
Instruction: LDX (X := arg)
Pattern    : LDX #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> X_IN]	PC.CNT
4	INSTREG.CONT


Instruction #03 (3)
Instruction: LDY (Y := arg)
Pattern    : LDY #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> Y_IN]	PC.CNT
4	INSTREG.CONT


Instruction #04 (4)
Instruction: LDZ (Z := arg)
Pattern    : LDZ #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> Z_IN]	PC.CNT
4	INSTREG.CONT


Instruction #05 (5)
Instruction: LDX (X := ram(arg))
Pattern    : LDX \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> X_IN]
7	INSTREG.CONT


Instruction #06 (6)
Instruction: LDY (Y := ram(arg))
Pattern    : LDY \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> Y_IN]
7	INSTREG.CONT


Instruction #07 (7)
Instruction: LDZ (Z := ram(arg))
Pattern    : LDZ \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> Z_IN]
7	INSTREG.CONT


Instruction #08 (8)
Instruction: LDX (X := ram(ram(arg)))
Pattern    : LDX \(\$(....)\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[RAM_OUT --> X_IN]
10	INSTREG.CONT


Instruction #09 (9)
Instruction: LDY (Y := ram(ram(arg)))
Pattern    : LDY \(\$(....)\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[RAM_OUT --> Y_IN]
10	INSTREG.CONT


Instruction #0a (10)
Instruction: LDZ (Z := ram(ram(arg)))
Pattern    : LDZ \(\$(....)\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[RAM_OUT --> Z_IN]
10	INSTREG.CONT


Instruction #0b (11)
Instruction: STX (ram(arg) := X)
Pattern    : STX \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> RAM_IN]
7	INSTREG.CONT


Instruction #0c (12)
Instruction: STY (ram(arg) := Y)
Pattern    : STY \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> RAM_IN]
7	INSTREG.CONT


Instruction #0d (13)
Instruction: STZ (ram(arg) := Z)
Pattern    : STZ \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> RAM_IN]
7	INSTREG.CONT


Instruction #0e (14)
Instruction: ADDX (X := X + arg)
Pattern    : ADDX #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	MAR.INC, PC.CNT
5	BUS[ALU_OUT --> X_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #0f (15)
Instruction: ADDY (Y := Y + arg)
Pattern    : ADDY #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	MAR.INC, PC.CNT
5	BUS[ALU_OUT --> Y_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #10 (16)
Instruction: ADDZ (Z := Z + arg)
Pattern    : ADDZ #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	MAR.INC, PC.CNT
5	BUS[ALU_OUT --> Z_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #11 (17)
Instruction: SUBX (X := X + arg)
Pattern    : SUBX #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	MAR.INC, PC.CNT
5	BUS[ALU_OUT --> X_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #12 (18)
Instruction: SUBY (Y := Y + arg)
Pattern    : SUBY #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	MAR.INC, PC.CNT
5	BUS[ALU_OUT --> Y_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #13 (19)
Instruction: SUBZ (Z := Z + arg)
Pattern    : SUBZ #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	MAR.INC, PC.CNT
5	BUS[ALU_OUT --> Z_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #14 (20)
Instruction: CMPX (flags := cmp(X,arg))
Pattern    : CMPX #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	ALU.CS, MAR.INC, PC.CNT
5	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #15 (21)
Instruction: CMPY (flags := cmp(Y,arg))
Pattern    : CMPY #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	ALU.CS, MAR.INC, PC.CNT
5	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #16 (22)
Instruction: CMPZ (flags := cmp(Z,arg))
Pattern    : CMPZ #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	ALU.CS, MAR.INC, PC.CNT
5	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #17 (23)
Instruction: ADDX (X := X + ram(arg))
Pattern    : ADDX \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> X_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
9	INSTREG.CONT


Instruction #18 (24)
Instruction: ADDY (Y := Y + ram(arg))
Pattern    : ADDY \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> Y_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
9	INSTREG.CONT


Instruction #19 (25)
Instruction: ADDZ (Z := Z + ram(arg))
Pattern    : ADDZ \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> Z_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
9	INSTREG.CONT


Instruction #1a (26)
Instruction: SUBX (X := X - ram(arg))
Pattern    : SUBX \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> X_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
9	INSTREG.CONT


Instruction #1b (27)
Instruction: SUBY (Y := Y - ram(arg))
Pattern    : SUBY \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> Y_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
9	INSTREG.CONT


Instruction #1c (28)
Instruction: SUBZ (Z := Z - ram(arg))
Pattern    : SUBZ \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> Z_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
9	INSTREG.CONT


Instruction #1d (29)
Instruction: CMPX (flags := cmp(X,ram(arg)))
Pattern    : CMPX \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]	ALU.CS
8	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
9	INSTREG.CONT


Instruction #1e (30)
Instruction: CMPY (flags := cmp(Y,ram(arg)))
Pattern    : CMPY \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]	ALU.CS
8	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
9	INSTREG.CONT


Instruction #1f (31)
Instruction: CMPZ (flags := cmp(Z,ram(arg)))
Pattern    : CMPZ \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]	ALU.CS
8	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
9	INSTREG.CONT


Instruction #20 (32)
Instruction: ROLX (X := ROL(X))
Pattern    : ROLX
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> X_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #21 (33)
Instruction: ROLY (Y := ROL(Y))
Pattern    : ROLY
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Y_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #22 (34)
Instruction: ROLZ (Z := ROL(Z))
Pattern    : ROLZ
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Z_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #23 (35)
Instruction: RORX (X := ROR(X))
Pattern    : RORX
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_B_IN]
4	BUS[ALU_OUT --> X_IN]	ALU.FLAGW
5	INSTREG.CONT


Instruction #24 (36)
Instruction: RORY (Y := ROR(Y))
Pattern    : RORY
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_B_IN]
4	BUS[ALU_OUT --> Y_IN]	ALU.FLAGW
5	INSTREG.CONT


Instruction #25 (37)
Instruction: RORZ (Z := ROR(Z))
Pattern    : RORZ
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_B_IN]
4	BUS[ALU_OUT --> Z_IN]	ALU.FLAGW
5	INSTREG.CONT


Instruction #26 (38)
Instruction: NOTX (X := NOT(X))
Pattern    : NOTX
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[ZEROS --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> X_IN]	ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #27 (39)
Instruction: NOTY (Y := NOT(Y))
Pattern    : NOTY
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[ZEROS --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Y_IN]	ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #28 (40)
Instruction: NOTZ (Z := NOT(Z))
Pattern    : NOTZ
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[ZEROS --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Z_IN]	ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #29 (41)
Instruction: INCX (X := X + 1 )
Pattern    : INC X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[ZEROS --> ALU_B_IN]
4	BUS[X_OUT --> ALU_A_IN]	ALU.CS
5	BUS[ALU_OUT --> X_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #2a (42)
Instruction: INCY (Y := Y + 1 )
Pattern    : INC Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[ZEROS --> ALU_B_IN]
4	BUS[Y_OUT --> ALU_A_IN]	ALU.CS
5	BUS[ALU_OUT --> Y_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #2b (43)
Instruction: INCZ (Z := Z + 1 )
Pattern    : INC Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[ZEROS --> ALU_B_IN]
4	BUS[Z_OUT --> ALU_A_IN]	ALU.CS
5	BUS[ALU_OUT --> Z_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #2c (44)
Instruction: DECX (X := X - 1 )
Pattern    : DEC X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[ZEROS --> ALU_B_IN]
4	BUS[X_OUT --> ALU_A_IN]	ALU.CC
5	BUS[ALU_OUT --> X_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #2d (45)
Instruction: DECY (Y := Y - 1 )
Pattern    : DEC Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[ZEROS --> ALU_B_IN]
4	BUS[Y_OUT --> ALU_A_IN]	ALU.CC
5	BUS[ALU_OUT --> Y_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #2e (46)
Instruction: DECZ (Z := Z - 1 )
Pattern    : DEC Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[ZEROS --> ALU_B_IN]
4	BUS[Z_OUT --> ALU_A_IN]	ALU.CC
5	BUS[ALU_OUT --> Z_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #2f (47)
Instruction: ANDX (X := X AND arg)
Pattern    : ANDX #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	PC.CNT
5	BUS[ALU_OUT --> X_IN]	ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #30 (48)
Instruction: ANDY (Y := Y AND arg)
Pattern    : ANDY #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	PC.CNT
5	BUS[ALU_OUT --> Y_IN]	ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #31 (49)
Instruction: ANDZ (Z := Z AND arg)
Pattern    : ANDZ #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	PC.CNT
5	BUS[ALU_OUT --> Z_IN]	ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #32 (50)
Instruction: ORX (X := X OR arg)
Pattern    : ORX #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	PC.CNT
5	BUS[ALU_OUT --> X_IN]	ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #33 (51)
Instruction: ORY (Y := Y OR arg)
Pattern    : ORY #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	PC.CNT
5	BUS[ALU_OUT --> Y_IN]	ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #34 (52)
Instruction: ORZ (Z := Z OR arg)
Pattern    : ORZ #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	PC.CNT
5	BUS[ALU_OUT --> Z_IN]	ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #35 (53)
Instruction: XORX (X := X XOR arg)
Pattern    : XORX #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	PC.CNT
5	BUS[ALU_OUT --> X_IN]	ALU.OP1, ALU.FLAGW
6	INSTREG.CONT


Instruction #36 (54)
Instruction: XORY (Y := Y XOR arg)
Pattern    : XORY #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	PC.CNT
5	BUS[ALU_OUT --> Y_IN]	ALU.OP1, ALU.FLAGW
6	INSTREG.CONT


Instruction #37 (55)
Instruction: XORZ (Z := Z XOR arg)
Pattern    : XORZ #(..)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[RAM_OUT --> ALU_B_IN]	PC.CNT
5	BUS[ALU_OUT --> Z_IN]	ALU.OP1, ALU.FLAGW
6	INSTREG.CONT


Instruction #38 (56)
Instruction: ANDX (X := X AND ram(arg))
Pattern    : ANDX \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> X_IN]	ALU.OP1, ALU.OP0, ALU.FLAGW
9	INSTREG.CONT


Instruction #39 (57)
Instruction: ANDY (Y := Y AND ram(arg))
Pattern    : ANDY \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> Y_IN]	ALU.OP1, ALU.OP0, ALU.FLAGW
9	INSTREG.CONT


Instruction #3a (58)
Instruction: ANDZ (Z := Z AND ram(arg))
Pattern    : ANDZ \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> Z_IN]	ALU.OP1, ALU.OP0, ALU.FLAGW
9	INSTREG.CONT


Instruction #3b (59)
Instruction: ORX (X := X OR ram(arg))
Pattern    : ORX \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> X_IN]	ALU.OP0, ALU.FLAGW
9	INSTREG.CONT


Instruction #3c (60)
Instruction: ORY (Y := Y OR ram(arg))
Pattern    : ORY \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> Y_IN]	ALU.OP0, ALU.FLAGW
9	INSTREG.CONT


Instruction #3d (61)
Instruction: ORZ (Z := Z OR ram(arg))
Pattern    : ORZ \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> Z_IN]	ALU.OP0, ALU.FLAGW
9	INSTREG.CONT


Instruction #3e (62)
Instruction: XORX (X := X XOR ram(arg))
Pattern    : XORX \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> X_IN]	ALU.OP1, ALU.FLAGW
9	INSTREG.CONT


Instruction #3f (63)
Instruction: XORY (Y := Y XOR ram(arg))
Pattern    : XORY \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> Y_IN]	ALU.OP1, ALU.FLAGW
9	INSTREG.CONT


Instruction #40 (64)
Instruction: XORZ (Z := Z XOR ram(arg))
Pattern    : XORZ \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> Z_IN]	ALU.OP1, ALU.FLAGW
9	INSTREG.CONT


Instruction #41 (65)
Instruction: PUSHX (push(X))
Pattern    : PUSH X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	SP.CNT, SP.DIRDOWN
4	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer
5	BUS[X_OUT --> RAM_IN]
6	INSTREG.CONT


Instruction #42 (66)
Instruction: PUSHY (push(Y))
Pattern    : PUSH Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	SP.CNT, SP.DIRDOWN
4	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer
5	BUS[Y_OUT --> RAM_IN]
6	INSTREG.CONT


Instruction #43 (67)
Instruction: PUSHZ (push(Z))
Pattern    : PUSH Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	SP.CNT, SP.DIRDOWN
4	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer
5	BUS[Z_OUT --> RAM_IN]
6	INSTREG.CONT


Instruction #44 (68)
Instruction: POPX (X=pop())
Pattern    : POP X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer, SP.CNT
4	BUS[RAM_OUT --> X_IN]
5	INSTREG.CONT


Instruction #45 (69)
Instruction: POPY (Y=pop())
Pattern    : POP Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer, SP.CNT
4	BUS[RAM_OUT --> Y_IN]
5	INSTREG.CONT


Instruction #46 (70)
Instruction: POPZ (Z=pop())
Pattern    : POP Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer, SP.CNT
4	BUS[RAM_OUT --> Z_IN]
5	INSTREG.CONT


Instruction #47 (71)
Instruction: PUSHXYZ (push([x,y,z]))
Pattern    : PUSHXYZ
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	SP.CNT, SP.DIRDOWN
4	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer
5	BUS[X_OUT --> RAM_IN]
6	SP.CNT, SP.DIRDOWN
7	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer
8	BUS[Y_OUT --> RAM_IN]
9	SP.CNT, SP.DIRDOWN
10	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer
11	BUS[Z_OUT --> RAM_IN]
12	INSTREG.CONT


Instruction #48 (72)
Instruction: POPZYX ([y,z,x] = [pop(),pop(),pop()])
Pattern    : POPZYX
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer, SP.CNT
4	BUS[RAM_OUT --> Z_IN]
5	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer, SP.CNT
6	BUS[RAM_OUT --> Y_IN]
7	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer, SP.CNT
8	BUS[RAM_OUT --> X_IN]
9	INSTREG.CONT


Instruction #49 (73)
Instruction: OUT0 (out#0 := X)
Pattern    : OUT0 X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> OUTPUT_0_IN]
4	INSTREG.CONT


Instruction #4a (74)
Instruction: OUT0 (out#0 := Y)
Pattern    : OUT0 Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> OUTPUT_0_IN]
4	INSTREG.CONT


Instruction #4b (75)
Instruction: OUT0 (out#0 := Z)
Pattern    : OUT0 Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> OUTPUT_0_IN]
4	INSTREG.CONT


Instruction #4c (76)
Instruction: OUT1 (out#1 := X)
Pattern    : OUT1 X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> OUTPUT_1_IN]
4	INSTREG.CONT


Instruction #4d (77)
Instruction: OUT1 (out#1 := Y)
Pattern    : OUT1 Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> OUTPUT_1_IN]
4	INSTREG.CONT


Instruction #4e (78)
Instruction: OUT1 (out#1 := Z)
Pattern    : OUT1 Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> OUTPUT_1_IN]
4	INSTREG.CONT


Instruction #4f (79)
Instruction: OUT2 (out#2 := X)
Pattern    : OUT2 X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> OUTPUT_2_IN]
4	INSTREG.CONT


Instruction #50 (80)
Instruction: OUT2 (out#2 := Y)
Pattern    : OUT2 Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> OUTPUT_2_IN]
4	INSTREG.CONT


Instruction #51 (81)
Instruction: OUT2 (out#2 := Z)
Pattern    : OUT2 Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> OUTPUT_2_IN]
4	INSTREG.CONT


Instruction #52 (82)
Instruction: OUT3 (out#3 := X)
Pattern    : OUT3 X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> OUTPUT_3_IN]
4	INSTREG.CONT


Instruction #53 (83)
Instruction: OUT3 (out#3 := Y)
Pattern    : OUT3 Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> OUTPUT_3_IN]
4	INSTREG.CONT


Instruction #54 (84)
Instruction: OUT3 (out#3 := Z)
Pattern    : OUT3 Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> OUTPUT_3_IN]
4	INSTREG.CONT


Instruction #55 (85)
Instruction: IN0 (X := in#0)
Pattern    : IN0 X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[INPUT_0_OUT --> X_IN]
4	INSTREG.CONT


Instruction #56 (86)
Instruction: IN0 (Y := in#0)
Pattern    : IN0 Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[INPUT_0_OUT --> Y_IN]
4	INSTREG.CONT


Instruction #57 (87)
Instruction: IN0 (Z := in#0)
Pattern    : IN0 Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[INPUT_0_OUT --> Z_IN]
4	INSTREG.CONT


Instruction #58 (88)
Instruction: IN1 (X := in#1)
Pattern    : IN1 X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[INPUT_1_OUT --> X_IN]
4	INSTREG.CONT


Instruction #59 (89)
Instruction: IN1 (Y := in#1)
Pattern    : IN1 Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[INPUT_1_OUT --> Y_IN]
4	INSTREG.CONT


Instruction #5a (90)
Instruction: IN1 (Z := in#1)
Pattern    : IN1 Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[INPUT_1_OUT --> Z_IN]
4	INSTREG.CONT


Instruction #5b (91)
Instruction: IN2 (X := in#2)
Pattern    : IN2 X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[INPUT_2_OUT --> X_IN]
4	INSTREG.CONT


Instruction #5c (92)
Instruction: IN2 (Y := in#2)
Pattern    : IN2 Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[INPUT_2_OUT --> Y_IN]
4	INSTREG.CONT


Instruction #5d (93)
Instruction: IN2 (Z := in#2)
Pattern    : IN2 Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[INPUT_2_OUT --> Z_IN]
4	INSTREG.CONT


Instruction #5e (94)
Instruction: IN3 (X := in#3)
Pattern    : IN3 X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[INPUT_3_OUT --> X_IN]
4	INSTREG.CONT


Instruction #5f (95)
Instruction: IN3 (Y := in#3)
Pattern    : IN3 Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[INPUT_3_OUT --> Y_IN]
4	INSTREG.CONT


Instruction #60 (96)
Instruction: IN3 (Z := in#3)
Pattern    : IN3 Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[INPUT_3_OUT --> Z_IN]
4	INSTREG.CONT


Instruction #61 (97)
Instruction: LDX (X := ram(arg+Y))
Pattern    : LDX \$(....),Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> X_IN]
8	INSTREG.CONT


Instruction #62 (98)
Instruction: LDX (X := ram(arg+Z))
Pattern    : LDX \$(....),Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> X_IN]
8	INSTREG.CONT


Instruction #63 (99)
Instruction: LDY (Y := ram(arg+X))
Pattern    : LDY \$(....),X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> Y_IN]
8	INSTREG.CONT


Instruction #64 (100)
Instruction: LDY (Y := ram(arg+Z))
Pattern    : LDY \$(....),Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> Y_IN]
8	INSTREG.CONT


Instruction #65 (101)
Instruction: LDZ (Z := ram(arg+X))
Pattern    : LDZ \$(....),X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> Z_IN]
8	INSTREG.CONT


Instruction #66 (102)
Instruction: LDZ (Z := ram(arg+Y))
Pattern    : LDZ \$(....),Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> Z_IN]
8	INSTREG.CONT


Instruction #67 (103)
Instruction: LDX (X := ram(ram(arg+Y)))
Pattern    : LDX \(\$(....),Y\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> TMP_IN]	MAR.INC
8	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
9	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
10	BUS[ZEROS --> MAR_OFFSET_IN]
11	BUS[RAM_OUT --> X_IN]
12	INSTREG.CONT


Instruction #68 (104)
Instruction: LDX (X := ram(ram(arg+Z)))
Pattern    : LDX \(\$(....),Z\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> TMP_IN]	MAR.INC
8	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
9	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
10	BUS[ZEROS --> MAR_OFFSET_IN]
11	BUS[RAM_OUT --> X_IN]
12	INSTREG.CONT


Instruction #69 (105)
Instruction: LDY (Y := ram(ram(arg+X)))
Pattern    : LDY \(\$(....),X\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> TMP_IN]	MAR.INC
8	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
9	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
10	BUS[ZEROS --> MAR_OFFSET_IN]
11	BUS[RAM_OUT --> Y_IN]
12	INSTREG.CONT


Instruction #6a (106)
Instruction: LDY (Y := ram(ram(arg+Z)))
Pattern    : LDY \(\$(....),Z\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> TMP_IN]	MAR.INC
8	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
9	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
10	BUS[ZEROS --> MAR_OFFSET_IN]
11	BUS[RAM_OUT --> Y_IN]
12	INSTREG.CONT


Instruction #6b (107)
Instruction: LDZ (Z := ram(ram(arg+X)))
Pattern    : LDZ \(\$(....),X\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> TMP_IN]	MAR.INC
8	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
9	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
10	BUS[ZEROS --> MAR_OFFSET_IN]
11	BUS[RAM_OUT --> Z_IN]
12	INSTREG.CONT


Instruction #6c (108)
Instruction: LDZ (Z := ram(ram(arg+Y)))
Pattern    : LDZ \(\$(....),Y\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> TMP_IN]	MAR.INC
8	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
9	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
10	BUS[ZEROS --> MAR_OFFSET_IN]
11	BUS[RAM_OUT --> Z_IN]
12	INSTREG.CONT


Instruction #6d (109)
Instruction: LDX (X := ram(ram(arg)+Y))
Pattern    : LDX \(\$(....)\),Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[Y_OUT --> MAR_OFFSET_IN]
10	BUS[RAM_OUT --> X_IN]
11	INSTREG.CONT


Instruction #6e (110)
Instruction: LDX (X := ram(ram(arg)+Z))
Pattern    : LDX \(\$(....)\),Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[Z_OUT --> MAR_OFFSET_IN]
10	BUS[RAM_OUT --> X_IN]
11	INSTREG.CONT


Instruction #6f (111)
Instruction: LDY (Y := ram(ram(arg)+X))
Pattern    : LDY \(\$(....)\),X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[X_OUT --> MAR_OFFSET_IN]
10	BUS[RAM_OUT --> Y_IN]
11	INSTREG.CONT


Instruction #70 (112)
Instruction: LDY (Y := ram(ram(arg)+Z))
Pattern    : LDY \(\$(....)\),Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[Z_OUT --> MAR_OFFSET_IN]
10	BUS[RAM_OUT --> Y_IN]
11	INSTREG.CONT


Instruction #71 (113)
Instruction: LDZ (Z := ram(ram(arg)+X))
Pattern    : LDZ \(\$(....)\),X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[X_OUT --> MAR_OFFSET_IN]
10	BUS[RAM_OUT --> Z_IN]
11	INSTREG.CONT


Instruction #72 (114)
Instruction: LDZ (Z := ram(ram(arg)+Y))
Pattern    : LDZ \(\$(....)\),Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[Y_OUT --> MAR_OFFSET_IN]
10	BUS[RAM_OUT --> Z_IN]
11	INSTREG.CONT


Instruction #73 (115)
Instruction: STX (ram(arg+Y) := X)
Pattern    : STX \$(....),Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> MAR_OFFSET_IN]
7	BUS[X_OUT --> RAM_IN]
8	INSTREG.CONT


Instruction #74 (116)
Instruction: STX (ram(arg+Z) := X)
Pattern    : STX \$(....),Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> MAR_OFFSET_IN]
7	BUS[X_OUT --> RAM_IN]
8	INSTREG.CONT


Instruction #75 (117)
Instruction: STY (ram(arg+X) := Y)
Pattern    : STY \$(....),X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> MAR_OFFSET_IN]
7	BUS[Y_OUT --> RAM_IN]
8	INSTREG.CONT


Instruction #76 (118)
Instruction: STY (ram(arg+Z) := Y)
Pattern    : STY \$(....),Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> MAR_OFFSET_IN]
7	BUS[Y_OUT --> RAM_IN]
8	INSTREG.CONT


Instruction #77 (119)
Instruction: STZ (ram(arg+X) := Z)
Pattern    : STZ \$(....),X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> MAR_OFFSET_IN]
7	BUS[Z_OUT --> RAM_IN]
8	INSTREG.CONT


Instruction #78 (120)
Instruction: STZ (ram(arg+Y) := Z)
Pattern    : STZ \$(....),Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> MAR_OFFSET_IN]
7	BUS[Z_OUT --> RAM_IN]
8	INSTREG.CONT


Instruction #79 (121)
Instruction: STX (ram(ram(arg+Y)) := X)
Pattern    : STX \(\$(....),Y\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> TMP_IN]	MAR.INC
8	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
9	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
10	BUS[ZEROS --> MAR_OFFSET_IN]
11	BUS[X_OUT --> RAM_IN]
12	INSTREG.CONT


Instruction #7a (122)
Instruction: STX (ram(ram(arg+Z)) := X)
Pattern    : STX \(\$(....),Z\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> TMP_IN]	MAR.INC
8	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
9	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
10	BUS[ZEROS --> MAR_OFFSET_IN]
11	BUS[X_OUT --> RAM_IN]
12	INSTREG.CONT


Instruction #7b (123)
Instruction: STY (ram(ram(arg+X)) := Y)
Pattern    : STY \(\$(....),X\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> TMP_IN]	MAR.INC
8	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
9	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
10	BUS[ZEROS --> MAR_OFFSET_IN]
11	BUS[Y_OUT --> RAM_IN]
12	INSTREG.CONT


Instruction #7c (124)
Instruction: STY (ram(ram(arg+Z)) := Y)
Pattern    : STY \(\$(....),Z\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Z_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> TMP_IN]	MAR.INC
8	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
9	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
10	BUS[ZEROS --> MAR_OFFSET_IN]
11	BUS[Y_OUT --> RAM_IN]
12	INSTREG.CONT


Instruction #7d (125)
Instruction: STZ (ram(ram(arg+X)) := Z)
Pattern    : STZ \(\$(....),X\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[X_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> TMP_IN]	MAR.INC
8	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
9	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
10	BUS[ZEROS --> MAR_OFFSET_IN]
11	BUS[Z_OUT --> RAM_IN]
12	INSTREG.CONT


Instruction #7e (126)
Instruction: STZ (ram(ram(arg+Y)) := Z)
Pattern    : STZ \(\$(....),Y\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[Y_OUT --> MAR_OFFSET_IN]
7	BUS[RAM_OUT --> TMP_IN]	MAR.INC
8	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
9	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
10	BUS[ZEROS --> MAR_OFFSET_IN]
11	BUS[Z_OUT --> RAM_IN]
12	INSTREG.CONT


Instruction #7f (127)
Instruction: STX (ram(ram(arg)+Y) := X)
Pattern    : STX \(\$(....)\),Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[Y_OUT --> MAR_OFFSET_IN]
10	BUS[X_OUT --> RAM_IN]
11	INSTREG.CONT


Instruction #80 (128)
Instruction: STX (ram(ram(arg)+Z) := X)
Pattern    : STX \(\$(....)\),Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[Z_OUT --> MAR_OFFSET_IN]
10	BUS[X_OUT --> RAM_IN]
11	INSTREG.CONT


Instruction #81 (129)
Instruction: STY (ram(ram(arg)+X) := Y)
Pattern    : STY \(\$(....)\),X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[X_OUT --> MAR_OFFSET_IN]
10	BUS[Y_OUT --> RAM_IN]
11	INSTREG.CONT


Instruction #82 (130)
Instruction: STY (ram(ram(arg)+Z) := Y)
Pattern    : STY \(\$(....)\),Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[Z_OUT --> MAR_OFFSET_IN]
10	BUS[Y_OUT --> RAM_IN]
11	INSTREG.CONT


Instruction #83 (131)
Instruction: STZ (ram(ram(arg)+X) := Z)
Pattern    : STZ \(\$(....)\),X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[X_OUT --> MAR_OFFSET_IN]
10	BUS[Z_OUT --> RAM_IN]
11	INSTREG.CONT


Instruction #84 (132)
Instruction: STZ (ram(ram(arg)+Y) := Z)
Pattern    : STZ \(\$(....)\),Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> TMP_IN]	MAR.INC
7	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW
8	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
9	BUS[Y_OUT --> MAR_OFFSET_IN]
10	BUS[Z_OUT --> RAM_IN]
11	INSTREG.CONT


Instruction #85 (133)
Instruction: ADDXY (X := X ADD Y)
Pattern    : ADDX Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> X_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #86 (134)
Instruction: ADDXZ (X := X ADD Z)
Pattern    : ADDX Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> X_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #87 (135)
Instruction: ADDYX (Y := Y ADD X)
Pattern    : ADDY X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Y_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #88 (136)
Instruction: ADDYZ (Y := Y ADD Z)
Pattern    : ADDY Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Y_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #89 (137)
Instruction: ADDZX (Z := Z ADD X)
Pattern    : ADDZ X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Z_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #8a (138)
Instruction: ADDZY (Z := Z ADD Y)
Pattern    : ADDZ Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Z_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #8b (139)
Instruction: SUBXY (X := X SUB Y)
Pattern    : SUBX Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> X_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW, ALU.INVB
6	INSTREG.CONT


Instruction #8c (140)
Instruction: SUBXZ (X := X SUB Z)
Pattern    : SUBX Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> X_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW, ALU.INVB
6	INSTREG.CONT


Instruction #8d (141)
Instruction: SUBYX (Y := Y SUB X)
Pattern    : SUBY X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Y_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW, ALU.INVB
6	INSTREG.CONT


Instruction #8e (142)
Instruction: SUBYZ (Y := Y SUB Z)
Pattern    : SUBY Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Y_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW, ALU.INVB
6	INSTREG.CONT


Instruction #8f (143)
Instruction: SUBZX (Z := Z SUB X)
Pattern    : SUBZ X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Z_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW, ALU.INVB
6	INSTREG.CONT


Instruction #90 (144)
Instruction: SUBZY (Z := Z SUB Y)
Pattern    : SUBZ Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Z_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW, ALU.INVB
6	INSTREG.CONT


Instruction #91 (145)
Instruction: ANDXY (X := X AND Y)
Pattern    : ANDX Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> X_IN]	ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #92 (146)
Instruction: ANDXZ (X := X AND Z)
Pattern    : ANDX Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> X_IN]	ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #93 (147)
Instruction: ANDYX (Y := Y AND X)
Pattern    : ANDY X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Y_IN]	ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #94 (148)
Instruction: ANDYZ (Y := Y AND Z)
Pattern    : ANDY Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Y_IN]	ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #95 (149)
Instruction: ANDZX (Z := Z AND X)
Pattern    : ANDZ X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Z_IN]	ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #96 (150)
Instruction: ANDZY (Z := Z AND Y)
Pattern    : ANDZ Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Z_IN]	ALU.OP1, ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #97 (151)
Instruction: ORXY (X := X OR Y)
Pattern    : ORX Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> X_IN]	ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #98 (152)
Instruction: ORXZ (X := X OR Z)
Pattern    : ORX Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> X_IN]	ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #99 (153)
Instruction: ORYX (Y := Y OR X)
Pattern    : ORY X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Y_IN]	ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #9a (154)
Instruction: ORYZ (Y := Y OR Z)
Pattern    : ORY Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Y_IN]	ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #9b (155)
Instruction: ORZX (Z := Z OR X)
Pattern    : ORZ X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Z_IN]	ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #9c (156)
Instruction: ORZY (Z := Z OR Y)
Pattern    : ORZ Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Z_IN]	ALU.OP0, ALU.FLAGW
6	INSTREG.CONT


Instruction #9d (157)
Instruction: XORXY (X := X XOR Y)
Pattern    : XORX Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> X_IN]	ALU.OP1, ALU.FLAGW
6	INSTREG.CONT


Instruction #9e (158)
Instruction: XORXZ (X := X XOR Z)
Pattern    : XORX Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> X_IN]	ALU.OP1, ALU.FLAGW
6	INSTREG.CONT


Instruction #9f (159)
Instruction: XORYX (Y := Y XOR X)
Pattern    : XORY X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Y_IN]	ALU.OP1, ALU.FLAGW
6	INSTREG.CONT


Instruction #a0 (160)
Instruction: XORYZ (Y := Y XOR Z)
Pattern    : XORY Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Y_IN]	ALU.OP1, ALU.FLAGW
6	INSTREG.CONT


Instruction #a1 (161)
Instruction: XORZX (Z := Z XOR X)
Pattern    : XORZ X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Z_IN]	ALU.OP1, ALU.FLAGW
6	INSTREG.CONT


Instruction #a2 (162)
Instruction: XORZY (Z := Z XOR Y)
Pattern    : XORZ Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]
5	BUS[ALU_OUT --> Z_IN]	ALU.OP1, ALU.FLAGW
6	INSTREG.CONT


Instruction #a3 (163)
Instruction: CMPX (flags := cmp(X,Y))
Pattern    : CMPX,Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]	ALU.CS
5	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #a4 (164)
Instruction: CMPX (flags := cmp(X,Z))
Pattern    : CMPX,Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]	ALU.CS
5	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #a5 (165)
Instruction: CMPY (flags := cmp(Y,X))
Pattern    : CMPY,X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]	ALU.CS
5	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #a6 (166)
Instruction: CMPY (flags := cmp(Y,Z))
Pattern    : CMPY,Z
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> ALU_A_IN]
4	BUS[Z_OUT --> ALU_B_IN]	ALU.CS
5	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #a7 (167)
Instruction: CMPZ (flags := cmp(Z,X))
Pattern    : CMPZ,X
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[X_OUT --> ALU_B_IN]	ALU.CS
5	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #a8 (168)
Instruction: CMPZ (flags := cmp(Z,Y))
Pattern    : CMPZ,Y
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> ALU_A_IN]
4	BUS[Y_OUT --> ALU_B_IN]	ALU.CS
5	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
6	INSTREG.CONT


Instruction #a9 (169)
Instruction: TXY (Y := X)
Pattern    : TXY
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> Y_IN]
4	INSTREG.CONT


Instruction #aa (170)
Instruction: TXZ (Z := X)
Pattern    : TXZ
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[X_OUT --> Z_IN]
4	INSTREG.CONT


Instruction #ab (171)
Instruction: TYX (X := Y)
Pattern    : TYX
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> X_IN]
4	INSTREG.CONT


Instruction #ac (172)
Instruction: TYZ (Z := Y)
Pattern    : TYZ
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Y_OUT --> Z_IN]
4	INSTREG.CONT


Instruction #ad (173)
Instruction: TZX (X := Z)
Pattern    : TZX
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> X_IN]
4	INSTREG.CONT


Instruction #ae (174)
Instruction: TZY (Y := Z)
Pattern    : TZY
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[Z_OUT --> Y_IN]
4	INSTREG.CONT


Instruction #af (175)
Instruction: ROL (ram(arg):=ROL(ram(arg)))
Pattern    : ROL \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]
8	BUS[ALU_OUT --> RAM_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
9	INSTREG.CONT


Instruction #b0 (176)
Instruction: ROR (ram(arg):=ROR(ram(arg)))
Pattern    : ROR \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> ALU_B_IN]
7	BUS[ALU_OUT --> RAM_IN]	ALU.FLAGW
8	INSTREG.CONT


Instruction #b1 (177)
Instruction: NOT (ram(arg):=NOT(ram(arg)))
Pattern    : NOT \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[ZEROS --> ALU_A_IN]
7	BUS[RAM_OUT --> ALU_B_IN]	ALU.CC
8	BUS[ALU_OUT --> RAM_IN]	ALU.OP0, ALU.INVB, ALU.FLAGW
9	INSTREG.CONT


Instruction #b2 (178)
Instruction: INC (ram(arg):=INC(ram(arg)))
Pattern    : INC \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[ZEROS --> ALU_B_IN]
7	BUS[RAM_OUT --> ALU_A_IN]	ALU.CS
8	BUS[ALU_OUT --> RAM_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.FLAGW
9	INSTREG.CONT


Instruction #b3 (179)
Instruction: DEC (ram(arg):=DEC(ram(arg)))
Pattern    : DEC \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[ZEROS --> ALU_B_IN]
7	BUS[RAM_OUT --> ALU_A_IN]	ALU.CC
8	BUS[ALU_OUT --> RAM_IN]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.INVB, ALU.FLAGW
9	INSTREG.CONT


Instruction #b4 (180)
Instruction: SEC (flags.c=true)
Pattern    : SEC
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	ALU.CS
4	INSTREG.CONT


Instruction #b5 (181)
Instruction: CLC (flags.c=false)
Pattern    : CLC
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	ALU.CC
4	INSTREG.CONT


Instruction #b6 (182)
Instruction: JMP (if (true) pc=arg)
Pattern    : JMP \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.0, PC.JMP.COND.1, PC.JMP.COND.2, PC.JMP.COND.3
6	INSTREG.CONT


Instruction #b7 (183)
Instruction: JMP (pc=ram(arg))
Pattern    : JMP \(\$(....)\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> PC_JMP_H_IN]	MAR.INC
7	BUS[RAM_OUT --> PC_JMP_L_IN]
8	PC.JMP.COND.0, PC.JMP.COND.1, PC.JMP.COND.2, PC.JMP.COND.3
9	INSTREG.CONT


Instruction #b8 (184)
Instruction: BEQ (if (z==1) pc=arg)
Pattern    : BEQ \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.0
6	INSTREG.CONT


Instruction #b9 (185)
Instruction: BNE (if (z==0) pc=arg)
Pattern    : BNE \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.1
6	INSTREG.CONT


Instruction #ba (186)
Instruction: BCS (if (c==1) pc=arg)
Pattern    : BCS \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.0, PC.JMP.COND.1
6	INSTREG.CONT


Instruction #bb (187)
Instruction: BCC (if (c==0) pc=arg)
Pattern    : BCC \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.2
6	INSTREG.CONT


Instruction #bc (188)
Instruction: BMI (if (n==1) pc=arg)
Pattern    : BMI \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.0, PC.JMP.COND.2
6	INSTREG.CONT


Instruction #bd (189)
Instruction: BPL (if (n==0) pc=arg)
Pattern    : BPL \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.1, PC.JMP.COND.2
6	INSTREG.CONT


Instruction #be (190)
Instruction: BVS (if (v==1) pc=arg)
Pattern    : BVS \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.0, PC.JMP.COND.1, PC.JMP.COND.2
6	INSTREG.CONT


Instruction #bf (191)
Instruction: BVC (if (v==0) pc=arg)
Pattern    : BVC \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.3
6	INSTREG.CONT


Instruction #c0 (192)
Instruction: BHI (if (c==1 && z==0) pc=arg)
Pattern    : BHI \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.0, PC.JMP.COND.3
6	INSTREG.CONT


Instruction #c1 (193)
Instruction: BLS (if (c==0 | z==1) pc=arg)
Pattern    : BLS \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.1, PC.JMP.COND.3
6	INSTREG.CONT


Instruction #c2 (194)
Instruction: BGE (if (n==v) pc=arg)
Pattern    : BGE \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.0, PC.JMP.COND.1, PC.JMP.COND.3
6	INSTREG.CONT


Instruction #c3 (195)
Instruction: BLT (if (n!=v) pc=arg)
Pattern    : BLT \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.2, PC.JMP.COND.3
6	INSTREG.CONT


Instruction #c4 (196)
Instruction: BGT (if (z==0 && n==v) pc=arg)
Pattern    : BGT \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.0, PC.JMP.COND.2, PC.JMP.COND.3
6	INSTREG.CONT


Instruction #c5 (197)
Instruction: BLE (if (z==1 | n!=v) pc=arg)
Pattern    : BLE \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT
5	PC.JMP.COND.1, PC.JMP.COND.2, PC.JMP.COND.3
6	INSTREG.CONT


Instruction #c6 (198)
Instruction: JSR (if (cond) pc=address, push returnaddress)
Pattern    : JSR \$(....)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC, SP.CNT, SP.DIRDOWN
4	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT, SP.CNT, SP.DIRDOWN
5	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer
6	BUS[PC_OUT --> RAM_IN]
7	BUS[FLOATING --> NO_INPUT]
8	MAR.INC
9	BUS[PC_OUT --> RAM_IN]	MUXHAT.PC_OUT_LOW
10	PC.JMP.COND.0, PC.JMP.COND.1, PC.JMP.COND.2, PC.JMP.COND.3
11	INSTREG.CONT


Instruction #c7 (199)
Instruction: JSR (if (cond) pc=ram($address), push returnaddress)
Pattern    : JSR \(\$(....)\)
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[RAM_OUT --> TMP_IN]	MAR.INC, PC.CNT
4	BUS[RAM_OUT --> NO_INPUT]	MAR.LOADLOW, PC.CNT
5	BUS[TMP_OUT --> NO_INPUT]	MAR.LOADHIGH
6	BUS[RAM_OUT --> PC_JMP_H_IN]	PC.CNT, MAR.INC, SP.CNT, SP.DIRDOWN
7	BUS[RAM_OUT --> PC_JMP_L_IN]	PC.CNT, SP.CNT, SP.DIRDOWN
8	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer
9	BUS[PC_OUT --> RAM_IN]
10	BUS[FLOATING --> NO_INPUT]
11	MAR.INC
12	BUS[PC_OUT --> RAM_IN]	MUXHAT.PC_OUT_LOW
13	PC.JMP.COND.0, PC.JMP.COND.1, PC.JMP.COND.2, PC.JMP.COND.3
14	INSTREG.CONT


Instruction #c8 (200)
Instruction: RTS (pc=pop())
Pattern    : RTS
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	MAR.LOADHIGH, MAR.LOADLOW, MUX.selectStackPointer
4	BUS[RAM_OUT --> PC_JMP_H_IN]	MAR.INC, SP.CNT
5	BUS[RAM_OUT --> PC_JMP_L_IN]	SP.CNT
6	PC.JMP.COND.0, PC.JMP.COND.1, PC.JMP.COND.2, PC.JMP.COND.3
7	INSTREG.CONT


Instruction #fe (254)
Instruction: RAMLOAD (RAMLOAD)
Pattern    : RAMLOAD
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[ZEROS --> MAR_OFFSET_IN]
4	BUS[FLOATING --> NO_INPUT]	MAR.LOADHIGH
5	BUS[FLOATING --> NO_INPUT]	MAR.LOADLOW
6	BUS[FLOATING --> NO_INPUT]	MAR.INC
7	BUS[FLOATING --> RAM_IN]
8	BUS[FLOATING --> NO_INPUT]
9	INSTREG.CONT


Instruction #ff (255)
Instruction: RESETPC (RESETPC)
Pattern    : RESETPC
Microcode steps:
0	BUS[ZEROS --> MAR_OFFSET_IN]	MAR.LOADHIGH, MAR.LOADLOW
1	BUS[RAM_OUT --> INSTREG_IN]	PC.CNT
2	BUS[ZEROS --> NO_INPUT]	MAR.INC
3	BUS[ZEROS --> MAR_OFFSET_IN]	SP.RESET
4	BUS[ZEROS --> X_IN]	MAR.LOADHIGH
5	BUS[ZEROS --> Y_IN]	MAR.LOADLOW
6	BUS[ZEROS --> Z_IN]
7	BUS[ZEROS --> TMP_IN]
8	BUS[ZEROS --> ALU_A_IN]
9	BUS[ZEROS --> ALU_B_IN]	ALU.CC
10	BUS[ALU_OUT --> NO_INPUT]	ALU.FLR, ALU.OP1, ALU.OP0, ALU.CC, ALU.FLR, ALU.FLAGW
11	BUS[ZEROS --> PC_JMP_H_IN]
12	BUS[ZEROS --> PC_JMP_L_IN]
13	PC.JMP.COND.0, PC.JMP.COND.1, PC.JMP.COND.2, PC.JMP.COND.3
14	INSTREG.CONT






Instruction set summary:
-------------------------
#00   NOP                  No operation                                     na                 4
#01   HLT                  halt                                             na                 5
#02   LDX #(..)            X := arg                                         immediate          5
#03   LDY #(..)            Y := arg                                         immediate          5
#04   LDZ #(..)            Z := arg                                         immediate          5
#05   LDX \$(....)         X := ram(arg)                                    absolute           8
#06   LDY \$(....)         Y := ram(arg)                                    absolute           8
#07   LDZ \$(....)         Z := ram(arg)                                    absolute           8
#08   LDX \(\$(....)\)     X := ram(ram(arg))                               indirect           11
#09   LDY \(\$(....)\)     Y := ram(ram(arg))                               indirect           11
#0a   LDZ \(\$(....)\)     Z := ram(ram(arg))                               indirect           11
#0b   STX \$(....)         ram(arg) := X                                    absolute           8
#0c   STY \$(....)         ram(arg) := Y                                    absolute           8
#0d   STZ \$(....)         ram(arg) := Z                                    absolute           8
#0e   ADDX #(..)           X := X + arg                                     immediate          7
#0f   ADDY #(..)           Y := Y + arg                                     immediate          7
#10   ADDZ #(..)           Z := Z + arg                                     immediate          7
#11   SUBX #(..)           X := X + arg                                     immediate          7
#12   SUBY #(..)           Y := Y + arg                                     immediate          7
#13   SUBZ #(..)           Z := Z + arg                                     immediate          7
#14   CMPX #(..)           flags := cmp(X,arg)                              immediate          7
#15   CMPY #(..)           flags := cmp(Y,arg)                              immediate          7
#16   CMPZ #(..)           flags := cmp(Z,arg)                              immediate          7
#17   ADDX \$(....)        X := X + ram(arg)                                absolute           10
#18   ADDY \$(....)        Y := Y + ram(arg)                                absolute           10
#19   ADDZ \$(....)        Z := Z + ram(arg)                                absolute           10
#1a   SUBX \$(....)        X := X - ram(arg)                                absolute           10
#1b   SUBY \$(....)        Y := Y - ram(arg)                                absolute           10
#1c   SUBZ \$(....)        Z := Z - ram(arg)                                absolute           10
#1d   CMPX \$(....)        flags := cmp(X,ram(arg))                         absolute           10
#1e   CMPY \$(....)        flags := cmp(Y,ram(arg))                         absolute           10
#1f   CMPZ \$(....)        flags := cmp(Z,ram(arg))                         absolute           10
#20   ROLX                 X := ROL(X)                                      na                 7
#21   ROLY                 Y := ROL(Y)                                      na                 7
#22   ROLZ                 Z := ROL(Z)                                      na                 7
#23   RORX                 X := ROR(X)                                      na                 6
#24   RORY                 Y := ROR(Y)                                      na                 6
#25   RORZ                 Z := ROR(Z)                                      na                 6
#26   NOTX                 X := NOT(X)                                      na                 7
#27   NOTY                 Y := NOT(Y)                                      na                 7
#28   NOTZ                 Z := NOT(Z)                                      na                 7
#29   INC X                X := X + 1                                       na                 7
#2a   INC Y                Y := Y + 1                                       na                 7
#2b   INC Z                Z := Z + 1                                       na                 7
#2c   DEC X                X := X - 1                                       na                 7
#2d   DEC Y                Y := Y - 1                                       na                 7
#2e   DEC Z                Z := Z - 1                                       na                 7
#2f   ANDX #(..)           X := X AND arg                                   immediate          7
#30   ANDY #(..)           Y := Y AND arg                                   immediate          7
#31   ANDZ #(..)           Z := Z AND arg                                   immediate          7
#32   ORX #(..)            X := X OR arg                                    immediate          7
#33   ORY #(..)            Y := Y OR arg                                    immediate          7
#34   ORZ #(..)            Z := Z OR arg                                    immediate          7
#35   XORX #(..)           X := X XOR arg                                   immediate          7
#36   XORY #(..)           Y := Y XOR arg                                   immediate          7
#37   XORZ #(..)           Z := Z XOR arg                                   immediate          7
#38   ANDX \$(....)        X := X AND ram(arg)                              absolute           10
#39   ANDY \$(....)        Y := Y AND ram(arg)                              absolute           10
#3a   ANDZ \$(....)        Z := Z AND ram(arg)                              absolute           10
#3b   ORX \$(....)         X := X OR ram(arg)                               absolute           10
#3c   ORY \$(....)         Y := Y OR ram(arg)                               absolute           10
#3d   ORZ \$(....)         Z := Z OR ram(arg)                               absolute           10
#3e   XORX \$(....)        X := X XOR ram(arg)                              absolute           10
#3f   XORY \$(....)        Y := Y XOR ram(arg)                              absolute           10
#40   XORZ \$(....)        Z := Z XOR ram(arg)                              absolute           10
#41   PUSH X               push(X)                                          na                 7
#42   PUSH Y               push(Y)                                          na                 7
#43   PUSH Z               push(Z)                                          na                 7
#44   POP X                X=pop()                                          na                 6
#45   POP Y                Y=pop()                                          na                 6
#46   POP Z                Z=pop()                                          na                 6
#47   PUSHXYZ              push([x,y,z])                                    na                 13
#48   POPZYX               [y,z,x] = [pop(),pop(),pop()]                    na                 10
#49   OUT0 X               out#0 := X                                       na                 5
#4a   OUT0 Y               out#0 := Y                                       na                 5
#4b   OUT0 Z               out#0 := Z                                       na                 5
#4c   OUT1 X               out#1 := X                                       na                 5
#4d   OUT1 Y               out#1 := Y                                       na                 5
#4e   OUT1 Z               out#1 := Z                                       na                 5
#4f   OUT2 X               out#2 := X                                       na                 5
#50   OUT2 Y               out#2 := Y                                       na                 5
#51   OUT2 Z               out#2 := Z                                       na                 5
#52   OUT3 X               out#3 := X                                       na                 5
#53   OUT3 Y               out#3 := Y                                       na                 5
#54   OUT3 Z               out#3 := Z                                       na                 5
#55   IN0 X                X := in#0                                        na                 5
#56   IN0 Y                Y := in#0                                        na                 5
#57   IN0 Z                Z := in#0                                        na                 5
#58   IN1 X                X := in#1                                        na                 5
#59   IN1 Y                Y := in#1                                        na                 5
#5a   IN1 Z                Z := in#1                                        na                 5
#5b   IN2 X                X := in#2                                        na                 5
#5c   IN2 Y                Y := in#2                                        na                 5
#5d   IN2 Z                Z := in#2                                        na                 5
#5e   IN3 X                X := in#3                                        na                 5
#5f   IN3 Y                Y := in#3                                        na                 5
#60   IN3 Z                Z := in#3                                        na                 5
#61   LDX \$(....),Y       X := ram(arg+Y)                                  absolute indexed   9
#62   LDX \$(....),Z       X := ram(arg+Z)                                  absolute indexed   9
#63   LDY \$(....),X       Y := ram(arg+X)                                  absolute indexed   9
#64   LDY \$(....),Z       Y := ram(arg+Z)                                  absolute indexed   9
#65   LDZ \$(....),X       Z := ram(arg+X)                                  absolute indexed   9
#66   LDZ \$(....),Y       Z := ram(arg+Y)                                  absolute indexed   9
#67   LDX \(\$(....),Y\)   X := ram(ram(arg+Y))                             indexed indirect   13
#68   LDX \(\$(....),Z\)   X := ram(ram(arg+Z))                             indexed indirect   13
#69   LDY \(\$(....),X\)   Y := ram(ram(arg+X))                             indexed indirect   13
#6a   LDY \(\$(....),Z\)   Y := ram(ram(arg+Z))                             indexed indirect   13
#6b   LDZ \(\$(....),X\)   Z := ram(ram(arg+X))                             indexed indirect   13
#6c   LDZ \(\$(....),Y\)   Z := ram(ram(arg+Y))                             indexed indirect   13
#6d   LDX \(\$(....)\),Y   X := ram(ram(arg)+Y)                             indirect indexed   12
#6e   LDX \(\$(....)\),Z   X := ram(ram(arg)+Z)                             indirect indexed   12
#6f   LDY \(\$(....)\),X   Y := ram(ram(arg)+X)                             indirect indexed   12
#70   LDY \(\$(....)\),Z   Y := ram(ram(arg)+Z)                             indirect indexed   12
#71   LDZ \(\$(....)\),X   Z := ram(ram(arg)+X)                             indirect indexed   12
#72   LDZ \(\$(....)\),Y   Z := ram(ram(arg)+Y)                             indirect indexed   12
#73   STX \$(....),Y       ram(arg+Y) := X                                  absolute indexed   9
#74   STX \$(....),Z       ram(arg+Z) := X                                  absolute indexed   9
#75   STY \$(....),X       ram(arg+X) := Y                                  absolute indexed   9
#76   STY \$(....),Z       ram(arg+Z) := Y                                  absolute indexed   9
#77   STZ \$(....),X       ram(arg+X) := Z                                  absolute indexed   9
#78   STZ \$(....),Y       ram(arg+Y) := Z                                  absolute indexed   9
#79   STX \(\$(....),Y\)   ram(ram(arg+Y)) := X                             indexed indirect   13
#7a   STX \(\$(....),Z\)   ram(ram(arg+Z)) := X                             indexed indirect   13
#7b   STY \(\$(....),X\)   ram(ram(arg+X)) := Y                             indexed indirect   13
#7c   STY \(\$(....),Z\)   ram(ram(arg+Z)) := Y                             indexed indirect   13
#7d   STZ \(\$(....),X\)   ram(ram(arg+X)) := Z                             indexed indirect   13
#7e   STZ \(\$(....),Y\)   ram(ram(arg+Y)) := Z                             indexed indirect   13
#7f   STX \(\$(....)\),Y   ram(ram(arg)+Y) := X                             indirect indexed   12
#80   STX \(\$(....)\),Z   ram(ram(arg)+Z) := X                             indirect indexed   12
#81   STY \(\$(....)\),X   ram(ram(arg)+X) := Y                             indirect indexed   12
#82   STY \(\$(....)\),Z   ram(ram(arg)+Z) := Y                             indirect indexed   12
#83   STZ \(\$(....)\),X   ram(ram(arg)+X) := Z                             indirect indexed   12
#84   STZ \(\$(....)\),Y   ram(ram(arg)+Y) := Z                             indirect indexed   12
#85   ADDX Y               X := X ADD Y                                     na                 7
#86   ADDX Z               X := X ADD Z                                     na                 7
#87   ADDY X               Y := Y ADD X                                     na                 7
#88   ADDY Z               Y := Y ADD Z                                     na                 7
#89   ADDZ X               Z := Z ADD X                                     na                 7
#8a   ADDZ Y               Z := Z ADD Y                                     na                 7
#8b   SUBX Y               X := X SUB Y                                     na                 7
#8c   SUBX Z               X := X SUB Z                                     na                 7
#8d   SUBY X               Y := Y SUB X                                     na                 7
#8e   SUBY Z               Y := Y SUB Z                                     na                 7
#8f   SUBZ X               Z := Z SUB X                                     na                 7
#90   SUBZ Y               Z := Z SUB Y                                     na                 7
#91   ANDX Y               X := X AND Y                                     na                 7
#92   ANDX Z               X := X AND Z                                     na                 7
#93   ANDY X               Y := Y AND X                                     na                 7
#94   ANDY Z               Y := Y AND Z                                     na                 7
#95   ANDZ X               Z := Z AND X                                     na                 7
#96   ANDZ Y               Z := Z AND Y                                     na                 7
#97   ORX Y                X := X OR Y                                      na                 7
#98   ORX Z                X := X OR Z                                      na                 7
#99   ORY X                Y := Y OR X                                      na                 7
#9a   ORY Z                Y := Y OR Z                                      na                 7
#9b   ORZ X                Z := Z OR X                                      na                 7
#9c   ORZ Y                Z := Z OR Y                                      na                 7
#9d   XORX Y               X := X XOR Y                                     na                 7
#9e   XORX Z               X := X XOR Z                                     na                 7
#9f   XORY X               Y := Y XOR X                                     na                 7
#a0   XORY Z               Y := Y XOR Z                                     na                 7
#a1   XORZ X               Z := Z XOR X                                     na                 7
#a2   XORZ Y               Z := Z XOR Y                                     na                 7
#a3   CMPX,Y               flags := cmp(X,Y)                                na                 7
#a4   CMPX,Z               flags := cmp(X,Z)                                na                 7
#a5   CMPY,X               flags := cmp(Y,X)                                na                 7
#a6   CMPY,Z               flags := cmp(Y,Z)                                na                 7
#a7   CMPZ,X               flags := cmp(Z,X)                                na                 7
#a8   CMPZ,Y               flags := cmp(Z,Y)                                na                 7
#a9   TXY                  Y := X                                           na                 5
#aa   TXZ                  Z := X                                           na                 5
#ab   TYX                  X := Y                                           na                 5
#ac   TYZ                  Z := Y                                           na                 5
#ad   TZX                  X := Z                                           na                 5
#ae   TZY                  Y := Z                                           na                 5
#af   ROL \$(....)         ram(arg):=ROL(ram(arg))                          absolute           10
#b0   ROR \$(....)         ram(arg):=ROR(ram(arg))                          absolute           9
#b1   NOT \$(....)         ram(arg):=NOT(ram(arg))                          absolute           10
#b2   INC \$(....)         ram(arg):=INC(ram(arg))                          absolute           10
#b3   DEC \$(....)         ram(arg):=DEC(ram(arg))                          absolute           10
#b4   SEC                  flags.c=true                                     na                 5
#b5   CLC                  flags.c=false                                    na                 5
#b6   JMP \$(....)         if (true) pc=arg                                 absolute           7
#b7   JMP \(\$(....)\)     pc=ram(arg)                                      indirect           10
#b8   BEQ \$(....)         if (z==1) pc=arg                                 absolute           7
#b9   BNE \$(....)         if (z==0) pc=arg                                 absolute           7
#ba   BCS \$(....)         if (c==1) pc=arg                                 absolute           7
#bb   BCC \$(....)         if (c==0) pc=arg                                 absolute           7
#bc   BMI \$(....)         if (n==1) pc=arg                                 absolute           7
#bd   BPL \$(....)         if (n==0) pc=arg                                 absolute           7
#be   BVS \$(....)         if (v==1) pc=arg                                 absolute           7
#bf   BVC \$(....)         if (v==0) pc=arg                                 absolute           7
#c0   BHI \$(....)         if (c==1 && z==0) pc=arg                         absolute           7
#c1   BLS \$(....)         if (c==0 | z==1) pc=arg                          absolute           7
#c2   BGE \$(....)         if (n==v) pc=arg                                 absolute           7
#c3   BLT \$(....)         if (n!=v) pc=arg                                 absolute           7
#c4   BGT \$(....)         if (z==0 && n==v) pc=arg                         absolute           7
#c5   BLE \$(....)         if (z==1 | n!=v) pc=arg                          absolute           7
#c6   JSR \$(....)         if (cond) pc=address, push returnaddress         absolute           12
#c7   JSR \(\$(....)\)     if (cond) pc=ram($address), push returnaddress   indirect           15
#c8   RTS                  pc=pop()                                         na                 8
#fe   RAMLOAD              RAMLOAD                                          na                 10
#ff   RESETPC              RESETPC                                          na                 15

