{
    "title": "RV32IM pipeline implementation group7",
    "description": "This Git repository contains the implementation of a RISC32IM processor pipeline using Verilog. The pipeline includes stages for instruction fetch, decode, execute, memory access, and write-back. The implementation includes a testbench for verification.",
    "category": {
        "title": "Advanced Computer Architecture (CO502)",
        "code": "co502",
        "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/"
    },
    "project_url": "https://projects.ce.pdn.ac.lk/co502/e18/RV32IM-pipeline-implementation-group7/",
    "repo_url": "https://github.com/cepdnaclk/e18-co502-RV32IM-pipeline-implementation-group7",
    "page_url": "https://cepdnaclk.github.io/e18-co502-RV32IM-pipeline-implementation-group7",
    "api_url": "https://api.ce.pdn.ac.lk/projects/v1/co502/E18/RV32IM-pipeline-implementation-group7/",
    "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
    "team": {
        "E/18/073": {
            "name": "Tharindu Dhananjaya",
            "email": "e18073@eng.pdn.ac.lk",
            "website": "",
            "github": "https://github.com/dhananjayawmt",
            "linkedin": "https://www.linkedin.com/in/dhananjaya-weerasinghe-35711b1a5/",
            "researchgate": "https://www.researchgate.net/profile/Tharindu-Dhananjaya-4",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E18/073",
            "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18073.jpg",
            "profile_url": "https://people.ce.pdn.ac.lk/students/e18/073/"
        },
        "E/18/214": {
            "name": "Kushan Manahara",
            "email": "e18214@eng.pdn.ac.lk",
            "website": "",
            "github": "https://github.com/KushanManahara",
            "linkedin": "http://www.linkedin.com/in/kushan-manahara",
            "researchgate": "https://www.researchgate.net/profile/Kushan-Manahara",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/students/E18/214",
            "profile_image": "https://people.ce.pdn.ac.lk/images/students/e18/e18214.jpg",
            "profile_url": "https://people.ce.pdn.ac.lk/students/e18/214/"
        }
    },
    "supervisors": {
        "isurunawinne@eng.pdn.ac.lk": {
            "name": "",
            "email": "isurunawinne@eng.pdn.ac.lk",
            "profile_url": "https://people.ce.pdn.ac.lk/staff/academic/isuru-nawinne/",
            "profile_image": "https://people.ce.pdn.ac.lk//images/staff/academic-staff/isuru-nawinne.png",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/staff/isurunawinne",
            "website": "#",
            "linkedin": "https://www.linkedin.com/in/isuru-nawinne-73302833/",
            "researchgate": "https://www.researchgate.net/profile/Isuru-Nawinne",
            "google_scholar": "https://scholar.google.com/citations?hl=en&user=8qqGvuwAAAAJ"
        },
        "mahanamaw@eng.pdn.ac.lk": {
            "name": "",
            "email": "mahanamaw@eng.pdn.ac.lk",
            "profile_url": "https://people.ce.pdn.ac.lk/staff/academic/mahanama-wickramasinghe/",
            "profile_image": "https://people.ce.pdn.ac.lk//images/staff/academic-staff/mahanama-wickramasinghe.jpg",
            "api_url": "https://api.ce.pdn.ac.lk/people/v1/staff/mahanamaw",
            "website": "#",
            "linkedin": "https://www.linkedin.com/in/mahanama",
            "researchgate": "https://www.researchgate.net/profile/Mahanama-Wickramsinghe",
            "google_scholar": "https://scholar.google.com/citations?hl=en&user=kuoZpZEAAAAJ"
        }
    },
    "tags": [
        "RV32IM",
        "RISC-V",
        "Computer Architecture",
        "Verilog"
    ]
}