#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000267f938c640 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000267f938c7d0 .scope module, "tb" "tb" 3 78;
 .timescale -12 -12;
L_00000267f938d3c0 .functor NOT 1, L_00000267f93e2970, C4<0>, C4<0>, C4<0>;
L_00000267f938d190 .functor XOR 1, L_00000267f93e20b0, L_00000267f93e2e70, C4<0>, C4<0>;
L_00000267f938d4a0 .functor XOR 1, L_00000267f938d190, L_00000267f93e1a70, C4<0>, C4<0>;
v00000267f935dde0_0 .net *"_ivl_10", 0 0, L_00000267f93e1a70;  1 drivers
v00000267f935cee0_0 .net *"_ivl_12", 0 0, L_00000267f938d4a0;  1 drivers
v00000267f935d2a0_0 .net *"_ivl_2", 0 0, L_00000267f93e1d90;  1 drivers
v00000267f935d0c0_0 .net *"_ivl_4", 0 0, L_00000267f93e20b0;  1 drivers
v00000267f935d340_0 .net *"_ivl_6", 0 0, L_00000267f93e2e70;  1 drivers
v00000267f935d520_0 .net *"_ivl_8", 0 0, L_00000267f938d190;  1 drivers
v00000267f935d5c0_0 .net "areset", 0 0, L_00000267f938d510;  1 drivers
v00000267f93e3870_0 .var "clk", 0 0;
v00000267f93e2330_0 .var/2u "stats1", 159 0;
v00000267f93e1f70_0 .var/2u "strobe", 0 0;
v00000267f93e2ab0_0 .net "tb_match", 0 0, L_00000267f93e2970;  1 drivers
v00000267f93e2510_0 .net "tb_mismatch", 0 0, L_00000267f938d3c0;  1 drivers
v00000267f93e32d0_0 .net "wavedrom_enable", 0 0, v00000267f9381ed0_0;  1 drivers
v00000267f93e1bb0_0 .net "wavedrom_title", 511 0, v00000267f9382470_0;  1 drivers
v00000267f93e34b0_0 .net "x", 0 0, v00000267f9382510_0;  1 drivers
v00000267f93e2f10_0 .net "z_dut", 0 0, L_00000267f938ddd0;  1 drivers
v00000267f93e2150_0 .net "z_ref", 0 0, L_00000267f938d740;  1 drivers
L_00000267f93e1d90 .concat [ 1 0 0 0], L_00000267f938d740;
L_00000267f93e20b0 .concat [ 1 0 0 0], L_00000267f938d740;
L_00000267f93e2e70 .concat [ 1 0 0 0], L_00000267f938ddd0;
L_00000267f93e1a70 .concat [ 1 0 0 0], L_00000267f938d740;
L_00000267f93e2970 .cmp/eeq 1, L_00000267f93e1d90, L_00000267f938d4a0;
S_00000267f9364640 .scope module, "good1" "RefModule" 3 119, 4 2 0, S_00000267f938c7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_00000267f9371260 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_00000267f9371298 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
L_00000267f938d890 .functor AND 1, L_00000267f93e2290, L_00000267f93e2010, C4<1>, C4<1>;
L_00000267f938df20 .functor AND 1, L_00000267f93e1b10, L_00000267f93e2470, C4<1>, C4<1>;
L_00000267f938d740 .functor OR 1, L_00000267f938d890, L_00000267f938df20, C4<0>, C4<0>;
v00000267f93819d0_0 .net *"_ivl_0", 31 0, L_00000267f93e2c90;  1 drivers
L_00000267f9760118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f9380fd0_0 .net *"_ivl_11", 30 0, L_00000267f9760118;  1 drivers
L_00000267f9760160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000267f9381c50_0 .net/2u *"_ivl_12", 31 0, L_00000267f9760160;  1 drivers
v00000267f9382dd0_0 .net *"_ivl_14", 0 0, L_00000267f93e2010;  1 drivers
v00000267f93812f0_0 .net *"_ivl_17", 0 0, L_00000267f938d890;  1 drivers
v00000267f9381f70_0 .net *"_ivl_18", 31 0, L_00000267f93e2650;  1 drivers
L_00000267f97601a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f9381390_0 .net *"_ivl_21", 30 0, L_00000267f97601a8;  1 drivers
L_00000267f97601f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000267f9381070_0 .net/2u *"_ivl_22", 31 0, L_00000267f97601f0;  1 drivers
v00000267f93814d0_0 .net *"_ivl_24", 0 0, L_00000267f93e1b10;  1 drivers
v00000267f9381110_0 .net *"_ivl_26", 31 0, L_00000267f93e23d0;  1 drivers
L_00000267f9760238 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f9381430_0 .net *"_ivl_29", 30 0, L_00000267f9760238;  1 drivers
L_00000267f9760088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f9382150_0 .net *"_ivl_3", 30 0, L_00000267f9760088;  1 drivers
L_00000267f9760280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f9381570_0 .net/2u *"_ivl_30", 31 0, L_00000267f9760280;  1 drivers
v00000267f9381e30_0 .net *"_ivl_32", 0 0, L_00000267f93e2470;  1 drivers
v00000267f9381610_0 .net *"_ivl_35", 0 0, L_00000267f938df20;  1 drivers
L_00000267f97600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267f93821f0_0 .net/2u *"_ivl_4", 31 0, L_00000267f97600d0;  1 drivers
v00000267f93811b0_0 .net *"_ivl_6", 0 0, L_00000267f93e2290;  1 drivers
v00000267f9381750_0 .net *"_ivl_8", 31 0, L_00000267f93e1c50;  1 drivers
v00000267f9382330_0 .net "areset", 0 0, L_00000267f938d510;  alias, 1 drivers
v00000267f93823d0_0 .net "clk", 0 0, v00000267f93e3870_0;  1 drivers
v00000267f93817f0_0 .var "state", 0 0;
v00000267f9382970_0 .net "x", 0 0, v00000267f9382510_0;  alias, 1 drivers
v00000267f9382a10_0 .net "z", 0 0, L_00000267f938d740;  alias, 1 drivers
E_00000267f93629b0 .event posedge, v00000267f9382330_0, v00000267f93823d0_0;
L_00000267f93e2c90 .concat [ 1 31 0 0], v00000267f93817f0_0, L_00000267f9760088;
L_00000267f93e2290 .cmp/eq 32, L_00000267f93e2c90, L_00000267f97600d0;
L_00000267f93e1c50 .concat [ 1 31 0 0], v00000267f9382510_0, L_00000267f9760118;
L_00000267f93e2010 .cmp/eq 32, L_00000267f93e1c50, L_00000267f9760160;
L_00000267f93e2650 .concat [ 1 31 0 0], v00000267f93817f0_0, L_00000267f97601a8;
L_00000267f93e1b10 .cmp/eq 32, L_00000267f93e2650, L_00000267f97601f0;
L_00000267f93e23d0 .concat [ 1 31 0 0], v00000267f9382510_0, L_00000267f9760238;
L_00000267f93e2470 .cmp/eq 32, L_00000267f93e23d0, L_00000267f9760280;
S_00000267f93647d0 .scope module, "stim1" "stimulus_gen" 3 114, 3 6 0, S_00000267f938c7d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_00000267f938d510 .functor BUFZ 1, v00000267f9382ab0_0, C4<0>, C4<0>, C4<0>;
v00000267f9381bb0_0 .net "areset", 0 0, L_00000267f938d510;  alias, 1 drivers
v00000267f9381cf0_0 .net "clk", 0 0, v00000267f93e3870_0;  alias, 1 drivers
v00000267f9382ab0_0 .var "reset", 0 0;
v00000267f9381d90_0 .net "tb_match", 0 0, L_00000267f93e2970;  alias, 1 drivers
v00000267f9381ed0_0 .var "wavedrom_enable", 0 0;
v00000267f9382470_0 .var "wavedrom_title", 511 0;
v00000267f9382510_0 .var "x", 0 0;
E_00000267f93622f0/0 .event negedge, v00000267f93823d0_0;
E_00000267f93622f0/1 .event posedge, v00000267f93823d0_0;
E_00000267f93622f0 .event/or E_00000267f93622f0/0, E_00000267f93622f0/1;
S_00000267f937c440 .scope task, "reset_test" "reset_test" 3 29, 3 29 0, S_00000267f93647d0;
 .timescale -12 -12;
v00000267f9381890_0 .var/2u "arfail", 0 0;
v00000267f9381a70_0 .var "async", 0 0;
v00000267f9381930_0 .var/2u "datafail", 0 0;
v00000267f9381b10_0 .var/2u "srfail", 0 0;
E_00000267f9360b70 .event posedge, v00000267f93823d0_0;
E_00000267f9361970 .event negedge, v00000267f93823d0_0;
TD_tb.stim1.reset_test ;
    %wait E_00000267f9360b70;
    %wait E_00000267f9360b70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000267f9360b70;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_00000267f9361970;
    %load/vec4 v00000267f9381d90_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000267f9381930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %wait E_00000267f9360b70;
    %load/vec4 v00000267f9381d90_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000267f9381890_0, 0, 1;
    %wait E_00000267f9360b70;
    %load/vec4 v00000267f9381d90_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000267f9381b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %load/vec4 v00000267f9381b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 43 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000267f9381890_0;
    %load/vec4 v00000267f9381a70_0;
    %load/vec4 v00000267f9381930_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000267f9381a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 45 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_00000267f937c5d0 .scope task, "wavedrom_start" "wavedrom_start" 3 21, 3 21 0, S_00000267f93647d0;
 .timescale -12 -12;
v00000267f9382290_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000267f937c760 .scope task, "wavedrom_stop" "wavedrom_stop" 3 24, 3 24 0, S_00000267f93647d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000267f9332f30 .scope module, "top_module1" "TopModule" 3 125, 5 3 0, S_00000267f938c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
L_00000267f938dd60 .functor AND 1, L_00000267f93e3910, v00000267f9382510_0, C4<1>, C4<1>;
L_00000267f938d200 .functor NOT 1, v00000267f9382510_0, C4<0>, C4<0>, C4<0>;
L_00000267f938dcf0 .functor AND 1, L_00000267f93e21f0, L_00000267f938d200, C4<1>, C4<1>;
L_00000267f938ddd0 .functor OR 1, L_00000267f938dd60, L_00000267f938dcf0, C4<0>, C4<0>;
v00000267f93825b0_0 .net *"_ivl_1", 0 0, L_00000267f93e3910;  1 drivers
v00000267f9382b50_0 .net *"_ivl_2", 0 0, L_00000267f938dd60;  1 drivers
v00000267f93826f0_0 .net *"_ivl_5", 0 0, L_00000267f93e21f0;  1 drivers
v00000267f9382790_0 .net *"_ivl_6", 0 0, L_00000267f938d200;  1 drivers
v00000267f9382c90_0 .net *"_ivl_8", 0 0, L_00000267f938dcf0;  1 drivers
v00000267f935dac0_0 .net "areset", 0 0, L_00000267f938d510;  alias, 1 drivers
v00000267f935d660_0 .net "clk", 0 0, v00000267f93e3870_0;  alias, 1 drivers
v00000267f935dd40_0 .var "state", 1 0;
v00000267f935d700_0 .net "x", 0 0, v00000267f9382510_0;  alias, 1 drivers
v00000267f935d160_0 .net "z", 0 0, L_00000267f938ddd0;  alias, 1 drivers
L_00000267f93e3910 .part v00000267f935dd40_0, 0, 1;
L_00000267f93e21f0 .part v00000267f935dd40_0, 1, 1;
S_00000267f93330c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 133, 3 133 0, S_00000267f938c7d0;
 .timescale -12 -12;
E_00000267f9361eb0 .event edge, v00000267f93e1f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000267f93e1f70_0;
    %nor/r;
    %assign/vec4 v00000267f93e1f70_0, 0;
    %wait E_00000267f9361eb0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_00000267f93647d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %wait E_00000267f9360b70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %wait E_00000267f9360b70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267f9381a70_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_00000267f937c440;
    %join;
    %wait E_00000267f9361970;
    %wait E_00000267f9360b70;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %wait E_00000267f9360b70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %wait E_00000267f9360b70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %wait E_00000267f9360b70;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %wait E_00000267f9360b70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %wait E_00000267f9360b70;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %wait E_00000267f9360b70;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %wait E_00000267f9360b70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %wait E_00000267f9360b70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %wait E_00000267f9361970;
    %fork TD_tb.stim1.wavedrom_stop, S_00000267f937c760;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000267f93622f0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v00000267f9382510_0, 0;
    %assign/vec4 v00000267f9382ab0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 73 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000267f9364640;
T_5 ;
    %wait E_00000267f93629b0;
    %load/vec4 v00000267f9382330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267f93817f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000267f93817f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000267f9382970_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v00000267f93817f0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267f93817f0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000267f9332f30;
T_6 ;
    %wait E_00000267f93629b0;
    %load/vec4 v00000267f935dac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000267f935dd40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000267f935dd40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000267f935d700_0;
    %and;
    %load/vec4 v00000267f935dd40_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v00000267f935dd40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000267f935d700_0;
    %inv;
    %and;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000267f935dd40_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000267f938c7d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267f93e3870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267f93e1f70_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_00000267f938c7d0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v00000267f93e3870_0;
    %inv;
    %store/vec4 v00000267f93e3870_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_00000267f938c7d0;
T_9 ;
    %vpi_call/w 3 106 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 107 "$dumpvars", 32'sb00000000000000000000000000000001, v00000267f9381cf0_0, v00000267f93e2510_0, v00000267f93e3870_0, v00000267f935d5c0_0, v00000267f93e34b0_0, v00000267f93e2150_0, v00000267f93e2f10_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000267f938c7d0;
T_10 ;
    %load/vec4 v00000267f93e2330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v00000267f93e2330_0, 64, 32>, &PV<v00000267f93e2330_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 145 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000267f93e2330_0, 128, 32>, &PV<v00000267f93e2330_0, 0, 32> {0 0 0};
    %vpi_call/w 3 146 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 147 "$display", "Mismatches: %1d in %1d samples", &PV<v00000267f93e2330_0, 128, 32>, &PV<v00000267f93e2330_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_00000267f938c7d0;
T_11 ;
    %wait E_00000267f93622f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000267f93e2330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267f93e2330_0, 4, 32;
    %load/vec4 v00000267f93e2ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000267f93e2330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267f93e2330_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000267f93e2330_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267f93e2330_0, 4, 32;
T_11.0 ;
    %load/vec4 v00000267f93e2150_0;
    %load/vec4 v00000267f93e2150_0;
    %load/vec4 v00000267f93e2f10_0;
    %xor;
    %load/vec4 v00000267f93e2150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v00000267f93e2330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267f93e2330_0, 4, 32;
T_11.6 ;
    %load/vec4 v00000267f93e2330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000267f93e2330_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000267f938c7d0;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 170 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 171 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob088_ece241_2014_q5b_test.sv";
    "dataset_code-complete-iccad2023/Prob088_ece241_2014_q5b_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob088_ece241_2014_q5b/Prob088_ece241_2014_q5b_sample01.sv";
