Fitter report for top_nios_sys
Sun Jul 04 16:40:13 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_4461:auto_generated|ALTSYNCRAM
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sun Jul 04 16:40:13 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; top_nios_sys                                ;
; Top-level Entity Name              ; top_nios_sys                                ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,200 / 6,272 ( 67 % )                      ;
;     Total combinational functions  ; 3,779 / 6,272 ( 60 % )                      ;
;     Dedicated logic registers      ; 2,649 / 6,272 ( 42 % )                      ;
; Total registers                    ; 2717                                        ;
; Total pins                         ; 64 / 92 ( 70 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 23,552 / 276,480 ( 9 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                            ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[0]~output                                                                                                                                                                                        ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[1]~output                                                                                                                                                                                        ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[2]~output                                                                                                                                                                                        ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[3]~output                                                                                                                                                                                        ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[4]~output                                                                                                                                                                                        ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[5]~output                                                                                                                                                                                        ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[6]~output                                                                                                                                                                                        ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[7]~output                                                                                                                                                                                        ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[8]~output                                                                                                                                                                                        ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[9]~output                                                                                                                                                                                        ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[10]~output                                                                                                                                                                                       ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[11]~output                                                                                                                                                                                       ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[0]~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[1]~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_WE_N~output                                                                                                                                                                                           ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CAS_N~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_RAS_N~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CS_N~output                                                                                                                                                                                           ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                  ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                          ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                         ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                         ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                         ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                         ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                         ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                         ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[0]~output                                                                                                                                                                                         ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[1]~output                                                                                                                                                                                         ; I                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe                                        ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                   ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe                                        ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                          ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe                                        ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                   ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                          ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                   ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                          ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                   ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                          ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                   ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                          ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                   ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                          ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                   ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                          ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                   ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                          ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                   ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                          ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                  ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                          ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                  ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                         ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                  ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                         ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                  ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                         ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                  ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                         ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                  ; Q                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                         ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                         ; OE               ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                             ;                  ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                                           ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                                           ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                                           ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                                           ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                                           ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                                           ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                                           ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                                           ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                                           ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                                           ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                                          ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                                          ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                                          ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                                          ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                                          ; O                ;                       ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                               ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                                          ; O                ;                       ;
+---------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                        ;
+-----------------------------+-------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+-------------------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                               ;              ; UART_RXD         ; PIN_115       ; QSF Assignment             ;
; Location                    ;                               ;              ; UART_TXD         ; PIN_114       ; QSF Assignment             ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2e_new_sdram_controller_0 ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2e_new_sdram_controller_0 ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+-------------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6774 ) ; 0.00 % ( 0 / 6774 )        ; 0.00 % ( 0 / 6774 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6774 ) ; 0.00 % ( 0 / 6774 )        ; 0.00 % ( 0 / 6774 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5751 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 298 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 723 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 2 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/JBL/Altera_Nios/output_files/top_nios_sys.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 4,200 / 6,272 ( 67 % )    ;
;     -- Combinational with no register       ; 1551                      ;
;     -- Register only                        ; 421                       ;
;     -- Combinational with a register        ; 2228                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1699                      ;
;     -- 3 input functions                    ; 1311                      ;
;     -- <=2 input functions                  ; 769                       ;
;     -- Register only                        ; 421                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 3116                      ;
;     -- arithmetic mode                      ; 663                       ;
;                                             ;                           ;
; Total registers*                            ; 2,717 / 6,684 ( 41 % )    ;
;     -- Dedicated logic registers            ; 2,649 / 6,272 ( 42 % )    ;
;     -- I/O registers                        ; 68 / 412 ( 17 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 332 / 392 ( 85 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 64 / 92 ( 70 % )          ;
;     -- Clock pins                           ; 4 / 3 ( 133 % )           ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 7 / 30 ( 23 % )           ;
; Total block memory bits                     ; 23,552 / 276,480 ( 9 % )  ;
; Total block memory implementation bits      ; 64,512 / 276,480 ( 23 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global signals                              ; 6                         ;
;     -- Global clocks                        ; 6 / 10 ( 60 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 17.0% / 16.5% / 17.6%     ;
; Peak interconnect usage (total/H/V)         ; 34.9% / 32.9% / 37.6%     ;
; Maximum fan-out                             ; 2319                      ;
; Highest non-global fan-out                  ; 271                       ;
; Total fan-out                               ; 22211                     ;
; Average fan-out                             ; 3.21                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                    ; Top                  ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                  ; Low                ; Low                            ; Low                            ;
;                                              ;                      ;                    ;                                ;                                ;
; Total logic elements                         ; 3516 / 6272 ( 56 % ) ; 200 / 6272 ( 3 % ) ; 484 / 6272 ( 8 % )             ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register        ; 1354                 ; 88                 ; 109                            ; 0                              ;
;     -- Register only                         ; 268                  ; 14                 ; 139                            ; 0                              ;
;     -- Combinational with a register         ; 1894                 ; 98                 ; 236                            ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs  ;                      ;                    ;                                ;                                ;
;     -- 4 input functions                     ; 1480                 ; 87                 ; 132                            ; 0                              ;
;     -- 3 input functions                     ; 1148                 ; 57                 ; 106                            ; 0                              ;
;     -- <=2 input functions                   ; 620                  ; 42                 ; 107                            ; 0                              ;
;     -- Register only                         ; 268                  ; 14                 ; 139                            ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Logic elements by mode                       ;                      ;                    ;                                ;                                ;
;     -- normal mode                           ; 2669                 ; 177                ; 270                            ; 0                              ;
;     -- arithmetic mode                       ; 579                  ; 9                  ; 75                             ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Total registers                              ; 2230                 ; 112                ; 375                            ; 0                              ;
;     -- Dedicated logic registers             ; 2162 / 6272 ( 34 % ) ; 112 / 6272 ( 2 % ) ; 375 / 6272 ( 6 % )             ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                         ; 136                  ; 0                  ; 0                              ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Total LABs:  partially or completely used    ; 274 / 392 ( 70 % )   ; 17 / 392 ( 4 % )   ; 44 / 392 ( 11 % )              ; 0 / 392 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;                                ;
; Virtual pins                                 ; 0                    ; 0                  ; 0                              ; 0                              ;
; I/O pins                                     ; 64                   ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ; 0 / 30 ( 0 % )                 ;
; Total memory bits                            ; 19456                ; 0                  ; 4096                           ; 0                              ;
; Total RAM block bits                         ; 55296                ; 0                  ; 9216                           ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; M9K                                          ; 6 / 30 ( 20 % )      ; 0 / 30 ( 0 % )     ; 1 / 30 ( 3 % )                 ; 0 / 30 ( 0 % )                 ;
; Clock control block                          ; 5 / 12 ( 41 % )      ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 1 / 12 ( 8 % )                 ;
; Double Data Rate I/O output circuitry        ; 36 / 185 ( 19 % )    ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ; 0 / 185 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 185 ( 8 % )     ; 0 / 185 ( 0 % )    ; 0 / 185 ( 0 % )                ; 0 / 185 ( 0 % )                ;
;                                              ;                      ;                    ;                                ;                                ;
; Connections                                  ;                      ;                    ;                                ;                                ;
;     -- Input Connections                     ; 294                  ; 169                ; 568                            ; 2                              ;
;     -- Registered Input Connections          ; 131                  ; 121                ; 409                            ; 0                              ;
;     -- Output Connections                    ; 661                  ; 336                ; 35                             ; 1                              ;
;     -- Registered Output Connections         ; 6                    ; 336                ; 0                              ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Internal Connections                         ;                      ;                    ;                                ;                                ;
;     -- Total Connections                     ; 19355                ; 1325               ; 2446                           ; 5                              ;
;     -- Registered Connections                ; 7475                 ; 965                ; 1114                           ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; External Connections                         ;                      ;                    ;                                ;                                ;
;     -- Top                                   ; 226                  ; 335                ; 391                            ; 3                              ;
;     -- sld_hub:auto_hub                      ; 335                  ; 22                 ; 148                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0        ; 391                  ; 148                ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 3                    ; 0                  ; 0                              ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Partition Interface                          ;                      ;                    ;                                ;                                ;
;     -- Input Ports                           ; 44                   ; 111                ; 81                             ; 2                              ;
;     -- Output Ports                          ; 47                   ; 128                ; 23                             ; 1                              ;
;     -- Bidir Ports                           ; 16                   ; 0                  ; 0                              ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Registered Ports                             ;                      ;                    ;                                ;                                ;
;     -- Registered Input Ports                ; 0                    ; 3                  ; 11                             ; 0                              ;
;     -- Registered Output Ports               ; 0                    ; 68                 ; 9                              ; 0                              ;
;                                              ;                      ;                    ;                                ;                                ;
; Port Connectivity                            ;                      ;                    ;                                ;                                ;
;     -- Input Ports driven by GND             ; 0                    ; 2                  ; 14                             ; 0                              ;
;     -- Output Ports driven by GND            ; 0                    ; 45                 ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                    ; 0                  ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                    ; 0                  ; 1                              ; 0                              ;
;     -- Input Ports with no Source            ; 0                    ; 84                 ; 8                              ; 0                              ;
;     -- Output Ports with no Source           ; 0                    ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                    ; 89                 ; 22                             ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                    ; 76                 ; 11                             ; 0                              ;
+----------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK   ; 23    ; 1        ; 0            ; 11           ; 7            ; 2320                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; DATA  ; 13    ; 1        ; 0            ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PUSH0 ; 88    ; 5        ; 34           ; 12           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PUSH1 ; 89    ; 5        ; 34           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PUSH2 ; 90    ; 6        ; 34           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PUSH3 ; 91    ; 6        ; 34           ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RST_N ; 25    ; 2        ; 0            ; 11           ; 21           ; 133                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DCLK           ; 12    ; 1        ; 0            ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0A          ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0B          ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0C          ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0D          ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0DP         ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0E          ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0F          ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0G          ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED0           ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED1           ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED2           ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED3           ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCE            ; 8     ; 1        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDO            ; 6     ; 1        ; 0            ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[0]  ; 76    ; 5        ; 34           ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[10] ; 75    ; 5        ; 34           ; 3            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[11] ; 59    ; 4        ; 23           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[1]  ; 77    ; 5        ; 34           ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[2]  ; 80    ; 5        ; 34           ; 7            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[3]  ; 83    ; 5        ; 34           ; 9            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[4]  ; 68    ; 4        ; 30           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[5]  ; 67    ; 4        ; 30           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[6]  ; 66    ; 4        ; 28           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[7]  ; 65    ; 4        ; 28           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[8]  ; 64    ; 4        ; 25           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR[9]  ; 60    ; 4        ; 23           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[0]    ; 73    ; 5        ; 34           ; 2            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BA[1]    ; 74    ; 5        ; 34           ; 2            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CAS_N    ; 70    ; 4        ; 32           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CKE      ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CLK      ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CS_N     ; 72    ; 4        ; 32           ; 0            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[0]   ; 42    ; 3        ; 3            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_DQM[1]   ; 55    ; 4        ; 18           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_RAS_N    ; 71    ; 4        ; 32           ; 0            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_WE_N     ; 69    ; 4        ; 30           ; 0            ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEG7_CS0       ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEG7_CS1       ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEG7_CS2       ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEG7_CS3       ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------+
; SDRAM_DQ[0]  ; 28    ; 2        ; 0            ; 9            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe               ;
; SDRAM_DQ[10] ; 52    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ;
; SDRAM_DQ[11] ; 51    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ;
; SDRAM_DQ[12] ; 50    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ;
; SDRAM_DQ[13] ; 49    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ;
; SDRAM_DQ[14] ; 46    ; 3        ; 7            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ;
; SDRAM_DQ[15] ; 44    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ;
; SDRAM_DQ[1]  ; 30    ; 2        ; 0            ; 8            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ;
; SDRAM_DQ[2]  ; 31    ; 2        ; 0            ; 7            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ;
; SDRAM_DQ[3]  ; 32    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ;
; SDRAM_DQ[4]  ; 33    ; 2        ; 0            ; 6            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ;
; SDRAM_DQ[5]  ; 34    ; 2        ; 0            ; 5            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ;
; SDRAM_DQ[6]  ; 38    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ;
; SDRAM_DQ[7]  ; 39    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ;
; SDRAM_DQ[8]  ; 54    ; 4        ; 18           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ;
; SDRAM_DQ[9]  ; 53    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                              ;
+----------+-----------------------------+-------------------+---------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As       ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------------+-------------------+---------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; Use as regular IO ; SDO                 ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; Use as regular IO ; SCE                 ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                 ; -                   ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; Use as regular IO ; DCLK                ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; Use as regular IO ; DATA                ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                 ; -                   ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                 ; altera_reserved_tdi ; JTAG Pin                  ;
; 16       ; TCK                         ; -                 ; altera_reserved_tck ; JTAG Pin                  ;
; 18       ; TMS                         ; -                 ; altera_reserved_tms ; JTAG Pin                  ;
; 20       ; TDO                         ; -                 ; altera_reserved_tdo ; JTAG Pin                  ;
; 21       ; nCE                         ; -                 ; -                   ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO ; LED1                ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO ; LED0                ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                 ; -                   ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                 ; -                   ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                 ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                 ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                 ; -                   ; Dedicated Programming Pin ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO ; HEX0E               ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO ; SEG7_CS0            ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO ; SEG7_CS3            ; Dual Purpose Pin          ;
+----------+-----------------------------+-------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % )   ; 3.3V          ; --           ;
; 2        ; 7 / 8 ( 88 % )    ; 3.3V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 13 / 13 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 2 / 10 ( 20 % )   ; 3.3V          ; --           ;
; 7        ; 5 / 13 ( 38 % )   ; 3.3V          ; --           ;
; 8        ; 7 / 12 ( 58 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; SDO                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; SCE                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; DCLK                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 13       ; 16         ; 1        ; DATA                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; CLK                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; RST_N                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; SDRAM_DQ[0]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; SDRAM_DQ[1]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; SDRAM_DQ[2]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; SDRAM_DQ[3]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; SDRAM_DQ[4]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; SDRAM_DQ[5]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; SDRAM_DQ[6]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; SDRAM_DQ[7]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; SDRAM_DQM[0]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; SDRAM_CLK                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; SDRAM_DQ[15]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; SDRAM_DQ[14]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; SDRAM_DQ[13]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; SDRAM_DQ[12]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; SDRAM_DQ[11]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; SDRAM_DQ[10]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; SDRAM_DQ[9]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; SDRAM_DQ[8]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; SDRAM_DQM[1]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; SDRAM_CKE                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; SDRAM_ADDR[11]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; SDRAM_ADDR[9]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; SDRAM_ADDR[8]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; SDRAM_ADDR[7]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; SDRAM_ADDR[6]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; SDRAM_ADDR[5]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; SDRAM_ADDR[4]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; SDRAM_WE_N                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; SDRAM_CAS_N                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; SDRAM_RAS_N                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; SDRAM_CS_N                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; SDRAM_BA[0]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; SDRAM_BA[1]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; SDRAM_ADDR[10]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; SDRAM_ADDR[0]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; SDRAM_ADDR[1]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; SDRAM_ADDR[2]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; SDRAM_ADDR[3]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; LED3                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; LED2                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; LED1                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; LED0                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; PUSH0                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; PUSH1                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; PUSH2                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; PUSH3                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; HEX0B                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; HEX0G                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; HEX0C                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; HEX0F                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; HEX0DP                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; HEX0A                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; HEX0D                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; HEX0E                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; SEG7_CS0                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; SEG7_CS1                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; SEG7_CS2                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; SEG7_CS3                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------+
; Name                          ; PwmCtrl:u0|mypll:u1|altpll:altpll_component|mypll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+
; SDC pin name                  ; u0|u1|altpll_component|auto_generated|pll1                                   ;
; PLL mode                      ; Normal                                                                       ;
; Compensate clock              ; clock0                                                                       ;
; Compensated input/output pins ; --                                                                           ;
; Switchover type               ; --                                                                           ;
; Input frequency 0             ; 50.0 MHz                                                                     ;
; Input frequency 1             ; --                                                                           ;
; Nominal PFD frequency         ; 50.0 MHz                                                                     ;
; Nominal VCO frequency         ; 600.0 MHz                                                                    ;
; VCO post scale K counter      ; 2                                                                            ;
; VCO frequency control         ; Auto                                                                         ;
; VCO phase shift step          ; 208 ps                                                                       ;
; VCO multiply                  ; --                                                                           ;
; VCO divide                    ; --                                                                           ;
; Freq min lock                 ; 25.0 MHz                                                                     ;
; Freq max lock                 ; 54.18 MHz                                                                    ;
; M VCO Tap                     ; 4                                                                            ;
; M Initial                     ; 2                                                                            ;
; M value                       ; 12                                                                           ;
; N value                       ; 1                                                                            ;
; Charge pump current           ; setting 1                                                                    ;
; Loop filter resistance        ; setting 27                                                                   ;
; Loop filter capacitance       ; setting 0                                                                    ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                           ;
; Bandwidth type                ; Medium                                                                       ;
; Real time reconfigurable      ; Off                                                                          ;
; Scan chain MIF file           ; --                                                                           ;
; Preserve PLL counter order    ; Off                                                                          ;
; PLL location                  ; PLL_1                                                                        ;
; Inclk0 signal                 ; CLK                                                                          ;
; Inclk1 signal                 ; --                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                ;
; Inclk1 signal type            ; --                                                                           ;
+-------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; PwmCtrl:u0|mypll:u1|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; -45 (-2500 ps) ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; u0|u1|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+----------------+------------------------+
; Pin Name       ; Reason                 ;
+----------------+------------------------+
; LED0           ; Missing drive strength ;
; LED1           ; Missing drive strength ;
; LED2           ; Missing drive strength ;
; LED3           ; Missing drive strength ;
; HEX0A          ; Missing drive strength ;
; HEX0B          ; Missing drive strength ;
; HEX0C          ; Missing drive strength ;
; HEX0D          ; Missing drive strength ;
; HEX0E          ; Missing drive strength ;
; HEX0F          ; Missing drive strength ;
; HEX0G          ; Missing drive strength ;
; HEX0DP         ; Missing drive strength ;
; SEG7_CS0       ; Missing drive strength ;
; SEG7_CS1       ; Missing drive strength ;
; SEG7_CS2       ; Missing drive strength ;
; SEG7_CS3       ; Missing drive strength ;
; DCLK           ; Missing drive strength ;
; SCE            ; Missing drive strength ;
; SDO            ; Missing drive strength ;
; SDRAM_ADDR[0]  ; Missing drive strength ;
; SDRAM_ADDR[1]  ; Missing drive strength ;
; SDRAM_ADDR[2]  ; Missing drive strength ;
; SDRAM_ADDR[3]  ; Missing drive strength ;
; SDRAM_ADDR[4]  ; Missing drive strength ;
; SDRAM_ADDR[5]  ; Missing drive strength ;
; SDRAM_ADDR[6]  ; Missing drive strength ;
; SDRAM_ADDR[7]  ; Missing drive strength ;
; SDRAM_ADDR[8]  ; Missing drive strength ;
; SDRAM_ADDR[9]  ; Missing drive strength ;
; SDRAM_ADDR[10] ; Missing drive strength ;
; SDRAM_ADDR[11] ; Missing drive strength ;
; SDRAM_BA[0]    ; Missing drive strength ;
; SDRAM_BA[1]    ; Missing drive strength ;
; SDRAM_CAS_N    ; Missing drive strength ;
; SDRAM_CKE      ; Missing drive strength ;
; SDRAM_CS_N     ; Missing drive strength ;
; SDRAM_DQM[0]   ; Missing drive strength ;
; SDRAM_DQM[1]   ; Missing drive strength ;
; SDRAM_RAS_N    ; Missing drive strength ;
; SDRAM_WE_N     ; Missing drive strength ;
; SDRAM_CLK      ; Missing drive strength ;
; SDRAM_DQ[0]    ; Missing drive strength ;
; SDRAM_DQ[1]    ; Missing drive strength ;
; SDRAM_DQ[2]    ; Missing drive strength ;
; SDRAM_DQ[3]    ; Missing drive strength ;
; SDRAM_DQ[4]    ; Missing drive strength ;
; SDRAM_DQ[5]    ; Missing drive strength ;
; SDRAM_DQ[6]    ; Missing drive strength ;
; SDRAM_DQ[7]    ; Missing drive strength ;
; SDRAM_DQ[8]    ; Missing drive strength ;
; SDRAM_DQ[9]    ; Missing drive strength ;
; SDRAM_DQ[10]   ; Missing drive strength ;
; SDRAM_DQ[11]   ; Missing drive strength ;
; SDRAM_DQ[12]   ; Missing drive strength ;
; SDRAM_DQ[13]   ; Missing drive strength ;
; SDRAM_DQ[14]   ; Missing drive strength ;
; SDRAM_DQ[15]   ; Missing drive strength ;
+----------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |top_nios_sys                                                                                                                           ; 4200 (23)   ; 2649 (19)                 ; 68 (68)       ; 23552       ; 7    ; 0            ; 0       ; 0         ; 64   ; 0            ; 1551 (4)     ; 421 (0)           ; 2228 (35)        ; |top_nios_sys                                                                                                                                                                                                                                                                                                                                                                                                      ; top_nios_sys                                     ; work         ;
;    |PwmCtrl:u0|                                                                                                                         ; 3493 (0)    ; 2143 (0)                  ; 0 (0)         ; 19456       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1350 (0)     ; 268 (0)           ; 1875 (0)         ; |top_nios_sys|PwmCtrl:u0                                                                                                                                                                                                                                                                                                                                                                                           ; PwmCtrl                                          ; work         ;
;       |PwmSub:genbit[0].u00|                                                                                                            ; 114 (114)   ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 84 (84)          ; |top_nios_sys|PwmCtrl:u0|PwmSub:genbit[0].u00                                                                                                                                                                                                                                                                                                                                                                      ; PwmSub                                           ; work         ;
;       |PwmSub:genbit[1].u00|                                                                                                            ; 114 (114)   ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 84 (84)          ; |top_nios_sys|PwmCtrl:u0|PwmSub:genbit[1].u00                                                                                                                                                                                                                                                                                                                                                                      ; PwmSub                                           ; work         ;
;       |PwmSub:genbit[2].u00|                                                                                                            ; 114 (114)   ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 84 (84)          ; |top_nios_sys|PwmCtrl:u0|PwmSub:genbit[2].u00                                                                                                                                                                                                                                                                                                                                                                      ; PwmSub                                           ; work         ;
;       |PwmSub:genbit[3].u00|                                                                                                            ; 114 (114)   ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 84 (84)          ; |top_nios_sys|PwmCtrl:u0|PwmSub:genbit[3].u00                                                                                                                                                                                                                                                                                                                                                                      ; PwmSub                                           ; work         ;
;       |mypll:u1|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|mypll:u1                                                                                                                                                                                                                                                                                                                                                                                  ; mypll                                            ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|mypll:u1|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                          ; altpll                                           ; work         ;
;             |mypll_altpll:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|mypll:u1|altpll:altpll_component|mypll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                              ; mypll_altpll                                     ; work         ;
;       |nios2e:u0|                                                                                                                       ; 3261 (0)    ; 2031 (0)                  ; 0 (0)         ; 19456       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1230 (0)     ; 268 (0)           ; 1763 (0)         ; |top_nios_sys|PwmCtrl:u0|nios2e:u0                                                                                                                                                                                                                                                                                                                                                                                 ; nios2e                                           ; nios2e       ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                          ; nios2e       ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; nios2e       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; nios2e       ;
;          |nios2e_DECODE1:decode1|                                                                                                       ; 61 (61)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 56 (56)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:decode1                                                                                                                                                                                                                                                                                                                                                          ; nios2e_DECODE1                                   ; nios2e       ;
;          |nios2e_DECODE1:decode2|                                                                                                       ; 57 (57)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 56 (56)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:decode2                                                                                                                                                                                                                                                                                                                                                          ; nios2e_DECODE1                                   ; nios2e       ;
;          |nios2e_DECODE1:decode3|                                                                                                       ; 58 (58)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 56 (56)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:decode3                                                                                                                                                                                                                                                                                                                                                          ; nios2e_DECODE1                                   ; nios2e       ;
;          |nios2e_DECODE1:decode4|                                                                                                       ; 58 (58)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 54 (54)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:decode4                                                                                                                                                                                                                                                                                                                                                          ; nios2e_DECODE1                                   ; nios2e       ;
;          |nios2e_DECODE1:period1|                                                                                                       ; 59 (59)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 56 (56)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:period1                                                                                                                                                                                                                                                                                                                                                          ; nios2e_DECODE1                                   ; nios2e       ;
;          |nios2e_DECODE1:period2|                                                                                                       ; 58 (58)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 56 (56)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:period2                                                                                                                                                                                                                                                                                                                                                          ; nios2e_DECODE1                                   ; nios2e       ;
;          |nios2e_DECODE1:period3|                                                                                                       ; 58 (58)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 56 (56)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:period3                                                                                                                                                                                                                                                                                                                                                          ; nios2e_DECODE1                                   ; nios2e       ;
;          |nios2e_DECODE1:period4|                                                                                                       ; 59 (59)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 56 (56)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:period4                                                                                                                                                                                                                                                                                                                                                          ; nios2e_DECODE1                                   ; nios2e       ;
;          |nios2e_HEX0:hex0|                                                                                                             ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_HEX0:hex0                                                                                                                                                                                                                                                                                                                                                                ; nios2e_HEX0                                      ; nios2e       ;
;          |nios2e_HEX0:hex1|                                                                                                             ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 8 (8)             ; 8 (8)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_HEX0:hex1                                                                                                                                                                                                                                                                                                                                                                ; nios2e_HEX0                                      ; nios2e       ;
;          |nios2e_HEX0:hex2|                                                                                                             ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 7 (7)             ; 9 (9)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_HEX0:hex2                                                                                                                                                                                                                                                                                                                                                                ; nios2e_HEX0                                      ; nios2e       ;
;          |nios2e_HEX0:hex3|                                                                                                             ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_HEX0:hex3                                                                                                                                                                                                                                                                                                                                                                ; nios2e_HEX0                                      ; nios2e       ;
;          |nios2e_PUSH:push|                                                                                                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_PUSH:push                                                                                                                                                                                                                                                                                                                                                                ; nios2e_PUSH                                      ; nios2e       ;
;          |nios2e_epcs_flash_controller_0:epcs_flash_controller_0|                                                                       ; 186 (33)    ; 115 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (1)       ; 31 (0)            ; 116 (32)         ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0                                                                                                                                                                                                                                                                                                                          ; nios2e_epcs_flash_controller_0                   ; nios2e       ;
;             |altsyncram:the_boot_copier_rom|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                |altsyncram_4461:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_4461:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_4461                                  ; work         ;
;             |nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub|                                                 ; 153 (153)   ; 115 (115)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 31 (31)           ; 84 (84)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub                                                                                                                                                                                                                                                ; nios2e_epcs_flash_controller_0_sub               ; nios2e       ;
;          |nios2e_jtag_uart_0:jtag_uart_0|                                                                                               ; 168 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (17)      ; 24 (4)            ; 92 (19)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                  ; nios2e_jtag_uart_0                               ; nios2e       ;
;             |alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|                                                                    ; 77 (77)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 20 (20)           ; 33 (33)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                                ; work         ;
;             |nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r|                                                               ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                      ; nios2e_jtag_uart_0_scfifo_r                      ; nios2e       ;
;                |scfifo:rfifo|                                                                                                           ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                         ; scfifo                                           ; work         ;
;                   |scfifo_jr21:auto_generated|                                                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                              ; scfifo_jr21                                      ; work         ;
;                      |a_dpfifo_l011:dpfifo|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_l011                                    ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                     ; work         ;
;                            |cntr_do7:count_usedw|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                            ; cntr_do7                                         ; work         ;
;                         |altsyncram_nio1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                 ; altsyncram_nio1                                  ; work         ;
;                         |cntr_1ob:rd_ptr_count|                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;                         |cntr_1ob:wr_ptr|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                         ; cntr_1ob                                         ; work         ;
;             |nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|                                                               ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                      ; nios2e_jtag_uart_0_scfifo_w                      ; nios2e       ;
;                |scfifo:wfifo|                                                                                                           ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                         ; scfifo                                           ; work         ;
;                   |scfifo_jr21:auto_generated|                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                              ; scfifo_jr21                                      ; work         ;
;                      |a_dpfifo_l011:dpfifo|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_l011                                    ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                     ; work         ;
;                            |cntr_do7:count_usedw|                                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                            ; cntr_do7                                         ; work         ;
;                         |altsyncram_nio1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                 ; altsyncram_nio1                                  ; work         ;
;                         |cntr_1ob:rd_ptr_count|                                                                                         ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;                         |cntr_1ob:wr_ptr|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                         ; cntr_1ob                                         ; work         ;
;          |nios2e_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 1288 (0)    ; 745 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 446 (0)      ; 80 (0)            ; 762 (0)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                      ; nios2e_mm_interconnect_0                         ; nios2e       ;
;             |altera_avalon_sc_fifo:decode1_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:decode1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:decode2_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:decode2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:decode3_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:decode3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:decode4_s1_agent_rsp_fifo|                                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:decode4_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|                                            ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                        ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                          ; 188 (188)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 70 (70)           ; 101 (101)        ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                            ; 75 (75)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 7 (7)             ; 58 (58)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|                                                         ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 4 (4)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:period1_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:period1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:period2_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:period2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:period3_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:period3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:period4_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:period4_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_avalon_sc_fifo:push_s1_agent_rsp_fifo|                                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                            ; nios2e       ;
;             |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                       ; nios2e       ;
;             |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                       ; nios2e       ;
;             |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                       ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                  ; nios2e       ;
;             |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                                ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                  ; nios2e       ;
;             |altera_merlin_slave_agent:decode2_s1_agent|                                                                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:decode2_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; nios2e       ;
;             |altera_merlin_slave_agent:decode3_s1_agent|                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:decode3_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; nios2e       ;
;             |altera_merlin_slave_agent:decode4_s1_agent|                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:decode4_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; nios2e       ;
;             |altera_merlin_slave_agent:hex0_s1_agent|                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                        ; nios2e       ;
;             |altera_merlin_slave_agent:hex1_s1_agent|                                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                        ; nios2e       ;
;             |altera_merlin_slave_agent:hex2_s1_agent|                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                        ; nios2e       ;
;             |altera_merlin_slave_agent:hex3_s1_agent|                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                        ; nios2e       ;
;             |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                 ; 19 (11)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (11)      ; 0 (0)             ; 3 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                        ; nios2e       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                 ; nios2e       ;
;             |altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; nios2e       ;
;             |altera_merlin_slave_agent:period1_s1_agent|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:period1_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; nios2e       ;
;             |altera_merlin_slave_agent:period2_s1_agent|                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:period2_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; nios2e       ;
;             |altera_merlin_slave_agent:period3_s1_agent|                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:period3_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; nios2e       ;
;             |altera_merlin_slave_agent:period4_s1_agent|                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:period4_s1_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; nios2e       ;
;             |altera_merlin_slave_translator:decode1_s1_translator|                                                                      ; 34 (34)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 31 (31)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:decode1_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:decode2_s1_translator|                                                                      ; 35 (35)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 31 (31)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:decode2_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:decode3_s1_translator|                                                                      ; 33 (33)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 31 (31)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:decode3_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:decode4_s1_translator|                                                                      ; 33 (33)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 31 (31)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:decode4_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator|                                       ; 38 (38)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 36 (36)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:hex0_s1_translator|                                                                         ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:hex1_s1_translator|                                                                         ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:hex2_s1_translator|                                                                         ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:hex3_s1_translator|                                                                         ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                   ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|                                                    ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:period1_s1_translator|                                                                      ; 34 (34)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 31 (31)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:period1_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:period2_s1_translator|                                                                      ; 33 (33)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 31 (31)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:period2_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:period3_s1_translator|                                                                      ; 33 (33)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 31 (31)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:period3_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:period4_s1_translator|                                                                      ; 33 (33)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 31 (31)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:period4_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_slave_translator:push_s1_translator|                                                                         ; 10 (10)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:push_s1_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                   ; nios2e       ;
;             |altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|                                                   ; 83 (83)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 81 (81)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                              ; altera_merlin_width_adapter                      ; nios2e       ;
;             |altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|                                                   ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                              ; altera_merlin_width_adapter                      ; nios2e       ;
;             |nios2e_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 1 (1)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; nios2e_mm_interconnect_0_cmd_demux               ; nios2e       ;
;             |nios2e_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ; nios2e_mm_interconnect_0_cmd_demux_001           ; nios2e       ;
;             |nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                          ; 57 (54)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 1 (1)             ; 50 (47)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                     ; nios2e_mm_interconnect_0_cmd_mux_001             ; nios2e       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; nios2e       ;
;             |nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                          ; 38 (35)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (21)      ; 0 (0)             ; 16 (13)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                     ; nios2e_mm_interconnect_0_cmd_mux_001             ; nios2e       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; nios2e       ;
;             |nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_016|                                                                          ; 51 (49)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 45 (41)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_016                                                                                                                                                                                                                                                                                     ; nios2e_mm_interconnect_0_cmd_mux_001             ; nios2e       ;
;                |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; nios2e       ;
;             |nios2e_mm_interconnect_0_router:router|                                                                                    ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; nios2e_mm_interconnect_0_router                  ; nios2e       ;
;             |nios2e_mm_interconnect_0_router_001:router_001|                                                                            ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ; nios2e_mm_interconnect_0_router_001              ; nios2e       ;
;             |nios2e_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                 ; nios2e_mm_interconnect_0_rsp_demux_001           ; nios2e       ;
;             |nios2e_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                 ; nios2e_mm_interconnect_0_rsp_demux_001           ; nios2e       ;
;             |nios2e_mm_interconnect_0_rsp_demux_001:rsp_demux_016|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_rsp_demux_001:rsp_demux_016                                                                                                                                                                                                                                                                                 ; nios2e_mm_interconnect_0_rsp_demux_001           ; nios2e       ;
;             |nios2e_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 240 (240)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 197 (197)    ; 0 (0)             ; 43 (43)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; nios2e_mm_interconnect_0_rsp_mux                 ; nios2e       ;
;             |nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                          ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                     ; nios2e_mm_interconnect_0_rsp_mux_001             ; nios2e       ;
;          |nios2e_new_sdram_controller_0:new_sdram_controller_0|                                                                         ; 347 (234)   ; 204 (118)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (134)    ; 43 (3)            ; 161 (80)         ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                                            ; nios2e_new_sdram_controller_0                    ; nios2e       ;
;             |nios2e_new_sdram_controller_0_input_efifo_module:the_nios2e_new_sdram_controller_0_input_efifo_module|                     ; 133 (133)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 40 (40)           ; 84 (84)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|nios2e_new_sdram_controller_0_input_efifo_module:the_nios2e_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                      ; nios2e_new_sdram_controller_0_input_efifo_module ; nios2e       ;
;          |nios2e_nios2_qsys_0:nios2_qsys_0|                                                                                             ; 1116 (0)    ; 586 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 519 (0)      ; 66 (0)            ; 531 (0)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                ; nios2e_nios2_qsys_0                              ; nios2e       ;
;             |nios2e_nios2_qsys_0_cpu:cpu|                                                                                               ; 1116 (725)  ; 586 (316)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 519 (399)    ; 66 (12)           ; 531 (314)        ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; nios2e_nios2_qsys_0_cpu                          ; nios2e       ;
;                |nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|                                                ; 391 (85)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (5)      ; 54 (4)            ; 217 (76)         ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci                                                                                                                                                                                                                                            ; nios2e_nios2_qsys_0_cpu_nios2_oci                ; nios2e       ;
;                   |nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|                         ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 46 (0)            ; 50 (0)           ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper                                                                                                                                                ; nios2e_nios2_qsys_0_cpu_debug_slave_wrapper      ; nios2e       ;
;                      |nios2e_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios2e_nios2_qsys_0_cpu_debug_slave_sysclk|                        ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 38 (35)           ; 11 (10)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios2e_nios2_qsys_0_cpu_debug_slave_sysclk                                                      ; nios2e_nios2_qsys_0_cpu_debug_slave_sysclk       ; nios2e       ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios2e_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios2e_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                      |nios2e_nios2_qsys_0_cpu_debug_slave_tck:the_nios2e_nios2_qsys_0_cpu_debug_slave_tck|                              ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 8 (4)             ; 47 (47)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_tck:the_nios2e_nios2_qsys_0_cpu_debug_slave_tck                                                            ; nios2e_nios2_qsys_0_cpu_debug_slave_tck          ; nios2e       ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_tck:the_nios2e_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_tck:the_nios2e_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                      |sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy|                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                           ; work         ;
;                   |nios2e_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios2e_nios2_qsys_0_cpu_nios2_avalon_reg|                               ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios2e_nios2_qsys_0_cpu_nios2_avalon_reg                                                                                                                                                      ; nios2e_nios2_qsys_0_cpu_nios2_avalon_reg         ; nios2e       ;
;                   |nios2e_nios2_qsys_0_cpu_nios2_oci_break:the_nios2e_nios2_qsys_0_cpu_nios2_oci_break|                                 ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_oci_break:the_nios2e_nios2_qsys_0_cpu_nios2_oci_break                                                                                                                                                        ; nios2e_nios2_qsys_0_cpu_nios2_oci_break          ; nios2e       ;
;                   |nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug|                                 ; 12 (10)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (1)             ; 6 (6)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug                                                                                                                                                        ; nios2e_nios2_qsys_0_cpu_nios2_oci_debug          ; nios2e       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                          ; work         ;
;                   |nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem|                                       ; 113 (113)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 1 (1)             ; 49 (49)          ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem                                                                                                                                                              ; nios2e_nios2_qsys_0_cpu_nios2_ocimem             ; nios2e       ;
;                      |nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram                                                                           ; nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module     ; nios2e       ;
;                         |altsyncram:the_altsyncram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                            |altsyncram_ac71:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                  ; work         ;
;                |nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a                                                                                                                                                                                                                             ; nios2e_nios2_qsys_0_cpu_register_bank_a_module   ; nios2e       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;                      |altsyncram_6mc1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                    ; altsyncram_6mc1                                  ; work         ;
;                |nios2e_nios2_qsys_0_cpu_register_bank_b_module:nios2e_nios2_qsys_0_cpu_register_bank_b|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_register_bank_b_module:nios2e_nios2_qsys_0_cpu_register_bank_b                                                                                                                                                                                                                             ; nios2e_nios2_qsys_0_cpu_register_bank_b_module   ; nios2e       ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_register_bank_b_module:nios2e_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                       ; work         ;
;                      |altsyncram_6mc1:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_register_bank_b_module:nios2e_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                    ; altsyncram_6mc1                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 200 (1)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (1)       ; 14 (0)            ; 98 (0)           ; |top_nios_sys|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 199 (0)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (0)       ; 14 (0)            ; 98 (0)           ; |top_nios_sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 199 (0)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (0)       ; 14 (0)            ; 98 (0)           ; |top_nios_sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                  ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 199 (7)     ; 112 (7)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (1)       ; 14 (1)            ; 98 (0)           ; |top_nios_sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 197 (0)     ; 105 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (0)       ; 13 (0)            ; 98 (0)           ; |top_nios_sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 197 (151)   ; 105 (76)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (70)      ; 13 (12)           ; 98 (71)          ; |top_nios_sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                     ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 11 (11)          ; |top_nios_sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                             ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; |top_nios_sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                           ; sld_shadow_jsm                                   ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 484 (10)    ; 375 (8)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (2)      ; 139 (8)           ; 236 (0)          ; |top_nios_sys|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                       ; sld_signaltap                                    ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 474 (0)     ; 367 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (0)      ; 131 (0)           ; 236 (0)          ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                 ; sld_signaltap_impl                               ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 474 (132)   ; 367 (96)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (36)     ; 131 (40)          ; 236 (54)         ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                          ; sld_signaltap_implb                              ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 66 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 43 (43)           ; 21 (0)           ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                           ; altdpram                                         ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                       ; lpm_decode                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                             ; decode_dvf                                       ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                               ; lpm_mux                                          ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                                                                                        ; mux_psc                                          ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                          ; altsyncram                                       ; work         ;
;                |altsyncram_a724:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a724:auto_generated                                                                                                                                                                                                           ; altsyncram_a724                                  ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                           ; lpm_shiftreg                                     ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                             ; lpm_shiftreg                                     ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                  ; serial_crc_16                                    ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 12 (12)           ; 49 (49)          ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                               ; sld_buffer_manager                               ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 37 (1)      ; 36 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 26 (0)            ; 10 (1)           ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                              ; sld_ela_control                                  ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                      ; lpm_shiftreg                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 8 (0)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                       ; sld_ela_basic_multi_level_trigger                ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 1 (1)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                            ; lpm_shiftreg                                     ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 8 (0)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                        ; sld_mbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                  ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                  ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                  ; sld_sbpmg                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                  ; sld_sbpmg                                        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 12 (2)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 10 (0)            ; 1 (1)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                ; sld_ela_trigger_flow_mgr                         ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                        ; lpm_shiftreg                                     ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 77 (9)      ; 64 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (9)       ; 0 (0)             ; 64 (0)           ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                         ; sld_offload_buffer_mgr                           ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                               ; lpm_counter                                      ; work         ;
;                   |cntr_qei:auto_generated|                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qei:auto_generated                                                                                                                       ; cntr_qei                                         ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                        ; lpm_counter                                      ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                                                                                ; cntr_89j                                         ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                              ; lpm_counter                                      ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                                                                                      ; cntr_cgi                                         ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                 ; lpm_counter                                      ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                         ; cntr_23j                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                        ; lpm_shiftreg                                     ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                         ; lpm_shiftreg                                     ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                      ; lpm_shiftreg                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |top_nios_sys|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                    ; sld_rom_sr                                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; LED0           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED1           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED2           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED3           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0A          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0B          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0C          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0D          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0E          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0F          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0G          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; HEX0DP         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SEG7_CS0       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SEG7_CS1       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SEG7_CS2       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SEG7_CS3       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DCLK           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SCE            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDO            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CLK            ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; RST_N          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; PUSH3          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; PUSH2          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; PUSH1          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; PUSH0          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; DATA           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                     ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SDRAM_DQ[0]                                                                                                                                                             ;                   ;         ;
; SDRAM_DQ[1]                                                                                                                                                             ;                   ;         ;
; SDRAM_DQ[2]                                                                                                                                                             ;                   ;         ;
; SDRAM_DQ[3]                                                                                                                                                             ;                   ;         ;
; SDRAM_DQ[4]                                                                                                                                                             ;                   ;         ;
; SDRAM_DQ[5]                                                                                                                                                             ;                   ;         ;
; SDRAM_DQ[6]                                                                                                                                                             ;                   ;         ;
; SDRAM_DQ[7]                                                                                                                                                             ;                   ;         ;
; SDRAM_DQ[8]                                                                                                                                                             ;                   ;         ;
; SDRAM_DQ[9]                                                                                                                                                             ;                   ;         ;
; SDRAM_DQ[10]                                                                                                                                                            ;                   ;         ;
; SDRAM_DQ[11]                                                                                                                                                            ;                   ;         ;
; SDRAM_DQ[12]                                                                                                                                                            ;                   ;         ;
; SDRAM_DQ[13]                                                                                                                                                            ;                   ;         ;
; SDRAM_DQ[14]                                                                                                                                                            ;                   ;         ;
; SDRAM_DQ[15]                                                                                                                                                            ;                   ;         ;
; CLK                                                                                                                                                                     ;                   ;         ;
; RST_N                                                                                                                                                                   ;                   ;         ;
; PUSH3                                                                                                                                                                   ;                   ;         ;
; PUSH2                                                                                                                                                                   ;                   ;         ;
; PUSH1                                                                                                                                                                   ;                   ;         ;
; PUSH0                                                                                                                                                                   ;                   ;         ;
; DATA                                                                                                                                                                    ;                   ;         ;
;      - PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub|MISO_reg~0 ; 1                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                   ; Location              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                                                                                                                                                                                                                    ; PIN_23                ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                                                                                                                                    ; PIN_23                ; 2317    ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; PwmCtrl:u0|PwmSub:genbit[0].u00|LessThan0~56                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X16_Y5_N30     ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|PwmSub:genbit[1].u00|LessThan0~56                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y13_N28    ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|PwmSub:genbit[2].u00|LessThan0~56                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y16_N30    ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|PwmSub:genbit[3].u00|LessThan0~56                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y18_N28    ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X1_Y11_N16     ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                ; FF_X21_Y15_N1         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                 ; FF_X21_Y15_N17        ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                 ; FF_X21_Y15_N17        ; 1508    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:decode1|always0~3                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X7_Y10_N16     ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:decode2|always0~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X6_Y8_N26      ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:decode3|always0~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X4_Y9_N4       ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:decode4|always0~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X6_Y10_N20     ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:period1|always0~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y9_N18      ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:period2|always0~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X6_Y9_N30      ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:period3|always0~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X3_Y10_N2      ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_DECODE1:period4|always0~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X6_Y9_N16      ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_HEX0:hex0|always0~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X7_Y10_N8      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_HEX0:hex1|always0~2                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X3_Y10_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_HEX0:hex2|always0~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X5_Y8_N8       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_HEX0:hex3|always0~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X9_Y9_N2       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub|always11~0                                                                                                                                                                                                       ; LCCOMB_X26_Y9_N8      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub|always6~0                                                                                                                                                                                                        ; LCCOMB_X24_Y9_N10     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub|control_wr_strobe                                                                                                                                                                                                ; LCCOMB_X25_Y8_N18     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub|endofpacketvalue_wr_strobe                                                                                                                                                                                       ; LCCOMB_X25_Y8_N2      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub|rx_holding_reg[1]~0                                                                                                                                                                                              ; LCCOMB_X26_Y9_N4      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub|shift_reg[6]~1                                                                                                                                                                                                   ; LCCOMB_X26_Y9_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub|slaveselect_wr_strobe~0                                                                                                                                                                                          ; LCCOMB_X25_Y8_N20     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|nios2e_epcs_flash_controller_0_sub:the_nios2e_epcs_flash_controller_0_sub|write_tx_holding                                                                                                                                                                                                 ; LCCOMB_X23_Y10_N6     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y6_N28     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                               ; LCCOMB_X17_Y16_N0     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y7_N24     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2e_jtag_uart_0_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                             ; LCCOMB_X17_Y7_N16     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|fifo_rd~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y9_N8      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                            ; FF_X14_Y9_N19         ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X14_Y9_N20     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                               ; LCCOMB_X19_Y7_N28     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                               ; LCCOMB_X26_Y6_N0      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y6_N18     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                             ; FF_X14_Y9_N31         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y7_N2      ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_controller_0_epcs_control_port_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                           ; LCCOMB_X14_Y8_N16     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                  ; LCCOMB_X23_Y10_N18    ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~183                                                                                                                                                                                                                               ; LCCOMB_X12_Y6_N12     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~184                                                                                                                                                                                                                               ; LCCOMB_X12_Y6_N30     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~185                                                                                                                                                                                                                               ; LCCOMB_X12_Y6_N16     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~186                                                                                                                                                                                                                               ; LCCOMB_X12_Y6_N2      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~187                                                                                                                                                                                                                               ; LCCOMB_X12_Y6_N20     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~188                                                                                                                                                                                                                               ; LCCOMB_X12_Y6_N6      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~189                                                                                                                                                                                                                               ; LCCOMB_X12_Y6_N0      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~190                                                                                                                                                                                                                               ; LCCOMB_X12_Y6_N26     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                 ; LCCOMB_X13_Y6_N18     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                               ; LCCOMB_X23_Y10_N12    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                               ; LCCOMB_X23_Y11_N18    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                               ; LCCOMB_X23_Y11_N8     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                               ; LCCOMB_X23_Y11_N12    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                               ; LCCOMB_X23_Y10_N22    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                               ; LCCOMB_X23_Y11_N14    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                               ; LCCOMB_X23_Y10_N24    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~5                                                                                                                                                                                                                           ; LCCOMB_X23_Y11_N16    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                        ; LCCOMB_X11_Y9_N0      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~0                                                                                                                                                                                                                                       ; LCCOMB_X23_Y10_N4     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rp_valid                                                                                                                                                                                                                                     ; LCCOMB_X23_Y10_N2     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[1]~0                                                                                                                                                                                                                  ; LCCOMB_X21_Y6_N16     ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                        ; FF_X21_Y6_N13         ; 75      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                    ; LCCOMB_X11_Y10_N28    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                        ; LCCOMB_X11_Y11_N30    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                    ; LCCOMB_X10_Y7_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_002|src_data[39]                                                                                                                                                                                                                                          ; LCCOMB_X17_Y13_N8     ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                        ; LCCOMB_X14_Y8_N2      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                    ; LCCOMB_X14_Y6_N16     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_mm_interconnect_0:mm_interconnect_0|nios2e_mm_interconnect_0_cmd_mux_001:cmd_mux_016|update_grant~0                                                                                                                                                                                                                                        ; LCCOMB_X21_Y6_N20     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|Selector27~6                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y1_N0      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|Selector34~3                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y3_N22     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y1_N10     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|active_rnw~3                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y1_N24     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]~2                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y3_N14     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                                                                                                                                                                            ; FF_X24_Y4_N11         ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                                            ; FF_X25_Y2_N19         ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                                            ; FF_X26_Y3_N17         ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|nios2e_new_sdram_controller_0_input_efifo_module:the_nios2e_new_sdram_controller_0_input_efifo_module|entry_0[40]~0                                                                                                                                                                          ; LCCOMB_X19_Y6_N18     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|nios2e_new_sdram_controller_0_input_efifo_module:the_nios2e_new_sdram_controller_0_input_efifo_module|entry_1[40]~0                                                                                                                                                                          ; LCCOMB_X19_Y6_N8      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X0_Y9_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                              ; DDIOOECELL_X0_Y8_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                             ; DDIOOECELL_X16_Y0_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                             ; DDIOOECELL_X16_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                             ; DDIOOECELL_X13_Y0_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                             ; DDIOOECELL_X13_Y0_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                             ; DDIOOECELL_X7_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                             ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                              ; DDIOOECELL_X0_Y7_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                              ; DDIOOECELL_X0_Y6_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                              ; DDIOOECELL_X0_Y6_N26  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                              ; DDIOOECELL_X0_Y5_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                              ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                              ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                              ; DDIOOECELL_X18_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                              ; DDIOOECELL_X16_Y0_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                        ; LCCOMB_X12_Y18_N22    ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                              ; FF_X17_Y10_N27        ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                       ; LCCOMB_X13_Y18_N24    ; 61      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                           ; FF_X7_Y9_N19          ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                       ; FF_X7_Y9_N9           ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y12_N20    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                      ; FF_X13_Y17_N13        ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                     ; FF_X11_Y15_N3         ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|R_src1~21                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y17_N16    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y17_N18    ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y16_N2     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y16_N4     ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                              ; FF_X7_Y9_N21          ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[1]~0                                                                                                                                                                                                                                                                ; LCCOMB_X14_Y14_N14    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                ; LCCOMB_X14_Y14_N12    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                      ; LCCOMB_X14_Y14_N18    ; 32      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                   ; FF_X17_Y13_N19        ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios2e_nios2_qsys_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X6_Y18_N27         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios2e_nios2_qsys_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X2_Y17_N28     ; 5       ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios2e_nios2_qsys_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X2_Y17_N6      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios2e_nios2_qsys_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X2_Y17_N12     ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_sysclk:the_nios2e_nios2_qsys_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X6_Y18_N25         ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_tck:the_nios2e_nios2_qsys_0_cpu_debug_slave_tck|sr[30]~29                    ; LCCOMB_X3_Y18_N30     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_tck:the_nios2e_nios2_qsys_0_cpu_debug_slave_tck|sr[37]~21                    ; LCCOMB_X7_Y18_N18     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|nios2e_nios2_qsys_0_cpu_debug_slave_tck:the_nios2e_nios2_qsys_0_cpu_debug_slave_tck|sr[6]~13                     ; LCCOMB_X3_Y18_N22     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy|virtual_state_sdr~0                               ; LCCOMB_X3_Y18_N12     ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios2e_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2e_nios2_qsys_0_cpu_debug_slave_phy|virtual_state_uir~0                               ; LCCOMB_X3_Y18_N0      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios2e_nios2_qsys_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                        ; LCCOMB_X13_Y12_N8     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_oci_break:the_nios2e_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[3]~1                                                                                                       ; LCCOMB_X4_Y17_N20     ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[0]~9                                                                                                                   ; LCCOMB_X2_Y17_N16     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                               ; LCCOMB_X8_Y17_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                 ; LCCOMB_X13_Y12_N20    ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; RST_N                                                                                                                                                                                                                                                                                                                                                                  ; PIN_25                ; 132     ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                           ; JTAG_X1_Y12_N0        ; 409     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                           ; JTAG_X1_Y12_N0        ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                               ; FF_X11_Y20_N27        ; 86      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                    ; LCCOMB_X28_Y19_N26    ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                      ; LCCOMB_X28_Y19_N8     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                    ; LCCOMB_X28_Y19_N2     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                       ; LCCOMB_X29_Y18_N16    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                       ; LCCOMB_X28_Y20_N8     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                                      ; LCCOMB_X28_Y20_N12    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                         ; FF_X28_Y20_N19        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                         ; FF_X26_Y20_N3         ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~24                                        ; LCCOMB_X25_Y20_N28    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19                         ; LCCOMB_X29_Y18_N10    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~20                         ; LCCOMB_X31_Y16_N24    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~14                                           ; LCCOMB_X11_Y20_N4     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                  ; LCCOMB_X12_Y20_N8     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~18                               ; LCCOMB_X28_Y20_N14    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~7                                ; LCCOMB_X28_Y20_N26    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~19                 ; LCCOMB_X29_Y18_N24    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~20            ; LCCOMB_X28_Y18_N10    ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~23            ; LCCOMB_X29_Y18_N18    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                    ; FF_X12_Y20_N7         ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                   ; FF_X11_Y20_N21        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                    ; FF_X11_Y21_N19        ; 58      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                    ; FF_X11_Y21_N1         ; 61      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                             ; LCCOMB_X11_Y20_N14    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                   ; FF_X11_Y22_N9         ; 48      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                 ; LCCOMB_X29_Y18_N12    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                                  ; LCCOMB_X21_Y19_N4     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                                  ; LCCOMB_X21_Y19_N2     ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                ; FF_X31_Y19_N27        ; 4       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                               ; LCCOMB_X31_Y19_N2     ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                ; LCCOMB_X29_Y15_N18    ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                ; LCCOMB_X29_Y15_N28    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                  ; FF_X29_Y16_N1         ; 134     ; Async. clear                          ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]~1                                                                                                                                                                                                         ; LCCOMB_X33_Y12_N28    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                             ; LCCOMB_X31_Y19_N8     ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                              ; LCCOMB_X31_Y19_N30    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                                  ; LCCOMB_X26_Y14_N28    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                        ; LCCOMB_X29_Y16_N28    ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]~0                                                                                   ; LCCOMB_X26_Y14_N0     ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                                      ; LCCOMB_X23_Y15_N2     ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                         ; LCCOMB_X29_Y15_N6     ; 3       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                              ; LCCOMB_X29_Y16_N30    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~8                                                                                                                                                                                                                         ; LCCOMB_X11_Y7_N26     ; 4       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~9                                                                                                                                                                                                                         ; LCCOMB_X11_Y7_N12     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~5                                                                                                                                                                                                                    ; LCCOMB_X11_Y7_N30     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                                      ; LCCOMB_X25_Y18_N18    ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]~34                                                                                                                                                                                                                                     ; LCCOMB_X29_Y15_N16    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                                 ; LCCOMB_X29_Y15_N20    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                          ; LCCOMB_X29_Y15_N2     ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                                                   ; PIN_23            ; 2317    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller|merged_reset~0                                            ; LCCOMB_X1_Y11_N16 ; 3       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller|r_sync_rst                                                ; FF_X21_Y15_N17    ; 1508    ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; RST_N                                                                                                                 ; PIN_25            ; 132     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0    ; 409     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X29_Y16_N1     ; 134     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                         ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_4461:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; ROM              ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; nios2e_epcs_flash_controller_0_boot_rom.hex ; M9K_X15_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_r:the_nios2e_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                        ; M9K_X15_Y7_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; PwmCtrl:u0|nios2e:u0|nios2e_jtag_uart_0:jtag_uart_0|nios2e_jtag_uart_0_scfifo_w:the_nios2e_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                        ; M9K_X27_Y6_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_ocimem:the_nios2e_nios2_qsys_0_cpu_nios2_ocimem|nios2e_nios2_qsys_0_cpu_ociram_sp_ram_module:nios2e_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                                        ; M9K_X15_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_register_bank_a_module:nios2e_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                        ; M9K_X15_Y17_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_register_bank_b_module:nios2e_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                        ; M9K_X15_Y18_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a724:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 4            ; 1024         ; 4            ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 1024                        ; 4                           ; 1024                        ; 4                           ; 4096                ; 1    ; None                                        ; M9K_X27_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top_nios_sys|PwmCtrl:u0|nios2e:u0|nios2e_epcs_flash_controller_0:epcs_flash_controller_0|altsyncram:the_boot_copier_rom|altsyncram_4461:auto_generated|ALTSYNCRAM                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000010111000000111010) (270072) (94266) (1703A)    ;(00000100110000000000000001110100) (460000164) (79691892) (4C00074)   ;(10011000000000010100100000111010) (1664917238) (-1744746438) (-6-7-15-14-11-7-12-6)   ;(10011100111111111111100000000100) (2142447170) (-1660946428) (-6-3000-7-15-12)   ;(10011000001111111111110100011110) (1682449602) (-1740636898) (-6-7-1200-2-14-2)   ;(00000000000000000010000000111010) (20072) (8250) (203A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000001001010000000110) (112006) (37894) (9406)   ;
;8;(00000001011111111111111111000100) (137777704) (25165764) (17FFFC4)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000111101000000110) (75006) (31238) (7A06)   ;(00110000000001111000100000111010) (1706736776) (805799994) (3007883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000111011100000110) (73406) (30470) (7706)   ;(00110000000010011000100000111010) (1707336776) (805931066) (3009883A)   ;(00011000000000000000010000100110) (-1294965250) (402654246) (18000426)   ;
;16;(00011001011111111111111100100110) (-1157189850) (427818790) (197FFF26)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000100000000110) (4006) (2054) (806)   ;(00000000001111111111010100000110) (17772406) (4191494) (3FF506)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010100100000110) (24406) (10502) (2906)   ;(00100000001111101110100000111010) (-277403224) (540993594) (203EE83A)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;
;24;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000010010100000110) (22406) (9478) (2506)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(00011001000001111000100000111010) (-1193263224) (419924026) (1907883A)   ;(00011000111111111111111111000100) (-1217189592) (419430340) (18FFFFC4)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;
;32;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)    ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;
;40;(00100001000000000000000001000100) (-194967192) (553648196) (21000044)    ;(00100000111111111111100000011110) (-217193260) (553646110) (20FFF81E)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;
;48;(10111000001011011000100000111010) (1383009942) (-1204975558) (-4-7-13-2-7-7-12-6)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001111100000110) (17406) (7942) (1F06)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(10101000000000000000010100100110) (-630291684) (-1476393690) (-5-7-15-15-15-10-13-10)   ;(00000010110000000000000011000100) (260000304) (46137540) (2C000C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;56;(00000000000000000101100100000110) (54406) (22790) (5906)    ;(00010000000101111000100000111010) (2005704072) (269977658) (1017883A)   ;(00000000000000000000001000000110) (1006) (518) (206)   ;(00000010110000001100000000110100) (260140064) (46186548) (2C0C034)   ;(01011000100101101011000000111010) (898046424) (1486270522) (5896B03A)   ;(10110000001011111000100000111010) (383409942) (-1339062214) (-4-15-130-7-7-12-6)   ;(00000000000000000100011100000110) (43406) (18182) (4706)   ;(10111101100000000000000100000100) (1909706274) (-1115684604) (-4-2-7-15-15-14-15-12)   ;
;64;(10010011000000000000001000110111) (964674233) (-1828715977) (-6-12-15-15-15-13-12-9)    ;(01100011000000000000100000001100) (-2142446930) (1660946444) (6300080C)   ;(01100000001111111111110100100110) (1870292798) (1614806310) (603FFD26)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(10101000000000000000110000100110) (-630288084) (-1476391898) (-5-7-15-15-15-3-13-10)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000000000110000100) (260000604) (46137732) (2C00184)   ;
;72;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000100100000000110) (44006) (18438) (4806)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000011101001000100) (260035104) (46152260) (2C03A44)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000100001000000110) (41006) (16902) (4206)   ;
;80;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)    ;(10110000000000000110100000111010) (369769942) (-1342150598) (-4-15-15-15-9-7-12-6)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;(00000000001010111000100000111010) (12704072) (2852922) (2B883A)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000010011111000100) (260023704) (46147524) (2C027C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;88;(00000000000000000011100100000110) (34406) (14598) (3906)    ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000011011000000110) (33006) (13830) (3606)   ;(00000000001000111000100000111010) (10704072) (2328634) (23883A)   ;(00000010110000000000000001000100) (260000104) (46137412) (2C00044)   ;(01010010110101101100000000111010) (118056424) (1389805626) (52D6C03A)   ;(01011000000000000000001100100110) (852517798) (1476395814) (58000326)   ;
;96;(00000010110000000011101111000100) (260035704) (46152644) (2C03BC4)    ;(01010010110101110000000000111010) (118116424) (1389822010) (52D7003A)   ;(01011000000000000000001000100110) (852517398) (1476395558) (58000226)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(00000100010000000000000001000100) (420000104) (71303236) (4400044)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010101100000110) (25406) (11014) (2B06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;104;(00000000000000000010100100000110) (24406) (10502) (2906)    ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(01010010100000000000011001101000) (92519502) (1384121960) (52800668)   ;(01010000000000000001100000100110) (-147469602) (1342183462) (50001826)   ;(00000101010000000000000001000100) (520000104) (88080452) (5400044)   ;(10001000000000000000110100011110) (-335320398) (-2013262562) (-7-7-15-15-15-2-14-2)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;
;112;(00000010110000000000000110000100) (260000604) (46137732) (2C00184)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001111100000110) (17406) (7942) (1F06)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000010110111000100) (260026704) (46149060) (2C02DC4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;120;(00000000000000000001100100000110) (14406) (6406) (1906)    ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000000000000000000100100000110) (4406) (2310) (906)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000000010111000100) (260002704) (46138820) (2C005C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001001000000110) (11006) (4614) (1206)   ;
;128;(00000010110000000010000000000100) (260020004) (46145540) (2C02004)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000111100000110) (7406) (3846) (F06)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;(00000000000011011000100000111010) (3304072) (886842) (D883A)   ;
;136;(00000101000000000000000100000100) (500000404) (83886340) (5000104)    ;(01011000000101100001001000111010) (857927424) (1477841466) (5816123A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000011000000110) (3006) (1542) (606)   ;(00110010100011001011000000111010) (1948162776) (848080954) (328CB03A)   ;(00110000000011000001011000111010) (1708045776) (806098490) (300C163A)   ;(10100101001111111111111111000100) (-1112516426) (-1522532412) (-5-10-12000-3-12)   ;(10100000001111111111100100011110) (-1612519694) (-1606420194) (-5-15-1200-6-14-2)   ;
;144;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)    ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010110000000000000100110101) (924673631) (-1832910539) (-6-13-3-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;
;152;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)    ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010100000000000000000100011) (904673209) (-1837105117) (-6-13-7-15-15-15-13-13)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(10111011010000000000000100000100) (1689706274) (-1153433340) (-4-4-11-15-15-14-15-12)   ;(00000000000111001110000000111010) (7160072) (1892410) (1CE03A)   ;(01110100100000001111111111010100) (-2273220) (1954611156) (7480FFD4)   ;(10010100100000000000000001000100) (1104673270) (-1803550652) (-6-11-7-15-15-15-11-12)   ;
;160;(00000000100000000000000000000100) (40000004) (8388612) (800004)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111000110100000110) (17706406) (4164870) (3F8D06)   ;(00000100000000000000100000000100) (400004004) (67110916) (4000804)   ;(00000011100000000011111111000100) (340037704) (58736580) (3803FC4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111110101000000110) (17765006) (4188678) (3FEA06)   ;(01010011100000000010010000011110) (192538388) (1400906782) (5380241E)   ;
;168;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)    ;(10000000001111111111101100011110) (-1317551398) (-2143290594) (-7-15-1200-4-14-2)   ;(00000100000000000000011001000100) (400003104) (67110468) (4000644)   ;(00000011100000000000000000000100) (340000004) (58720260) (3800004)   ;(00000000100000000000110000000100) (40006004) (8391684) (800C04)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111001000000000110) (17710006) (4165638) (3F9006)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;176;(00000000001111110111111100000110) (17677406) (4161286) (3F7F06)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111101111000000110) (17757006) (4185606) (3FDE06)   ;(01010010100000000000100000001100) (92520366) (1384122380) (5280080C)   ;(01010000000101001001011010111010) (-142370376) (1343526586) (501496BA)   ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;
;184;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)    ;(00000100000000000000000111000100) (400000704) (67109316) (40001C4)   ;(00000000100000000000100001000100) (40004104) (8390724) (800844)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111000001000000110) (17701006) (4162054) (3F8206)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110111000100000110) (17670406) (4157702) (3F7106)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;192;(00000000001111111101000000000110) (17750006) (4182022) (3FD006)    ;(01010010100000000000010000001100) (92518366) (1384121356) (5280040C)   ;(01010000000101001001011011111010) (-142370276) (1343526650) (501496FA)   ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)   ;(01110000000001011000100000111010) (-441146872) (1879410746) (7005883A)   ;
;200;(00000011101111111111111111000100) (357777704) (62914500) (3BFFFC4)    ;(00010011101111110100111000100110) (-1937320250) (331304486) (13BF4E26)   ;(00010000100000000000000111000100) (2040000704) (276824516) (108001C4)   ;(00010000000001001101000011111010) (2001150372) (268751098) (1004D0FA)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110111000100000110) (17670406) (4157702) (3F7106)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110110000000000110) (17660006) (4153350) (3F6006)   ;
;208;(01101000000000000110100000111010) (-1442386872) (1744857146) (6800683A)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 5,839 / 32,401 ( 18 % ) ;
; C16 interconnects     ; 71 / 1,326 ( 5 % )      ;
; C4 interconnects      ; 3,793 / 21,816 ( 17 % ) ;
; Direct links          ; 703 / 32,401 ( 2 % )    ;
; Global clocks         ; 6 / 10 ( 60 % )         ;
; Local interconnects   ; 2,326 / 10,320 ( 23 % ) ;
; R24 interconnects     ; 110 / 1,289 ( 9 % )     ;
; R4 interconnects      ; 4,518 / 28,186 ( 16 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.65) ; Number of LABs  (Total = 332) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 20                            ;
; 2                                           ; 8                             ;
; 3                                           ; 4                             ;
; 4                                           ; 6                             ;
; 5                                           ; 7                             ;
; 6                                           ; 3                             ;
; 7                                           ; 4                             ;
; 8                                           ; 6                             ;
; 9                                           ; 6                             ;
; 10                                          ; 9                             ;
; 11                                          ; 6                             ;
; 12                                          ; 10                            ;
; 13                                          ; 19                            ;
; 14                                          ; 59                            ;
; 15                                          ; 44                            ;
; 16                                          ; 121                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.25) ; Number of LABs  (Total = 332) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 230                           ;
; 1 Clock                            ; 290                           ;
; 1 Clock enable                     ; 115                           ;
; 1 Sync. clear                      ; 19                            ;
; 1 Sync. load                       ; 28                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 50                            ;
; 2 Clocks                           ; 14                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.45) ; Number of LABs  (Total = 332) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 4                             ;
; 1                                            ; 9                             ;
; 2                                            ; 15                            ;
; 3                                            ; 6                             ;
; 4                                            ; 5                             ;
; 5                                            ; 3                             ;
; 6                                            ; 3                             ;
; 7                                            ; 4                             ;
; 8                                            ; 2                             ;
; 9                                            ; 3                             ;
; 10                                           ; 4                             ;
; 11                                           ; 7                             ;
; 12                                           ; 4                             ;
; 13                                           ; 2                             ;
; 14                                           ; 6                             ;
; 15                                           ; 12                            ;
; 16                                           ; 14                            ;
; 17                                           ; 7                             ;
; 18                                           ; 10                            ;
; 19                                           ; 9                             ;
; 20                                           ; 15                            ;
; 21                                           ; 16                            ;
; 22                                           ; 21                            ;
; 23                                           ; 23                            ;
; 24                                           ; 21                            ;
; 25                                           ; 26                            ;
; 26                                           ; 8                             ;
; 27                                           ; 13                            ;
; 28                                           ; 18                            ;
; 29                                           ; 10                            ;
; 30                                           ; 13                            ;
; 31                                           ; 6                             ;
; 32                                           ; 13                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.52) ; Number of LABs  (Total = 332) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 5                             ;
; 1                                               ; 30                            ;
; 2                                               ; 17                            ;
; 3                                               ; 25                            ;
; 4                                               ; 16                            ;
; 5                                               ; 20                            ;
; 6                                               ; 23                            ;
; 7                                               ; 21                            ;
; 8                                               ; 23                            ;
; 9                                               ; 22                            ;
; 10                                              ; 12                            ;
; 11                                              ; 26                            ;
; 12                                              ; 17                            ;
; 13                                              ; 7                             ;
; 14                                              ; 21                            ;
; 15                                              ; 12                            ;
; 16                                              ; 21                            ;
; 17                                              ; 2                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 3                             ;
; 29                                              ; 5                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.77) ; Number of LABs  (Total = 332) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 10                            ;
; 3                                            ; 12                            ;
; 4                                            ; 12                            ;
; 5                                            ; 9                             ;
; 6                                            ; 9                             ;
; 7                                            ; 4                             ;
; 8                                            ; 15                            ;
; 9                                            ; 10                            ;
; 10                                           ; 10                            ;
; 11                                           ; 9                             ;
; 12                                           ; 3                             ;
; 13                                           ; 17                            ;
; 14                                           ; 15                            ;
; 15                                           ; 11                            ;
; 16                                           ; 10                            ;
; 17                                           ; 15                            ;
; 18                                           ; 22                            ;
; 19                                           ; 17                            ;
; 20                                           ; 11                            ;
; 21                                           ; 14                            ;
; 22                                           ; 9                             ;
; 23                                           ; 13                            ;
; 24                                           ; 13                            ;
; 25                                           ; 5                             ;
; 26                                           ; 8                             ;
; 27                                           ; 5                             ;
; 28                                           ; 6                             ;
; 29                                           ; 5                             ;
; 30                                           ; 2                             ;
; 31                                           ; 7                             ;
; 32                                           ; 6                             ;
; 33                                           ; 5                             ;
; 34                                           ; 4                             ;
; 35                                           ; 5                             ;
; 36                                           ; 1                             ;
; 37                                           ; 1                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 64           ; 36           ; 64           ; 0            ; 0            ; 68        ; 64           ; 0            ; 68        ; 68        ; 0            ; 0            ; 0            ; 4            ; 22           ; 0            ; 0            ; 22           ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 68        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 32           ; 4            ; 68           ; 68           ; 0         ; 4            ; 68           ; 0         ; 0         ; 68           ; 68           ; 68           ; 64           ; 46           ; 68           ; 68           ; 46           ; 64           ; 68           ; 68           ; 68           ; 68           ; 68           ; 68           ; 68           ; 68           ; 0         ; 68           ; 68           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LED0                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED2                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED3                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0A               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0B               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0C               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0D               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0E               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0F               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0G               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0DP              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEG7_CS0            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEG7_CS1            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEG7_CS2            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEG7_CS3            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DCLK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCE                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDO                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[2]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[3]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[4]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[5]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[6]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[7]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[8]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[9]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[10]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[11]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CAS_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CKE           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RAS_N         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WE_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST_N               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PUSH3               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PUSH2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PUSH1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PUSH0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DATA                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.5               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                       ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a724:auto_generated|ram_block1a3~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a724:auto_generated|ram_block1a3~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a724:auto_generated|ram_block1a3~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a724:auto_generated|ram_block1a3~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a724:auto_generated|ram_block1a3~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a724:auto_generated|ram_block1a3~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a724:auto_generated|ram_block1a3~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a724:auto_generated|ram_block1a3~portb_address_reg0 ; 0.186             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 8 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "top_nios_sys"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PwmCtrl:u0|mypll:u1|altpll:altpll_component|mypll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/JBL/Altera_Nios/db/mypll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for PwmCtrl:u0|mypll:u1|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/JBL/Altera_Nios/db/mypll_altpll.v Line: 50
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/jbl/altera_nios/db/ip/nios2e/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/jbl/altera_nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.sdc'
Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PwmCtrl:u0|PwmSub:genbit[0].u00|counter0[27] is being clocked by CLK
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|u1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 14
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node PwmCtrl:u0|mypll:u1|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/JBL/Altera_Nios/db/mypll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node RST_N~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 14
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller|merged_reset~0 File: C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_controller.v Line: 134
Info (176353): Automatically promoted node PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller|r_sync_rst  File: C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller|WideOr0~0 File: C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|active_rnw~3 File: C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_new_sdram_controller_0.v Line: 215
        Info (176357): Destination node PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0 File: C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_new_sdram_controller_0.v Line: 212
        Info (176357): Destination node PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~1 File: C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_new_sdram_controller_0.v Line: 212
        Info (176357): Destination node PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|W_rf_wren File: C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_nios2_qsys_0_cpu.v Line: 3451
        Info (176357): Destination node PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|i_refs[0] File: C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_new_sdram_controller_0.v Line: 356
        Info (176357): Destination node PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|i_refs[2] File: C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_new_sdram_controller_0.v Line: 356
        Info (176357): Destination node PwmCtrl:u0|nios2e:u0|nios2e_new_sdram_controller_0:new_sdram_controller_0|i_refs[1] File: C:/JBL/Altera_Nios/db/ip/nios2e/submodules/nios2e_new_sdram_controller_0.v Line: 356
        Info (176357): Destination node PwmCtrl:u0|nios2e:u0|nios2e_nios2_qsys_0:nios2_qsys_0|nios2e_nios2_qsys_0_cpu:cpu|nios2e_nios2_qsys_0_cpu_nios2_oci:the_nios2e_nios2_qsys_0_cpu_nios2_oci|nios2e_nios2_qsys_0_cpu_nios2_oci_debug:the_nios2e_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176353): Automatically promoted node PwmCtrl:u0|nios2e:u0|altera_reset_controller:rst_controller|merged_reset~0  File: C:/JBL/Altera_Nios/db/ip/nios2e/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15058): PLL "PwmCtrl:u0|mypll:u1|altpll:altpll_component|mypll_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: C:/JBL/Altera_Nios/db/mypll_altpll.v Line: 50
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 15% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 1.19 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin DATA uses I/O standard 3.3-V LVTTL at 13 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 22
Warning (169177): 22 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin SDRAM_DQ[0] uses I/O standard 3.3-V LVTTL at 28 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[1] uses I/O standard 3.3-V LVTTL at 30 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[2] uses I/O standard 3.3-V LVTTL at 31 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[3] uses I/O standard 3.3-V LVTTL at 32 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[4] uses I/O standard 3.3-V LVTTL at 33 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[5] uses I/O standard 3.3-V LVTTL at 34 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[6] uses I/O standard 3.3-V LVTTL at 38 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[7] uses I/O standard 3.3-V LVTTL at 39 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[8] uses I/O standard 3.3-V LVTTL at 54 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[9] uses I/O standard 3.3-V LVTTL at 53 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[10] uses I/O standard 3.3-V LVTTL at 52 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[11] uses I/O standard 3.3-V LVTTL at 51 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[12] uses I/O standard 3.3-V LVTTL at 50 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[13] uses I/O standard 3.3-V LVTTL at 49 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[14] uses I/O standard 3.3-V LVTTL at 46 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin SDRAM_DQ[15] uses I/O standard 3.3-V LVTTL at 44 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 28
    Info (169178): Pin CLK uses I/O standard 3.3-V LVTTL at 23 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 14
    Info (169178): Pin RST_N uses I/O standard 3.3-V LVTTL at 25 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 14
    Info (169178): Pin PUSH3 uses I/O standard 3.3-V LVTTL at 91 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 18
    Info (169178): Pin PUSH2 uses I/O standard 3.3-V LVTTL at 90 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 18
    Info (169178): Pin PUSH1 uses I/O standard 3.3-V LVTTL at 89 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 18
    Info (169178): Pin PUSH0 uses I/O standard 3.3-V LVTTL at 88 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 18
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin DATA uses I/O standard 3.3-V LVTTL at 13 File: C:/JBL/Altera_Nios/top_nios_sys.v Line: 22
Warning (292000): FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\Quatus16_lisense\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at "www.flexerasoftware.com"..
Warning (292000): FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\Quatus16_lisense\license.dat; FlexNet Licensing error:-8,523 For further information, refer to the FlexNet Licensing documentation, available at "www.flexerasoftware.com"..
Info (144001): Generated suppressed messages file C:/JBL/Altera_Nios/output_files/top_nios_sys.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 5288 megabytes
    Info: Processing ended: Sun Jul 04 16:40:15 2021
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:28


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/JBL/Altera_Nios/output_files/top_nios_sys.fit.smsg.


