// Generated by stratus_hls 23.01-s004  (99406.080430)
// Fri Jan 31 16:25:27 2025
// from snax_req_handler.cc

`timescale 1ps / 1ps


module snax_req_handler( clk, rst, snax_acc_req_valid, snax_acc_req_data_addr, snax_acc_req_data_wen, snax_acc_req_data_data, snax_acc_req_ready, acc_snax_rsp_valid, acc_snax_rsp_data_data, acc_snax_rsp_ready, quant_param_QKV_out_valid, quant_param_QKV_out_data, quant_param_QKV_out_ready, quant_param_QKT_out_valid, quant_param_QKT_out_data, quant_param_QKT_out_ready, trig_hub_streamer_handler_master_data_in_0, trig_hub_streamer_handler_master_data_in_1, trig_hub_streamer_handler_master_data_in_2
, 
trig_hub_streamer_handler_master_data_in_3, trig_hub_streamer_handler_master_in_cur_write, trig_hub_streamer_handler_master_out_cur_write, trig_hub_qkv_handler_master_data_in_0, trig_hub_qkv_handler_master_data_in_1, trig_hub_qkv_handler_master_data_in_2, trig_hub_qkv_handler_master_data_in_3, trig_hub_qkv_handler_master_data_in_4, trig_hub_qkv_handler_master_data_in_5, trig_hub_qkv_handler_master_data_in_6, trig_hub_qkv_handler_master_data_in_7, trig_hub_qkv_handler_master_data_in_8
      , trig_hub_qkv_handler_master_data_in_9, trig_hub_qkv_handler_master_data_in_10, trig_hub_qkv_handler_master_data_in_11, trig_hub_qkv_handler_master_data_in_12, trig_hub_qkv_handler_master_data_in_13, trig_hub_qkv_handler_master_data_in_14, trig_hub_qkv_handler_master_data_in_15, trig_hub_qkv_handler_master_data_in_16, trig_hub_qkv_handler_master_data_in_17, trig_hub_qkv_handler_master_in_cur_write, trig_hub_qkv_handler_master_out_cur_write, trig_hub_qkt_handler_master_data_in_0
      , trig_hub_qkt_handler_master_data_in_1, trig_hub_qkt_handler_master_data_in_2, trig_hub_qkt_handler_master_data_in_3, trig_hub_qkt_handler_master_data_in_4, trig_hub_qkt_handler_master_data_in_5, trig_hub_qkt_handler_master_data_in_6, trig_hub_qkt_handler_master_data_in_7, trig_hub_qkt_handler_master_data_in_8, trig_hub_qkt_handler_master_data_in_9, trig_hub_qkt_handler_master_data_in_10, trig_hub_qkt_handler_master_data_in_11, trig_hub_qkt_handler_master_data_in_12
      , trig_hub_qkt_handler_master_data_in_13, trig_hub_qkt_handler_master_data_in_14, trig_hub_qkt_handler_master_data_in_15, trig_hub_qkt_handler_master_data_in_16, trig_hub_qkt_handler_master_data_in_17, trig_hub_qkt_handler_master_in_cur_write, trig_hub_qkt_handler_master_out_cur_write );

    input clk;
    input rst;
    input snax_acc_req_valid;
    input [31:0] snax_acc_req_data_addr;
    input snax_acc_req_data_wen;
    input [31:0] snax_acc_req_data_data;
    input acc_snax_rsp_ready;
    input quant_param_QKV_out_ready;
    input quant_param_QKT_out_ready;
    input trig_hub_streamer_handler_master_out_cur_write;
    input trig_hub_qkv_handler_master_out_cur_write;
    input trig_hub_qkt_handler_master_out_cur_write;
    output snax_acc_req_ready;
    reg snax_acc_req_ready;
    output acc_snax_rsp_valid;
    reg acc_snax_rsp_valid;
    output [31:0] acc_snax_rsp_data_data;
    output quant_param_QKV_out_valid;
    reg quant_param_QKV_out_valid;
    output [31:0] quant_param_QKV_out_data;
    reg [31:0] quant_param_QKV_out_data;
    output quant_param_QKT_out_valid;
    reg quant_param_QKT_out_valid;
    output [31:0] quant_param_QKT_out_data;
    reg [31:0] quant_param_QKT_out_data;
    output trig_hub_streamer_handler_master_data_in_0;
    reg trig_hub_streamer_handler_master_data_in_0;
    output trig_hub_streamer_handler_master_data_in_1;
    reg trig_hub_streamer_handler_master_data_in_1;
    output trig_hub_streamer_handler_master_data_in_2;
    reg trig_hub_streamer_handler_master_data_in_2;
    output trig_hub_streamer_handler_master_data_in_3;
    reg trig_hub_streamer_handler_master_data_in_3;
    output trig_hub_streamer_handler_master_in_cur_write;
    reg trig_hub_streamer_handler_master_in_cur_write;
    output trig_hub_qkv_handler_master_data_in_0;
    output trig_hub_qkv_handler_master_data_in_1;
    output trig_hub_qkv_handler_master_data_in_2;
    output trig_hub_qkv_handler_master_data_in_3;
    reg trig_hub_qkv_handler_master_data_in_3;
    output trig_hub_qkv_handler_master_data_in_4;
    reg trig_hub_qkv_handler_master_data_in_4;
    output trig_hub_qkv_handler_master_data_in_5;
    reg trig_hub_qkv_handler_master_data_in_5;
    output trig_hub_qkv_handler_master_data_in_6;
    reg trig_hub_qkv_handler_master_data_in_6;
    output trig_hub_qkv_handler_master_data_in_7;
    reg trig_hub_qkv_handler_master_data_in_7;
    output trig_hub_qkv_handler_master_data_in_8;
    reg trig_hub_qkv_handler_master_data_in_8;
    output trig_hub_qkv_handler_master_data_in_9;
    reg trig_hub_qkv_handler_master_data_in_9;
    output trig_hub_qkv_handler_master_data_in_10;
    reg trig_hub_qkv_handler_master_data_in_10;
    output trig_hub_qkv_handler_master_data_in_11;
    reg trig_hub_qkv_handler_master_data_in_11;
    output trig_hub_qkv_handler_master_data_in_12;
    reg trig_hub_qkv_handler_master_data_in_12;
    output trig_hub_qkv_handler_master_data_in_13;
    reg trig_hub_qkv_handler_master_data_in_13;
    output trig_hub_qkv_handler_master_data_in_14;
    reg trig_hub_qkv_handler_master_data_in_14;
    output trig_hub_qkv_handler_master_data_in_15;
    reg trig_hub_qkv_handler_master_data_in_15;
    output trig_hub_qkv_handler_master_data_in_16;
    reg trig_hub_qkv_handler_master_data_in_16;
    output trig_hub_qkv_handler_master_data_in_17;
    reg trig_hub_qkv_handler_master_data_in_17;
    output trig_hub_qkv_handler_master_in_cur_write;
    reg trig_hub_qkv_handler_master_in_cur_write;
    output trig_hub_qkt_handler_master_data_in_0;
    reg trig_hub_qkt_handler_master_data_in_0;
    output trig_hub_qkt_handler_master_data_in_1;
    reg trig_hub_qkt_handler_master_data_in_1;
    output trig_hub_qkt_handler_master_data_in_2;
    reg trig_hub_qkt_handler_master_data_in_2;
    output trig_hub_qkt_handler_master_data_in_3;
    reg trig_hub_qkt_handler_master_data_in_3;
    output trig_hub_qkt_handler_master_data_in_4;
    reg trig_hub_qkt_handler_master_data_in_4;
    output trig_hub_qkt_handler_master_data_in_5;
    reg trig_hub_qkt_handler_master_data_in_5;
    output trig_hub_qkt_handler_master_data_in_6;
    reg trig_hub_qkt_handler_master_data_in_6;
    output trig_hub_qkt_handler_master_data_in_7;
    reg trig_hub_qkt_handler_master_data_in_7;
    output trig_hub_qkt_handler_master_data_in_8;
    reg trig_hub_qkt_handler_master_data_in_8;
    output trig_hub_qkt_handler_master_data_in_9;
    reg trig_hub_qkt_handler_master_data_in_9;
    output trig_hub_qkt_handler_master_data_in_10;
    reg trig_hub_qkt_handler_master_data_in_10;
    output trig_hub_qkt_handler_master_data_in_11;
    reg trig_hub_qkt_handler_master_data_in_11;
    output trig_hub_qkt_handler_master_data_in_12;
    reg trig_hub_qkt_handler_master_data_in_12;
    output trig_hub_qkt_handler_master_data_in_13;
    reg trig_hub_qkt_handler_master_data_in_13;
    output trig_hub_qkt_handler_master_data_in_14;
    reg trig_hub_qkt_handler_master_data_in_14;
    output trig_hub_qkt_handler_master_data_in_15;
    reg trig_hub_qkt_handler_master_data_in_15;
    output trig_hub_qkt_handler_master_data_in_16;
    reg trig_hub_qkt_handler_master_data_in_16;
    output trig_hub_qkt_handler_master_data_in_17;
    reg trig_hub_qkt_handler_master_data_in_17;
    output trig_hub_qkt_handler_master_in_cur_write;
    reg trig_hub_qkt_handler_master_in_cur_write;
    reg [5:0] global_state_next;
    wire  snax_req_handler_Xor_1Ux1U_1U_4_151_out1;
    wire  snax_req_handler_Xor_1Ux1U_1U_4_143_out1;
    wire  snax_req_handler_Xor_1Ux1U_1U_4_139_out1;
    wire [6:0] snax_req_handler_OrReduction_7U_1U_4_11_in1;
    wire  snax_req_handler_Equal_1U_3_4_9_out1;
    wire  snax_req_handler_Equal_1U_5_4_8_out1;
    wire  snax_req_handler_Equal_1U_7_4_7_out1;
    wire  snax_req_handler_Equal_1U_9_4_6_out1;
    wire  snax_req_handler_Equal_1U_12_4_5_out1;
    wire  snax_req_handler_Equal_1U_14_4_4_out1;
    wire  snax_req_handler_Equal_1U_16_4_3_out1;
    wire  snax_req_handler_Or_1Ux1U_1U_4_2_out1;
    wire  snax_req_handler_Or_1Ux1U_1U_4_1_out1;
    reg  s_reg_21;
    reg  s_reg_20;
    reg  s_reg_19;
    reg  s_reg_18;
    reg  s_reg_17;
    reg  s_reg_16;
    reg  s_reg_15;
    wire  snax_req_handler_OrReduction_7U_1U_4_11_out1;
    reg  s_reg_14;
    wire  snax_req_handler_Not_1U_1U_s_4_140_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_152_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_144_out1;
    wire  snax_req_handler_Equal_1U_1_4_85_out1;
    wire  snax_req_handler_Equal_1U_47_4_86_out1;
    wire  snax_req_handler_Equal_1U_41_4_87_out1;
    wire  snax_req_handler_Equal_1U_49_4_88_out1;
    wire  snax_req_handler_Equal_1U_28_4_89_out1;
    wire  snax_req_handler_Equal_1U_35_4_90_out1;
    wire  snax_req_handler_Equal_1U_30_4_91_out1;
    wire  snax_req_handler_Not_1U_1U_s_4_77_out1;
    reg  snax_req_handler_N_Muxb_1_2_24_4_70_out1;
    reg  snax_req_handler_N_Muxb_1_2_24_4_79_out1;
    reg  snax_req_handler_N_Muxb_1_2_24_4_80_out1;
    reg  snax_req_handler_N_Muxb_1_2_24_4_73_out1;
    reg  snax_req_handler_N_Muxb_1_2_24_4_82_out1;
    reg  snax_req_handler_N_Muxb_1_2_24_4_83_out1;
    reg  snax_req_handler_N_Muxb_1_2_24_4_76_out1;
    wire  snax_req_handler_Equal_1U_37_4_62_out1;
    wire  snax_req_handler_Equal_1U_26_4_63_out1;
    wire  snax_req_handler_Equal_1U_43_4_64_out1;
    wire  snax_req_handler_Equal_1U_45_4_65_out1;
    wire  snax_req_handler_Equal_1U_32_4_66_out1;
    wire  snax_req_handler_Equal_1U_22_4_67_out1;
    wire  snax_req_handler_Equal_1U_20_4_68_out1;
    reg [7:0] qkv_input_zp;
    reg  streamer_busy;
    reg  qkv_busy;
    reg  trig_hub_qkt_handler_master_out_last_read;
    reg  trig_hub_qkv_handler_master_out_last_read;
    reg  trig_hub_streamer_handler_master_out_last_read;
    reg [7:0] snax_req_handler_N_Mux_8_3_51_4_10_out1;
    reg [7:0] acc_snax_rsp_data_data_slice;
    reg [31:0] s_reg_12;
    reg [5:0] global_state;
    reg  trig_hub_streamer_handler_master_in_cur_write_reg;
    wire  snax_req_handler_Equal_1U_41_4_61_out1;
    wire  snax_req_handler_Equal_1U_47_4_60_out1;
    wire  snax_req_handler_Equal_1U_28_4_59_out1;
    wire  snax_req_handler_Equal_1U_49_4_58_out1;
    wire  snax_req_handler_Equal_1U_30_4_57_out1;
    wire  snax_req_handler_Equal_1U_35_4_56_out1;
    wire  snax_req_handler_Equal_1U_1_4_55_out1;
    reg  trig_hub_qkv_handler_master_in_cur_write_reg;
    wire  snax_req_handler_Equal_1U_43_4_54_out1;
    wire  snax_req_handler_Equal_1U_26_4_53_out1;
    wire  snax_req_handler_Equal_1U_32_4_52_out1;
    wire  snax_req_handler_Equal_1U_45_4_51_out1;
    wire  snax_req_handler_Equal_1U_20_4_50_out1;
    wire  snax_req_handler_Equal_1U_22_4_49_out1;
    wire  snax_req_handler_Equal_1U_37_4_48_out1;
    wire  snax_req_handler_Equal_1U_50_4_125_out1;
    reg  trig_hub_qkt_handler_master_in_cur_write_reg;
    reg [31:0] s_reg_11;
    wire  snax_req_handler_Equal_1U_49_4_47_out1;
    wire  snax_req_handler_Equal_1U_41_4_46_out1;
    wire  snax_req_handler_Equal_1U_47_4_45_out1;
    wire  snax_req_handler_Equal_1U_1_4_44_out1;
    wire  snax_req_handler_Equal_1U_3_4_43_out1;
    wire  snax_req_handler_Equal_1U_5_4_42_out1;
    wire  snax_req_handler_Equal_1U_7_4_41_out1;
    wire  snax_req_handler_Equal_1U_9_4_15_out1;
    wire  snax_req_handler_Equal_1U_12_4_14_out1;
    wire  snax_req_handler_Equal_1U_14_4_38_out1;
    wire  snax_req_handler_Equal_1U_16_4_37_out1;
    wire  snax_req_handler_Equal_1U_17_4_36_out1;
    wire  snax_req_handler_Equal_1U_20_4_35_out1;
    wire  snax_req_handler_Equal_1U_22_4_34_out1;
    wire  snax_req_handler_Equal_1U_32_4_33_out1;
    wire  snax_req_handler_Equal_1U_45_4_32_out1;
    wire  snax_req_handler_Equal_1U_43_4_31_out1;
    wire  snax_req_handler_Equal_1U_26_4_30_out1;
    wire  snax_req_handler_Equal_1U_37_4_29_out1;
    wire  snax_req_handler_Equal_1U_30_4_28_out1;
    wire  snax_req_handler_Equal_1U_35_4_27_out1;
    wire  snax_req_handler_Equal_1U_28_4_26_out1;
    reg  gs_ctrl_f_snax_req_handler_h8;
    wire  snax_req_handler_Not_1U_1U_s_4_175_out1;
    reg  snax_req_handler_N_Mux_1_2_23_4_176_out1;
    reg  trig_hub_qkt_handler_master_in_next_write;
    wire  snax_req_handler_Not_1U_1U_s_4_173_out1;
    reg  snax_req_handler_N_Mux_1_2_23_4_174_out1;
    reg  trig_hub_qkv_handler_master_in_next_write;
    reg  stall0;
    wire  snax_req_handler_Not_1U_1U_s_4_171_out1;
    reg  snax_req_handler_N_Mux_1_2_23_4_172_out1;
    reg  trig_hub_streamer_handler_master_in_next_write;

    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_in_next_write
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_in_next_write
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:37
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:862:9
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:855:10
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:868:11
    
    always @(posedge clk)
      begin : drive_trig_hub_streamer_handler_master_in_next_write
        if (rst == 1'b0) 
          begin
            // op:trig_hub_streamer_handler_master_gen_in_next_write_1/OP773
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:862:9
            // Call Stack: 
            // in function gen_in_next_write_1 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:862:9
            trig_hub_streamer_handler_master_in_next_write <= 1'b1;
          end 
        else 
          begin
            // op:trig_hub_streamer_handler_master_gen_in_next_write_1/OP780
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:868:11
            // Call Stack: 
            // in function gen_in_next_write_1 called from trig_done_lib/c_parts/trig_hub_streamer_handler.h:868:11
            trig_hub_streamer_handler_master_in_next_write <= snax_req_handler_N_Mux_1_2_23_4_172_out1;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_171
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:868:27
    assign snax_req_handler_Not_1U_1U_s_4_171_out1 = !trig_hub_streamer_handler_master_in_cur_write;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Mux_1_2_23_4_172
    // Resource=snax_req_handler_N_Mux_1_2_23_4, Function=mux : Inputs=1,1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:867:9
    always @*
      begin : snax_req_handler_N_Mux_1_2_23_4_172
        if (stall0) 
          begin
            snax_req_handler_N_Mux_1_2_23_4_172_out1 = trig_hub_streamer_handler_master_in_next_write;
          end 
        else 
          begin
            snax_req_handler_N_Mux_1_2_23_4_172_out1 = snax_req_handler_Not_1U_1U_s_4_171_out1;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_in_next_write
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkv_handler_master_in_next_write
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:37
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:982:9
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:975:10
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:988:11
    
    always @(posedge clk)
      begin : drive_trig_hub_qkv_handler_master_in_next_write
        if (rst == 1'b0) 
          begin
            // op:trig_hub_qkv_handler_master_gen_in_next_write_1/OP785
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:982:9
            // Call Stack: 
            // in function gen_in_next_write_1 called from trig_done_lib/c_parts/trig_hub_qkv_handler.h:982:9
            trig_hub_qkv_handler_master_in_next_write <= 1'b1;
          end 
        else 
          begin
            // op:trig_hub_qkv_handler_master_gen_in_next_write_1/OP792
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:988:11
            // Call Stack: 
            // in function gen_in_next_write_1 called from trig_done_lib/c_parts/trig_hub_qkv_handler.h:988:11
            trig_hub_qkv_handler_master_in_next_write <= snax_req_handler_N_Mux_1_2_23_4_174_out1;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_173
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:988:27
    assign snax_req_handler_Not_1U_1U_s_4_173_out1 = !trig_hub_qkv_handler_master_in_cur_write;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Mux_1_2_23_4_174
    // Resource=snax_req_handler_N_Mux_1_2_23_4, Function=mux : Inputs=1,1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:987:9
    always @*
      begin : snax_req_handler_N_Mux_1_2_23_4_174
        if (stall0) 
          begin
            snax_req_handler_N_Mux_1_2_23_4_174_out1 = trig_hub_qkv_handler_master_in_next_write;
          end 
        else 
          begin
            snax_req_handler_N_Mux_1_2_23_4_174_out1 = snax_req_handler_Not_1U_1U_s_4_173_out1;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_in_next_write
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_qkt_handler_master_in_next_write
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1080:37
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:982:9
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:975:10
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:988:11
    
    always @(posedge clk)
      begin : drive_trig_hub_qkt_handler_master_in_next_write
        if (rst == 1'b0) 
          begin
            // op:trig_hub_qkt_handler_master_gen_in_next_write_1/OP797
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:982:9
            // Call Stack: 
            // in function gen_in_next_write_1 called from trig_done_lib/c_parts/trig_hub_qkt_handler.h:982:9
            trig_hub_qkt_handler_master_in_next_write <= 1'b1;
          end 
        else 
          begin
            // op:trig_hub_qkt_handler_master_gen_in_next_write_1/OP804
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:988:11
            // Call Stack: 
            // in function gen_in_next_write_1 called from trig_done_lib/c_parts/trig_hub_qkt_handler.h:988:11
            trig_hub_qkt_handler_master_in_next_write <= snax_req_handler_N_Mux_1_2_23_4_176_out1;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_175
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:988:27
    assign snax_req_handler_Not_1U_1U_s_4_175_out1 = !trig_hub_qkt_handler_master_in_cur_write;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Mux_1_2_23_4_176
    // Resource=snax_req_handler_N_Mux_1_2_23_4, Function=mux : Inputs=1,1,1 Outputs=1
    // Implements 1 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:987:9
    always @*
      begin : snax_req_handler_N_Mux_1_2_23_4_176
        if (stall0) 
          begin
            snax_req_handler_N_Mux_1_2_23_4_176_out1 = trig_hub_qkt_handler_master_in_next_write;
          end 
        else 
          begin
            snax_req_handler_N_Mux_1_2_23_4_176_out1 = snax_req_handler_Not_1U_1U_s_4_175_out1;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_in_cur_write
    // Sharing or Control mux
    // Sharing/Controlling 17 operation(s) on drive_trig_hub_qkt_handler_master_in_cur_write
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1037:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1080:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1080:15
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1037:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:15
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:903:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:15
    always @*
      begin : drive_trig_hub_qkt_handler_master_in_cur_write
        if (gs_ctrl_f_snax_req_handler_h8) 
          begin
            case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
                  , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
              22'd0000000: 
                begin
                  case (s_reg_11) 
                    32'd0000000000, 32'd0000000001: 
                      begin
                        // op:f_snax_req_handler/OP229
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1080:2
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:225:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                        trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_next_write;
                      end
                    32'd0000000002, 32'd0000000026: 
                      begin
                        trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_cur_write_reg;
                      end
                    default: 
                      begin
                        if (snax_req_handler_Equal_1U_50_4_125_out1) 
                          begin
                            // op:f_snax_req_handler/OP166
                            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1080:15
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:265:37
                            // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                            trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_next_write;
                          end 
                        else 
                          begin
                            trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_cur_write_reg;
                          end
                      end
                  endcase
                end
              default: 
                begin
                  if ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}} == 7'd000) 
                    begin
                      // op:f_snax_req_handler/OP498
                      // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1080:2
                      // Call Stack: 
                      // in function trig called from snax_req_handler.cc:84:41
                      // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                      trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_next_write;
                    end 
                  else 
                    begin
                      trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_cur_write_reg;
                    end
                end
            endcase
          end 
        else 
          begin
            trig_hub_qkt_handler_master_in_cur_write = trig_hub_qkt_handler_master_in_cur_write_reg;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_in_cur_write
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkv_handler_master_in_cur_write
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1037:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:15
    always @*
      begin : drive_trig_hub_qkv_handler_master_in_cur_write
        if (gs_ctrl_f_snax_req_handler_h8) 
          begin
            case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
                  , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
              22'd0000000: 
                begin
                  case (s_reg_11) 
                    32'd0000000000, 32'd0000000001: 
                      begin
                        // op:f_snax_req_handler/OP210
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:2
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:220:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                        trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_next_write;
                      end
                    32'd0000000002, 32'd0000000026: 
                      begin
                        trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_cur_write_reg;
                      end
                    default: 
                      begin
                        if (snax_req_handler_Equal_1U_50_4_125_out1) 
                          begin
                            // op:f_snax_req_handler/OP128
                            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:15
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:260:37
                            // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                            trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_next_write;
                          end 
                        else 
                          begin
                            trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_cur_write_reg;
                          end
                      end
                  endcase
                end
              default: 
                begin
                  case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                    7'd000: 
                      begin
                        if ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}} == 7'd000) 
                          begin
                            // op:f_snax_req_handler/OP395
                            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:15
                            // Call Stack: 
                            // in function trig called from snax_req_handler.cc:125:41
                            // in function trig called from snax_req_handler.cc:145:41
                            // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                            trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_next_write;
                          end 
                        else 
                          begin
                            trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_cur_write_reg;
                          end
                      end
                    default: 
                      begin
                        // op:f_snax_req_handler/OP535
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:2
                        // Call Stack: 
                        // in function trig called from snax_req_handler.cc:45:41
                        // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                        trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_next_write;
                      end
                  endcase
                end
            endcase
          end 
        else 
          begin
            trig_hub_qkv_handler_master_in_cur_write = trig_hub_qkv_handler_master_in_cur_write_reg;
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_in_cur_write
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_streamer_handler_master_in_cur_write
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:903:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:15
    always @*
      begin : drive_trig_hub_streamer_handler_master_in_cur_write
        if (gs_ctrl_f_snax_req_handler_h8) 
          begin
            if ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
                  , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}} == 22'd0000000) 
              begin
                case (s_reg_11) 
                  32'd0000000000, 32'd0000000001, 32'd0000000002: 
                    begin
                      // op:f_snax_req_handler/OP261
                      // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:2
                      // Call Stack: 
                      // in function trig called from snax_req_handler.cc:202:42
                      // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                      trig_hub_streamer_handler_master_in_cur_write = trig_hub_streamer_handler_master_in_next_write;
                    end
                  32'd0000000026: 
                    begin
                      trig_hub_streamer_handler_master_in_cur_write = trig_hub_streamer_handler_master_in_cur_write_reg;
                    end
                  default: 
                    begin
                      if (snax_req_handler_Equal_1U_50_4_125_out1) 
                        begin
                          // op:f_snax_req_handler/OP90
                          // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:15
                          // Call Stack: 
                          // in function trig called from snax_req_handler.cc:255:42
                          // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                          trig_hub_streamer_handler_master_in_cur_write = trig_hub_streamer_handler_master_in_next_write;
                        end 
                      else 
                        begin
                          trig_hub_streamer_handler_master_in_cur_write = trig_hub_streamer_handler_master_in_cur_write_reg;
                        end
                    end
                endcase
              end 
            else 
              begin
                trig_hub_streamer_handler_master_in_cur_write = trig_hub_streamer_handler_master_in_cur_write_reg;
              end
          end 
        else 
          begin
            trig_hub_streamer_handler_master_in_cur_write = trig_hub_streamer_handler_master_in_cur_write_reg;
          end
      end
    
    // rtl_process:snax_req_handler/drive_quant_param_QKT_out_data
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_quant_param_QKT_out_data
    // at: cynw_blocking_put.h:269:16
    
    always @(posedge clk or negedge rst)
      begin : drive_quant_param_QKT_out_data
        if (rst == 1'b0) 
          begin
            quant_param_QKT_out_data <= 32'd0000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
                              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1
                              , snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP499
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:85:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                            quant_param_QKT_out_data <= s_reg_12;
                          end 
                      end
                    6'd18, 6'd23: 
                      begin
                        if (quant_param_QKV_out_ready) 
                          begin
                            // op:f_snax_req_handler/OP436
                            // at: cynw_blocking_put.h:269:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:148:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                            quant_param_QKT_out_data <= s_reg_12;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_quant_param_QKT_out_valid
    // Sharing or Control mux
    // Sharing/Controlling 7 operation(s) on drive_quant_param_QKT_out_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_quant_param_QKT_out_valid
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP9
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from snax_req_handler.cc:317:29
            quant_param_QKT_out_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
                              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}} != 
22'd0000000
                         && ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}} == 7'd000 && {snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1
                              , snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}} != 7'd000)) 
                          begin
                            // op:f_snax_req_handler/OP500
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:85:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                            quant_param_QKT_out_valid <= 1'd1;
                          end 
                      end
                    6'd18, 6'd23: 
                      begin
                        if (quant_param_QKV_out_ready) 
                          begin
                            // op:f_snax_req_handler/OP437
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:148:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                            quant_param_QKT_out_valid <= 1'd1;
                          end 
                      end
                    6'd19, 6'd24, 6'd28: 
                      begin
                        if (quant_param_QKT_out_ready) 
                          begin
                            // op:f_snax_req_handler/OP440
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:148:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                            quant_param_QKT_out_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_quant_param_QKV_out_data
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_quant_param_QKV_out_data
    // at: cynw_blocking_put.h:269:16
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_quant_param_QKV_out_data
        if (rst == 1'b0) 
          begin
            quant_param_QKV_out_data <= 32'd0000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
                              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}} != 
22'd0000000
                        ) 
                          begin
                            case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                              7'd000: 
                                begin
                                  if ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}} == 7'd000) 
                                    begin
                                      // op:f_snax_req_handler/OP430
                                      // at: cynw_blocking_put.h:269:21
                                      // Call Stack: 
                                      // in function put called from snax_req_handler.cc:127:33
                                      // in function put called from snax_req_handler.cc:147:33
                                      // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                                      quant_param_QKV_out_data <= s_reg_12;
                                    end 
                                end
                              default: 
                                begin
                                  // op:f_snax_req_handler/OP536
                                  // at: cynw_blocking_put.h:269:16
                                  // Call Stack: 
                                  // in function put called from snax_req_handler.cc:46:33
                                  // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                                  quant_param_QKV_out_data <= s_reg_12;
                                end
                            endcase
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_quant_param_QKV_out_valid
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_quant_param_QKV_out_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:270:22
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_quant_param_QKV_out_valid
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP8
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from snax_req_handler.cc:316:29
            quant_param_QKV_out_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
                              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}} != 
22'd0000000
                        ) 
                          begin
                            case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                              7'd000: 
                                begin
                                  if ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}} == 7'd000) 
                                    begin
                                      // op:f_snax_req_handler/OP431
                                      // at: cynw_blocking_put.h:270:22
                                      // Call Stack: 
                                      // in function put called from snax_req_handler.cc:127:33
                                      // in function put called from snax_req_handler.cc:147:33
                                      // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                                      quant_param_QKV_out_valid <= 1'd1;
                                    end 
                                end
                              default: 
                                begin
                                  // op:f_snax_req_handler/OP537
                                  // at: cynw_blocking_put.h:270:16
                                  // Call Stack: 
                                  // in function put called from snax_req_handler.cc:46:33
                                  // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                                  quant_param_QKV_out_valid <= 1'd1;
                                end
                            endcase
                          end 
                      end
                    6'd18, 6'd23, 6'd31: 
                      begin
                        if (quant_param_QKV_out_ready) 
                          begin
                            // op:f_snax_req_handler/OP435
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:147:33
                            // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                            quant_param_QKV_out_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_acc_snax_rsp_data_data_slice
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_acc_snax_rsp_data_data_slice
    // at: cynw_blocking_put.h:269:21
    
    always @(posedge clk or negedge rst)
      begin : drive_acc_snax_rsp_data_data_slice
        if (rst == 1'b0) 
          begin
            acc_snax_rsp_data_data_slice <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP39
                            // at: cynw_blocking_put.h:269:21
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:306:18
                            // in function send_rsp called from snax_req_handler.cc:338:13
                            acc_snax_rsp_data_data_slice <= snax_req_handler_N_Mux_8_3_51_4_10_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_acc_snax_rsp_valid
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_acc_snax_rsp_valid
    // at: cynw_blocking_put.h:290:16
    // at: cynw_blocking_put.h:270:16
    // at: cynw_blocking_put.h:273:16
    
    always @(posedge clk or negedge rst)
      begin : drive_acc_snax_rsp_valid
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP7
            // at: cynw_blocking_put.h:290:16
            // Call Stack: 
            // in function reset_put called from snax_req_handler.cc:315:22
            acc_snax_rsp_valid <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP40
                            // at: cynw_blocking_put.h:270:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:306:18
                            // in function send_rsp called from snax_req_handler.cc:338:13
                            acc_snax_rsp_valid <= 1'd1;
                          end 
                      end
                    6'd02: 
                      begin
                        if (acc_snax_rsp_ready) 
                          begin
                            // op:f_snax_req_handler/OP43
                            // at: cynw_blocking_put.h:273:16
                            // Call Stack: 
                            // in function put called from snax_req_handler.cc:306:18
                            // in function send_rsp called from snax_req_handler.cc:338:13
                            acc_snax_rsp_valid <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_snax_acc_req_ready
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_snax_acc_req_ready
    // at: cynw_blocking_get.h:318:16
    // at: cynw_blocking_get.h:287:16
    // at: cynw_blocking_get.h:291:16
    
    always @(posedge clk or negedge rst)
      begin : drive_snax_acc_req_ready
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP6
            // at: cynw_blocking_get.h:318:16
            // Call Stack: 
            // in function reset_get called from snax_req_handler.cc:314:22
            snax_acc_req_ready <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd00, 6'd34: 
                      begin
                        // op:f_snax_req_handler/OP26
                        // at: cynw_blocking_get.h:287:16
                        // Call Stack: 
                        // in function get called from cynw_blocking_get.h:307:8
                        snax_acc_req_ready <= 1'd1;
                      end
                    6'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP31
                            // at: cynw_blocking_get.h:291:16
                            // Call Stack: 
                            // in function get called from cynw_blocking_get.h:307:8
                            snax_acc_req_ready <= 1'd0;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_out_last_read
    // Sharing or Control mux
    // Sharing/Controlling 11 operation(s) on drive_trig_hub_streamer_handler_master_out_last_read
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:853:7
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:938:13
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:853:23
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:899:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:939:2
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_streamer_handler_master_out_last_read
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP16
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:899:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:321:42
            trig_hub_streamer_handler_master_out_last_read <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd07, 6'd11, 6'd13, 6'd15: 
                      begin
                        // op:f_snax_req_handler/OP185
                        // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:939:2
                        // Call Stack: 
                        // in function wait_done called from snax_req_handler.cc:271:42
                        // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                        trig_hub_streamer_handler_master_out_last_read <= trig_hub_streamer_handler_master_out_cur_write;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_out_last_read
    // Sharing or Control mux
    // Sharing/Controlling 15 operation(s) on drive_trig_hub_qkv_handler_master_out_last_read
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:973:7
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1094:13
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:973:23
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1033:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1095:2
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_out_last_read
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP13
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1033:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:320:37
            trig_hub_qkv_handler_master_out_last_read <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd05, 6'd09, 6'd16, 6'd22, 6'd27, 6'd33: 
                      begin
                        // op:f_snax_req_handler/OP173
                        // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1095:2
                        // Call Stack: 
                        // in function wait_done called from snax_req_handler.cc:269:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                        trig_hub_qkv_handler_master_out_last_read <= trig_hub_qkv_handler_master_out_cur_write;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_out_last_read
    // Sharing or Control mux
    // Sharing/Controlling 15 operation(s) on drive_trig_hub_qkt_handler_master_out_last_read
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:973:7
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1094:13
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:973:23
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1033:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1095:2
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_out_last_read
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP10
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1033:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:319:37
            trig_hub_qkt_handler_master_out_last_read <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd06, 6'd10, 6'd17, 6'd21, 6'd26, 6'd30: 
                      begin
                        // op:f_snax_req_handler/OP179
                        // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1095:2
                        // Call Stack: 
                        // in function wait_done called from snax_req_handler.cc:270:37
                        // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                        trig_hub_qkt_handler_master_out_last_read <= trig_hub_qkt_handler_master_out_cur_write;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_qkv_busy
    // Sharing or Control mux
    // Sharing/Controlling 18 operation(s) on drive_qkv_busy
    // at: snax_req_handler.cc:323:9
    // at: snax_req_handler.cc:190:9
    // at: snax_req_handler.cc:291:29
    // at: snax_req_handler.cc:166:9
    // at: snax_req_handler.cc:249:18
    // at: snax_req_handler.cc:214:9
    // at: snax_req_handler.cc:239:9
    // at: snax_req_handler.cc:273:9
    // at: snax_req_handler.cc:324:9
    // at: snax_req_handler.cc:191:9
    // at: snax_req_handler.cc:292:29
    // at: snax_req_handler.cc:167:9
    // at: snax_req_handler.cc:248:18
    // at: snax_req_handler.cc:213:9
    // at: snax_req_handler.cc:240:9
    // at: snax_req_handler.cc:274:9
    
    always @(posedge clk or negedge rst)
      begin : drive_qkv_busy
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP19
            // at: snax_req_handler.cc:323:9
            // Call Stack: 
            // in function f_snax_req_handler called from snax_req_handler.cc:323:9
            qkv_busy <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
                              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}} == 
22'd0000000
                        ) 
                          begin
                            case (s_reg_11) 
                              32'd0000000000, 32'd0000000001: 
                                begin
                                  // op:f_snax_req_handler/OP190
                                  // at: snax_req_handler.cc:214:9
                                  // Call Stack: 
                                  // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                                  qkv_busy <= 1'd1;
                                end
                              32'd0000000002, 32'd0000000026: 
                                begin
                                end
                              default: 
                                begin
                                  if (snax_req_handler_Equal_1U_50_4_125_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP78
                                      // at: snax_req_handler.cc:249:18
                                      // Call Stack: 
                                      // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                                      qkv_busy <= 1'd1;
                                    end 
                                end
                            endcase
                          end 
                      end
                    6'd07, 6'd11, 6'd17: 
                      begin
                        // op:f_snax_req_handler/OP186
                        // at: snax_req_handler.cc:273:9
                        // Call Stack: 
                        // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                        qkv_busy <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_streamer_busy
    // Sharing or Control mux
    // Sharing/Controlling 11 operation(s) on drive_streamer_busy
    // at: snax_req_handler.cc:325:9
    // at: snax_req_handler.cc:192:9
    // at: snax_req_handler.cc:290:34
    // at: snax_req_handler.cc:168:9
    // at: snax_req_handler.cc:199:9
    // at: snax_req_handler.cc:250:23
    // at: snax_req_handler.cc:215:9
    // at: snax_req_handler.cc:207:9
    // at: snax_req_handler.cc:241:9
    // at: snax_req_handler.cc:275:9
    
    always @(posedge clk or negedge rst)
      begin : drive_streamer_busy
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP21
            // at: snax_req_handler.cc:325:9
            // Call Stack: 
            // in function f_snax_req_handler called from snax_req_handler.cc:325:9
            streamer_busy <= 1'd0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd03: 
                      begin
                        if ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
                              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}} == 
22'd0000000
                        ) 
                          begin
                            case (s_reg_11) 
                              32'd0000000000, 32'd0000000001, 32'd0000000002: 
                                begin
                                  // op:f_snax_req_handler/OP256
                                  // at: snax_req_handler.cc:199:9
                                  // Call Stack: 
                                  // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                                  streamer_busy <= 1'd1;
                                end
                              32'd0000000026: 
                                begin
                                end
                              default: 
                                begin
                                  if (snax_req_handler_Equal_1U_50_4_125_out1) 
                                    begin
                                      // op:f_snax_req_handler/OP80
                                      // at: snax_req_handler.cc:250:23
                                      // Call Stack: 
                                      // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                                      streamer_busy <= 1'd1;
                                    end 
                                end
                            endcase
                          end 
                      end
                    6'd07, 6'd11, 6'd13, 6'd17: 
                      begin
                        // op:f_snax_req_handler/OP188
                        // at: snax_req_handler.cc:275:9
                        // Call Stack: 
                        // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                        streamer_busy <= 1'd0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_qkv_input_zp
    // Sharing or Control mux
    // Sharing/Controlling 3 operation(s) on drive_qkv_input_zp
    // at: snax_req_handler.cc:49:13
    // at: snax_req_handler.cc:302:31
    // at: snax_req_handler.cc:50:30
    
    always @(posedge clk or negedge rst)
      begin : drive_qkv_input_zp
        if (rst == 1'b0) 
          begin
            qkv_input_zp <= 8'd000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd31: 
                      begin
                        if (quant_param_QKV_out_ready && snax_req_handler_Equal_1U_20_4_68_out1) 
                          begin
                            // op:f_snax_req_handler/OP542
                            // at: snax_req_handler.cc:50:30
                            // Call Stack: 
                            // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                            qkv_input_zp <= s_reg_12[7:0];
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_data_in_0
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_data_in_0
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:923:11
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:923:41
    always @*
      begin : drive_trig_hub_streamer_handler_master_data_in_0
        case (s_reg_11) 
          32'd0000000002: 
            begin
              // op:f_snax_req_handler/OP260
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:923:11
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:202:42
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_streamer_handler_master_data_in_0 = 1'd1;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP88
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:923:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:255:42
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_streamer_handler_master_data_in_0 = 1'd0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_data_in_1
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_data_in_1
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:922:11
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:922:41
    always @*
      begin : drive_trig_hub_streamer_handler_master_data_in_1
        case (s_reg_11) 
          32'd0000000000: 
            begin
              // op:f_snax_req_handler/OP274
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:922:11
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:172:42
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_streamer_handler_master_data_in_1 = 1'd1;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP86
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:922:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:255:42
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_streamer_handler_master_data_in_1 = 1'd0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_data_in_2
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_data_in_2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:921:11
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:921:41
    always @*
      begin : drive_trig_hub_streamer_handler_master_data_in_2
        case (s_reg_11) 
          32'd0000000000, 32'd0000000001, 32'd0000000002: 
            begin
              // op:f_snax_req_handler/OP258
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:921:11
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:202:42
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_streamer_handler_master_data_in_2 = 1'd0;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP84
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:921:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:255:42
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_streamer_handler_master_data_in_2 = 1'd1;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_data_in_3
    // Sharing or Control mux
    // Sharing/Controlling 4 operation(s) on drive_trig_hub_streamer_handler_master_data_in_3
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:920:11
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:920:41
    always @*
      begin : drive_trig_hub_streamer_handler_master_data_in_3
        case (s_reg_11) 
          32'd0000000001: 
            begin
              // op:f_snax_req_handler/OP230
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:920:11
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:228:42
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_streamer_handler_master_data_in_3 = 1'd1;
            end
          default: 
            begin
              // op:f_snax_req_handler/OP82
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:920:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:255:42
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_streamer_handler_master_data_in_3 = 1'd0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_0
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1079:11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1079:41
    assign trig_hub_qkv_handler_master_data_in_0 = trig_hub_qkt_handler_master_data_in_0;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_1
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1078:11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1078:41
    assign trig_hub_qkv_handler_master_data_in_1 = trig_hub_qkt_handler_master_data_in_1;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1077:11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1077:41
    assign trig_hub_qkv_handler_master_data_in_2 = trig_hub_qkt_handler_master_data_in_2;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_3
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1076:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1076:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_3
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP120
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1076:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_3 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP391
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1076:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_3 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP531
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1076:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_3 = snax_req_handler_Equal_1U_20_4_68_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_4
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1075:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1075:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_4
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP118
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1075:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_4 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP390
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1075:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_4 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP529
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1075:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_4 = snax_req_handler_Equal_1U_22_4_67_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_5
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1074:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1074:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_5
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP116
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1074:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_5 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP389
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1074:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_5 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP527
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1074:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_5 = snax_req_handler_Equal_1U_32_4_66_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_6
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1073:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1073:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_6
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP114
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1073:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_6 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP388
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1073:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_6 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP525
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1073:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_6 = snax_req_handler_Equal_1U_45_4_65_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_7
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1072:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1072:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_7
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP112
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1072:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_7 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP387
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1072:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_7 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP523
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1072:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_7 = snax_req_handler_Equal_1U_43_4_64_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_8
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1071:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1071:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_8
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP110
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1071:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_8 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP386
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1071:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_8 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP521
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1071:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_8 = snax_req_handler_Equal_1U_26_4_63_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_9
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1070:41
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1070:11
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_9
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP108
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1070:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_9 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP385
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1070:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_9 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP519
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1070:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_9 = snax_req_handler_Equal_1U_37_4_62_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_10
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:42
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_10
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP106
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_10 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP384
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_10 = snax_req_handler_N_Muxb_1_2_24_4_76_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP517
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1068:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_10 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1066:11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1066:42
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_11
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP104
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1066:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_11 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP381
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1066:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_11 = snax_req_handler_N_Muxb_1_2_24_4_83_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP516
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1066:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_11 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_12
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1064:11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1064:42
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_12
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP102
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1064:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_12 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP378
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1064:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_12 = snax_req_handler_N_Muxb_1_2_24_4_82_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP515
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1064:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_12 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_13
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1062:11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1062:42
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_13
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP100
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1062:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_13 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP375
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1062:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_13 = snax_req_handler_N_Muxb_1_2_24_4_73_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP514
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1062:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_13 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_14
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1060:11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1060:42
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_14
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP98
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1060:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_14 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP372
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1060:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_14 = snax_req_handler_N_Muxb_1_2_24_4_80_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP513
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1060:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_14 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_15
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1058:11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1058:42
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_15
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP96
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1058:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_15 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP369
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1058:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_15 = snax_req_handler_N_Muxb_1_2_24_4_79_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP512
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1058:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_15 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_16
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_16
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1056:11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1056:42
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_16
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP94
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1056:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_16 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP366
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1056:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_16 = snax_req_handler_N_Muxb_1_2_24_4_70_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP511
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1056:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_16 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_data_in_17
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkv_handler_master_data_in_17
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1054:11
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1054:42
    always @*
      begin : drive_trig_hub_qkv_handler_master_data_in_17
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP92
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1054:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:260:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkv_handler_master_data_in_17 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP363
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1054:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:125:41
                    // in function trig called from snax_req_handler.cc:145:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_17 = snax_req_handler_Not_1U_1U_s_4_77_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP510
                    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1054:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:45:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkv_handler_master_data_in_17 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_0
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_0
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1079:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1079:41
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_0
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              case (s_reg_11) 
                32'd0000000001: 
                  begin
                    // op:f_snax_req_handler/OP228
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1079:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:225:37
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_0 = 1'd1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP164
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1079:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:265:37
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_0 = 1'd0;
                  end
              endcase
            end
          default: 
            begin
              // op:f_snax_req_handler/OP497
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1079:11
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:84:41
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_0 = 1'd0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_1
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_1
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1078:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1078:41
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_1
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              case (s_reg_11) 
                32'd0000000000, 32'd0000000001: 
                  begin
                    // op:f_snax_req_handler/OP227
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1078:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:225:37
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_1 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP162
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1078:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:265:37
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_1 = 1'd1;
                  end
              endcase
            end
          default: 
            begin
              // op:f_snax_req_handler/OP496
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1078:11
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:84:41
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_1 = 1'd0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_2
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1077:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1077:41
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_2
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              case (s_reg_11) 
                32'd0000000000: 
                  begin
                    // op:f_snax_req_handler/OP311
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1077:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:182:37
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_2 = 1'd1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP160
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1077:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:265:37
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_2 = 1'd0;
                  end
              endcase
            end
          default: 
            begin
              // op:f_snax_req_handler/OP495
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1077:11
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:84:41
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_2 = 1'd0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_3
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_3
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1076:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1076:41
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_3
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP158
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1076:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_3 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP425
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1076:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_3 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP494
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1076:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_3 = snax_req_handler_Equal_1U_30_4_91_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_4
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_4
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1075:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1075:41
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_4
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP156
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1075:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_4 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP424
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1075:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_4 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP492
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1075:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_4 = snax_req_handler_Equal_1U_35_4_90_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_5
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_5
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1074:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1074:41
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_5
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP154
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1074:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_5 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP423
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1074:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_5 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP490
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1074:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_5 = snax_req_handler_Equal_1U_28_4_89_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_6
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_6
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1073:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1073:41
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_6
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP152
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1073:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_6 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP422
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1073:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_6 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP488
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1073:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_6 = snax_req_handler_Equal_1U_49_4_88_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_7
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_7
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1072:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1072:41
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_7
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP150
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1072:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_7 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP421
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1072:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_7 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP486
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1072:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_7 = snax_req_handler_Equal_1U_41_4_87_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_8
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_8
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1071:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1071:41
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_8
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP148
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1071:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_8 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP420
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1071:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_8 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP484
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1071:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_8 = snax_req_handler_Equal_1U_47_4_86_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_9
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_9
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1070:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1070:41
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_9
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP146
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1070:41
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_9 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP419
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1070:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_9 = 1'd0;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP482
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1070:41
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_9 = snax_req_handler_Equal_1U_1_4_85_out1;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_10
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_10
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:42
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_10
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP144
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_10 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP418
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_10 = snax_req_handler_N_Muxb_1_2_24_4_76_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP480
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1068:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_10 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_11
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1066:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1066:42
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_11
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP142
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1066:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_11 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP415
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1066:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_11 = snax_req_handler_N_Muxb_1_2_24_4_83_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP479
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1066:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_11 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_12
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_12
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1064:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1064:42
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_12
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP140
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1064:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_12 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP412
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1064:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_12 = snax_req_handler_N_Muxb_1_2_24_4_82_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP478
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1064:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_12 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_13
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_13
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1062:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1062:42
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_13
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP138
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1062:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_13 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP409
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1062:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_13 = snax_req_handler_N_Muxb_1_2_24_4_73_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP477
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1062:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_13 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_14
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_14
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1060:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1060:42
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_14
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP136
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1060:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_14 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP406
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1060:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_14 = snax_req_handler_N_Muxb_1_2_24_4_80_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP476
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1060:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_14 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_15
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_15
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1058:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1058:42
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_15
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP134
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1058:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_15 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP403
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1058:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_15 = snax_req_handler_N_Muxb_1_2_24_4_79_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP475
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1058:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_15 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_16
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_16
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1056:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1056:42
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_16
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP132
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1056:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_16 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP400
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1056:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_16 = snax_req_handler_N_Muxb_1_2_24_4_70_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP474
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1056:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_16 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_data_in_17
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_qkt_handler_master_data_in_17
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1054:11
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1054:42
    always @*
      begin : drive_trig_hub_qkt_handler_master_data_in_17
        case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
              , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
          22'd0000000: 
            begin
              // op:f_snax_req_handler/OP130
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1054:42
              // Call Stack: 
              // in function trig called from snax_req_handler.cc:265:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              trig_hub_qkt_handler_master_data_in_17 = 1'd0;
            end
          default: 
            begin
              case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                7'd000: 
                  begin
                    // op:f_snax_req_handler/OP397
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1054:42
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:126:41
                    // in function trig called from snax_req_handler.cc:146:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_17 = snax_req_handler_Not_1U_1U_s_4_77_out1;
                  end
                default: 
                  begin
                    // op:f_snax_req_handler/OP473
                    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1054:11
                    // Call Stack: 
                    // in function trig called from snax_req_handler.cc:84:41
                    // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                    trig_hub_qkt_handler_master_data_in_17 = 1'd0;
                  end
              endcase
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_stall0
    // Sharing or Control mux
    // Sharing/Controlling 22 operation(s) on drive_stall0
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1034:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:987:15
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1034:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:987:15
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:900:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:867:15
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:935:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1091:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1091:2
    always @*
      begin : drive_stall0
        case (global_state) 
          6'd05, 6'd09, 6'd16, 6'd22, 6'd27, 6'd33: 
            begin
              // op:f_snax_req_handler/OP172
              // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1091:2
              // Call Stack: 
              // in function wait_done called from snax_req_handler.cc:269:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              stall0 = snax_req_handler_Not_1U_1U_s_4_144_out1;
            end
          6'd06, 6'd10, 6'd17, 6'd21, 6'd26, 6'd30: 
            begin
              // op:f_snax_req_handler/OP178
              // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1091:2
              // Call Stack: 
              // in function wait_done called from snax_req_handler.cc:270:37
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              stall0 = snax_req_handler_Not_1U_1U_s_4_152_out1;
            end
          6'd07, 6'd11, 6'd13, 6'd15: 
            begin
              // op:f_snax_req_handler/OP184
              // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:935:2
              // Call Stack: 
              // in function wait_done called from snax_req_handler.cc:271:42
              // in function process_snax_acc_req called from snax_req_handler.cc:342:13
              stall0 = snax_req_handler_Not_1U_1U_s_4_140_out1;
            end
          default: 
            begin
              stall0 = 1'b0;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_11
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_11
    // at: defines.h:215:22
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_11
        if (rst == 1'b0) 
          begin
            s_reg_11 <= 32'd0000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP29
                            // at: defines.h:215:22
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_11 <= snax_acc_req_data_addr;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_12
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_12
    // at: defines.h:217:22
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_12
        if (rst == 1'b0) 
          begin
            s_reg_12 <= 32'd0000000000;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP30
                            // at: defines.h:217:22
                            // Call Stack: 
                            // in function operator= called from cynw_blocking_get.h:290:11
                            // in function get called from cynw_blocking_get.h:307:8
                            s_reg_12 <= snax_acc_req_data_data;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_14
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_s_reg_14
    // at: defines.h:320:51
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_14
        if (rst == 1'b0) 
          begin
            s_reg_14 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state) 
                    6'd01: 
                      begin
                        if (snax_acc_req_valid) 
                          begin
                            // op:f_snax_req_handler/OP361
                            // at: defines.h:320:51
                            // Call Stack: 
                            // in function is_config_conv called from snax_req_handler.cc:90:19
                            // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                            s_reg_14 <= snax_req_handler_OrReduction_7U_1U_4_11_out1;
                          end 
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_15
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_15
    // at: snax_req_handler.cc:342:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_15
        if (rst == 1'b0) 
          begin
            s_reg_15 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP364
                  // at: snax_req_handler.cc:342:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                  s_reg_15 <= snax_req_handler_Equal_1U_16_4_37_out1;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_16
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_16
    // at: snax_req_handler.cc:342:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_16
        if (rst == 1'b0) 
          begin
            s_reg_16 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP367
                  // at: snax_req_handler.cc:342:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                  s_reg_16 <= snax_req_handler_Equal_1U_14_4_38_out1;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_17
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_17
    // at: snax_req_handler.cc:342:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_17
        if (rst == 1'b0) 
          begin
            s_reg_17 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP370
                  // at: snax_req_handler.cc:342:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                  s_reg_17 <= snax_req_handler_Equal_1U_12_4_14_out1;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_18
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_18
    // at: snax_req_handler.cc:342:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_18
        if (rst == 1'b0) 
          begin
            s_reg_18 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP373
                  // at: snax_req_handler.cc:342:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                  s_reg_18 <= snax_req_handler_Equal_1U_9_4_15_out1;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_19
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_19
    // at: snax_req_handler.cc:342:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_19
        if (rst == 1'b0) 
          begin
            s_reg_19 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP376
                  // at: snax_req_handler.cc:342:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                  s_reg_19 <= snax_req_handler_Equal_1U_7_4_41_out1;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_20
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_20
    // at: snax_req_handler.cc:342:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_20
        if (rst == 1'b0) 
          begin
            s_reg_20 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP379
                  // at: snax_req_handler.cc:342:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                  s_reg_20 <= snax_req_handler_Equal_1U_5_4_42_out1;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_s_reg_21
    // Sharing or Control mux
    // Sharing/Controlling 2 operation(s) on drive_s_reg_21
    // at: snax_req_handler.cc:342:34
    
    always @(posedge clk or negedge rst)
      begin : drive_s_reg_21
        if (rst == 1'b0) 
          begin
            s_reg_21 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  // op:f_snax_req_handler/OP382
                  // at: snax_req_handler.cc:342:34
                  // Call Stack: 
                  // in function process_snax_acc_req called from snax_req_handler.cc:342:13
                  s_reg_21 <= snax_req_handler_Equal_1U_3_4_43_out1;
                end
            endcase
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Or_1Ux1U_1U_4_1
    // Resource=snax_req_handler_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:294:46
    assign snax_req_handler_Or_1Ux1U_1U_4_1_out1 = streamer_busy | qkv_busy;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Or_1Ux1U_1U_4_2
    // Resource=snax_req_handler_Or_1Ux1U_1U_4, Function=or : Inputs=1,1 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:294:61
    assign snax_req_handler_Or_1Ux1U_1U_4_2_out1 = snax_req_handler_Or_1Ux1U_1U_4_1_out1 | qkv_busy;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_16_4_3
    // Resource=snax_req_handler_Equal_1U_16_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:321:21
    assign snax_req_handler_Equal_1U_16_4_3_out1 = snax_acc_req_data_addr == 32'd0000000024;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_14_4_4
    // Resource=snax_req_handler_Equal_1U_14_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:320:21
    assign snax_req_handler_Equal_1U_14_4_4_out1 = snax_acc_req_data_addr == 32'd0000000021;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_12_4_5
    // Resource=snax_req_handler_Equal_1U_12_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:319:21
    assign snax_req_handler_Equal_1U_12_4_5_out1 = snax_acc_req_data_addr == 32'd0000000018;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_9_4_6
    // Resource=snax_req_handler_Equal_1U_9_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:318:21
    assign snax_req_handler_Equal_1U_9_4_6_out1 = snax_acc_req_data_addr == 32'd0000000015;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_7_4_7
    // Resource=snax_req_handler_Equal_1U_7_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:317:21
    assign snax_req_handler_Equal_1U_7_4_7_out1 = snax_acc_req_data_addr == 32'd0000000012;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_5_4_8
    // Resource=snax_req_handler_Equal_1U_5_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:316:21
    assign snax_req_handler_Equal_1U_5_4_8_out1 = snax_acc_req_data_addr == 32'd0000000009;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_3_4_9
    // Resource=snax_req_handler_Equal_1U_3_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:315:21
    assign snax_req_handler_Equal_1U_3_4_9_out1 = snax_acc_req_data_addr == 32'd0000000006;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Mux_8_3_51_4_10
    // Resource=snax_req_handler_N_Mux_8_3_51_4, Function=mux : Inputs=8,1,32 Outputs=8
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:288:5
    always @*
      begin : snax_req_handler_N_Mux_8_3_51_4_10
        case (snax_acc_req_data_addr) 
          32'd0000000026: 
            begin
              snax_req_handler_N_Mux_8_3_51_4_10_out1 = {7'b0000000, snax_req_handler_Or_1Ux1U_1U_4_2_out1};
            end
          32'd0000000027: 
            begin
              snax_req_handler_N_Mux_8_3_51_4_10_out1 = qkv_input_zp;
            end
          default: 
            begin
              snax_req_handler_N_Mux_8_3_51_4_10_out1 = 8'd000;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_snax_req_handler_OrReduction_7U_1U_4_11_in1
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_snax_req_handler_OrReduction_7U_1U_4_11_in1
    // at: defines.h:320:51
    assign snax_req_handler_OrReduction_7U_1U_4_11_in1 = {snax_req_handler_Equal_1U_3_4_9_out1, {{snax_req_handler_Equal_1U_5_4_8_out1, snax_req_handler_Equal_1U_7_4_7_out1}, {{snax_req_handler_Equal_1U_9_4_6_out1, snax_req_handler_Equal_1U_12_4_5_out1}, {snax_req_handler_Equal_1U_14_4_4_out1, snax_req_handler_Equal_1U_16_4_3_out1}}}};
    
    // rtl_instance:snax_req_handler/snax_req_handler_OrReduction_7U_1U_4_11
    // Resource=snax_req_handler_OrReduction_7U_1U_4, Function=or : Inputs=7 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:320:51
    assign snax_req_handler_OrReduction_7U_1U_4_11_out1 = (|snax_req_handler_OrReduction_7U_1U_4_11_in1);
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_16_4_37
    // Resource=snax_req_handler_Equal_1U_16_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:359:21
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_16_4_37_out1 = s_reg_11 == 32'd0000000024;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_14_4_38
    // Resource=snax_req_handler_Equal_1U_14_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:358:21
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_14_4_38_out1 = s_reg_11 == 32'd0000000021;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_12_4_14
    // Resource=snax_req_handler_Equal_1U_12_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:357:21
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_12_4_14_out1 = s_reg_11 == 32'd0000000018;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_9_4_15
    // Resource=snax_req_handler_Equal_1U_9_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:356:21
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_9_4_15_out1 = s_reg_11 == 32'd0000000015;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_7_4_41
    // Resource=snax_req_handler_Equal_1U_7_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:355:21
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_7_4_41_out1 = s_reg_11 == 32'd0000000012;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_5_4_42
    // Resource=snax_req_handler_Equal_1U_5_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:354:21
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_5_4_42_out1 = s_reg_11 == 32'd0000000009;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_3_4_43
    // Resource=snax_req_handler_Equal_1U_3_4, Function=eq : Inputs=32 Outputs=1
    // Implements 3 operation(s)
    // at: defines.h:353:21
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_3_4_43_out1 = s_reg_11 == 32'd0000000006;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_28_4_26
    // Resource=snax_req_handler_Equal_1U_28_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:347:21
    assign snax_req_handler_Equal_1U_28_4_26_out1 = s_reg_11 == 32'd0000000011;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_35_4_27
    // Resource=snax_req_handler_Equal_1U_35_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:346:21
    assign snax_req_handler_Equal_1U_35_4_27_out1 = s_reg_11 == 32'd0000000008;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_30_4_28
    // Resource=snax_req_handler_Equal_1U_30_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:345:21
    assign snax_req_handler_Equal_1U_30_4_28_out1 = s_reg_11 == 32'd0000000005;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_37_4_29
    // Resource=snax_req_handler_Equal_1U_37_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:343:21
    assign snax_req_handler_Equal_1U_37_4_29_out1 = s_reg_11 == 32'd0000000022;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_26_4_30
    // Resource=snax_req_handler_Equal_1U_26_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:342:21
    assign snax_req_handler_Equal_1U_26_4_30_out1 = s_reg_11 == 32'd0000000019;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_43_4_31
    // Resource=snax_req_handler_Equal_1U_43_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:341:21
    assign snax_req_handler_Equal_1U_43_4_31_out1 = s_reg_11 == 32'd0000000016;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_45_4_32
    // Resource=snax_req_handler_Equal_1U_45_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:340:21
    assign snax_req_handler_Equal_1U_45_4_32_out1 = s_reg_11 == 32'd0000000013;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_32_4_33
    // Resource=snax_req_handler_Equal_1U_32_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:339:21
    assign snax_req_handler_Equal_1U_32_4_33_out1 = s_reg_11 == 32'd0000000010;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_22_4_34
    // Resource=snax_req_handler_Equal_1U_22_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:338:21
    assign snax_req_handler_Equal_1U_22_4_34_out1 = s_reg_11 == 32'd0000000007;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_20_4_35
    // Resource=snax_req_handler_Equal_1U_20_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:337:21
    assign snax_req_handler_Equal_1U_20_4_35_out1 = s_reg_11 == 32'd0000000004;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_17_4_36
    // Resource=snax_req_handler_Equal_1U_17_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:360:21
    assign snax_req_handler_Equal_1U_17_4_36_out1 = s_reg_11 == 32'd0000000025;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_1_4_44
    // Resource=snax_req_handler_Equal_1U_1_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:351:21
    assign snax_req_handler_Equal_1U_1_4_44_out1 = s_reg_11 == 32'd0000000023;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_47_4_45
    // Resource=snax_req_handler_Equal_1U_47_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:350:21
    assign snax_req_handler_Equal_1U_47_4_45_out1 = s_reg_11 == 32'd0000000020;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_41_4_46
    // Resource=snax_req_handler_Equal_1U_41_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:349:21
    assign snax_req_handler_Equal_1U_41_4_46_out1 = s_reg_11 == 32'd0000000017;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_49_4_47
    // Resource=snax_req_handler_Equal_1U_49_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:348:21
    assign snax_req_handler_Equal_1U_49_4_47_out1 = s_reg_11 == 32'd0000000014;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_37_4_48
    // Resource=snax_req_handler_Equal_1U_37_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:293:21
    assign snax_req_handler_Equal_1U_37_4_48_out1 = s_reg_11 == 32'd0000000022;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_22_4_49
    // Resource=snax_req_handler_Equal_1U_22_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:288:21
    assign snax_req_handler_Equal_1U_22_4_49_out1 = s_reg_11 == 32'd0000000007;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_20_4_50
    // Resource=snax_req_handler_Equal_1U_20_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:287:21
    assign snax_req_handler_Equal_1U_20_4_50_out1 = s_reg_11 == 32'd0000000004;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_45_4_51
    // Resource=snax_req_handler_Equal_1U_45_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:290:21
    assign snax_req_handler_Equal_1U_45_4_51_out1 = s_reg_11 == 32'd0000000013;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_32_4_52
    // Resource=snax_req_handler_Equal_1U_32_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:289:21
    assign snax_req_handler_Equal_1U_32_4_52_out1 = s_reg_11 == 32'd0000000010;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_26_4_53
    // Resource=snax_req_handler_Equal_1U_26_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:292:21
    assign snax_req_handler_Equal_1U_26_4_53_out1 = s_reg_11 == 32'd0000000019;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_43_4_54
    // Resource=snax_req_handler_Equal_1U_43_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:291:21
    assign snax_req_handler_Equal_1U_43_4_54_out1 = s_reg_11 == 32'd0000000016;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_1_4_55
    // Resource=snax_req_handler_Equal_1U_1_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:307:21
    assign snax_req_handler_Equal_1U_1_4_55_out1 = s_reg_11 == 32'd0000000023;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_35_4_56
    // Resource=snax_req_handler_Equal_1U_35_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:302:21
    assign snax_req_handler_Equal_1U_35_4_56_out1 = s_reg_11 == 32'd0000000008;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_30_4_57
    // Resource=snax_req_handler_Equal_1U_30_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:301:21
    assign snax_req_handler_Equal_1U_30_4_57_out1 = s_reg_11 == 32'd0000000005;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_49_4_58
    // Resource=snax_req_handler_Equal_1U_49_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:304:21
    assign snax_req_handler_Equal_1U_49_4_58_out1 = s_reg_11 == 32'd0000000014;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_28_4_59
    // Resource=snax_req_handler_Equal_1U_28_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:303:21
    assign snax_req_handler_Equal_1U_28_4_59_out1 = s_reg_11 == 32'd0000000011;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_47_4_60
    // Resource=snax_req_handler_Equal_1U_47_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:306:21
    assign snax_req_handler_Equal_1U_47_4_60_out1 = s_reg_11 == 32'd0000000020;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_41_4_61
    // Resource=snax_req_handler_Equal_1U_41_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: defines.h:305:21
    assign snax_req_handler_Equal_1U_41_4_61_out1 = s_reg_11 == 32'd0000000017;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_37_4_62
    // Resource=snax_req_handler_Equal_1U_37_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_37_4_62_out1 = s_reg_11 == 32'd0000000022;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_26_4_63
    // Resource=snax_req_handler_Equal_1U_26_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_26_4_63_out1 = s_reg_11 == 32'd0000000019;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_43_4_64
    // Resource=snax_req_handler_Equal_1U_43_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_43_4_64_out1 = s_reg_11 == 32'd0000000016;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_45_4_65
    // Resource=snax_req_handler_Equal_1U_45_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_45_4_65_out1 = s_reg_11 == 32'd0000000013;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_32_4_66
    // Resource=snax_req_handler_Equal_1U_32_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_32_4_66_out1 = s_reg_11 == 32'd0000000010;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_22_4_67
    // Resource=snax_req_handler_Equal_1U_22_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_22_4_67_out1 = s_reg_11 == 32'd0000000007;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_20_4_68
    // Resource=snax_req_handler_Equal_1U_20_4, Function=eq : Inputs=32 Outputs=1
    // Implements 2 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_20_4_68_out1 = s_reg_11 == 32'd0000000004;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_77
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 2 operation(s)
    // at: snax_req_handler.cc:90:14
    assign snax_req_handler_Not_1U_1U_s_4_77_out1 = !s_reg_14;
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_24_4_70
    // Resource=snax_req_handler_N_Muxb_1_2_24_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_24_4_70
        if (s_reg_14) 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_70_out1 = s_reg_15;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_70_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_24_4_79
    // Resource=snax_req_handler_N_Muxb_1_2_24_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_24_4_79
        if (s_reg_14) 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_79_out1 = s_reg_16;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_79_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_24_4_80
    // Resource=snax_req_handler_N_Muxb_1_2_24_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_24_4_80
        if (s_reg_14) 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_80_out1 = s_reg_17;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_80_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_24_4_73
    // Resource=snax_req_handler_N_Muxb_1_2_24_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_24_4_73
        if (s_reg_14) 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_73_out1 = s_reg_18;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_73_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_24_4_82
    // Resource=snax_req_handler_N_Muxb_1_2_24_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_24_4_82
        if (s_reg_14) 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_82_out1 = s_reg_19;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_82_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_24_4_83
    // Resource=snax_req_handler_N_Muxb_1_2_24_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_24_4_83
        if (s_reg_14) 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_83_out1 = s_reg_20;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_83_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_N_Muxb_1_2_24_4_76
    // Resource=snax_req_handler_N_Muxb_1_2_24_4, Function=mux : Inputs=1,1 Outputs=1
    // Implements 2 operation(s)
    // at: snax_req_handler.cc:90:14
    always @*
      begin : snax_req_handler_N_Muxb_1_2_24_4_76
        if (s_reg_14) 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_76_out1 = s_reg_21;
          end 
        else 
          begin
            snax_req_handler_N_Muxb_1_2_24_4_76_out1 = 1'b0;
          end
      end
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_1_4_85
    // Resource=snax_req_handler_Equal_1U_1_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_1_4_85_out1 = s_reg_11 == 32'd0000000023;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_47_4_86
    // Resource=snax_req_handler_Equal_1U_47_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_47_4_86_out1 = s_reg_11 == 32'd0000000020;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_41_4_87
    // Resource=snax_req_handler_Equal_1U_41_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_41_4_87_out1 = s_reg_11 == 32'd0000000017;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_49_4_88
    // Resource=snax_req_handler_Equal_1U_49_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_49_4_88_out1 = s_reg_11 == 32'd0000000014;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_28_4_89
    // Resource=snax_req_handler_Equal_1U_28_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_28_4_89_out1 = s_reg_11 == 32'd0000000011;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_35_4_90
    // Resource=snax_req_handler_Equal_1U_35_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_35_4_90_out1 = s_reg_11 == 32'd0000000008;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_30_4_91
    // Resource=snax_req_handler_Equal_1U_30_4, Function=eq : Inputs=32 Outputs=1
    // Implements 1 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_30_4_91_out1 = s_reg_11 == 32'd0000000005;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Equal_1U_50_4_125
    // Resource=snax_req_handler_Equal_1U_50_4, Function=eq : Inputs=32 Outputs=1
    // Implements 46 operation(s)
    // at: snax_req_handler.cc:342:34
    assign snax_req_handler_Equal_1U_50_4_125_out1 = s_reg_11 == 32'd0000000003;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Xor_1Ux1U_1U_4_139
    // Resource=snax_req_handler_Xor_1Ux1U_1U_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 4 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:938:34
    assign snax_req_handler_Xor_1Ux1U_1U_4_139_out1 = trig_hub_streamer_handler_master_out_last_read ^ trig_hub_streamer_handler_master_out_cur_write;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_140
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 4 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:935:2
    assign snax_req_handler_Not_1U_1U_s_4_140_out1 = !snax_req_handler_Xor_1Ux1U_1U_4_139_out1;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Xor_1Ux1U_1U_4_143
    // Resource=snax_req_handler_Xor_1Ux1U_1U_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 6 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1094:34
    assign snax_req_handler_Xor_1Ux1U_1U_4_143_out1 = trig_hub_qkv_handler_master_out_last_read ^ trig_hub_qkv_handler_master_out_cur_write;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_144
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 6 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1091:2
    assign snax_req_handler_Not_1U_1U_s_4_144_out1 = !snax_req_handler_Xor_1Ux1U_1U_4_143_out1;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Xor_1Ux1U_1U_4_151
    // Resource=snax_req_handler_Xor_1Ux1U_1U_4, Function=xor : Inputs=1,1 Outputs=1
    // Implements 6 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1094:34
    assign snax_req_handler_Xor_1Ux1U_1U_4_151_out1 = trig_hub_qkt_handler_master_out_last_read ^ trig_hub_qkt_handler_master_out_cur_write;
    
    // rtl_instance:snax_req_handler/snax_req_handler_Not_1U_1U_s_4_152
    // Resource=snax_req_handler_Not_1U_1U_s_4, Function=not : Inputs=1 Outputs=1
    // Implements 6 operation(s)
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1091:2
    assign snax_req_handler_Not_1U_1U_s_4_152_out1 = !snax_req_handler_Xor_1Ux1U_1U_4_151_out1;
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkt_handler_master_in_cur_write_reg
    // Sharing or Control mux
    // Sharing/Controlling 17 operation(s) on drive_trig_hub_qkt_handler_master_in_cur_write_reg
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1037:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1080:2
    // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1080:15
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1037:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:15
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:903:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:15
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkt_handler_master_in_cur_write_reg
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP12
            // at: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1037:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:319:37
            trig_hub_qkt_handler_master_in_cur_write_reg <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  trig_hub_qkt_handler_master_in_cur_write_reg <= trig_hub_qkt_handler_master_in_cur_write;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_qkv_handler_master_in_cur_write_reg
    // Sharing or Control mux
    // Sharing/Controlling 6 operation(s) on drive_trig_hub_qkv_handler_master_in_cur_write_reg
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1037:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:2
    // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1080:15
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_qkv_handler_master_in_cur_write_reg
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP15
            // at: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1037:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:320:37
            trig_hub_qkv_handler_master_in_cur_write_reg <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  trig_hub_qkv_handler_master_in_cur_write_reg <= trig_hub_qkv_handler_master_in_cur_write;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_trig_hub_streamer_handler_master_in_cur_write_reg
    // Sharing or Control mux
    // Sharing/Controlling 5 operation(s) on drive_trig_hub_streamer_handler_master_in_cur_write_reg
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:903:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:2
    // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:924:15
    
    always @(posedge clk or negedge rst)
      begin : drive_trig_hub_streamer_handler_master_in_cur_write_reg
        if (rst == 1'b0) 
          begin
            // op:f_snax_req_handler/OP18
            // at: trig_done_lib/c_parts/trig_hub_streamer_handler.h:903:2
            // Call Stack: 
            // in function reset called from snax_req_handler.cc:321:42
            trig_hub_streamer_handler_master_in_cur_write_reg <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  trig_hub_streamer_handler_master_in_cur_write_reg <= trig_hub_streamer_handler_master_in_cur_write;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_global_state
    // FSM Control Mux
    // FSM Control for thread behavior:f_snax_req_handler
    // BB2 : PROTO_1
    //   SRCLOC: snax_req_handler.cc:327:9
    //    FSM: global_state == 0
    // BB5 : PROTO_2
    //   SRCLOC: cynw_blocking_get.h:289:10
    //    FSM: global_state == 1
    // BB9 : PROTO_3
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 2
    // BB12 : PROTO_4
    //   SRCLOC: snax_req_handler.cc:340:13
    //    FSM: global_state == 3
    // BB28 : PROTO_15
    //   SRCLOC: snax_req_handler.cc:184:9
    //    FSM: global_state == 14
    // BB32 : PROTO_32
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 31
    // BB36 : PROTO_13
    //   SRCLOC: snax_req_handler.cc:204:9
    //    FSM: global_state == 12
    // BB40 : PROTO_29
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 28
    // BB46 : PROTO_9
    //   SRCLOC: snax_req_handler.cc:232:9
    //    FSM: global_state == 8
    // BB48 : PROTO_16
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:937:3
    //    FSM: global_state == 15
    // BB49 : PROTO_19
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 18
    // BB50 : PROTO_24
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 23
    // BB53 : PROTO_33
    //   SRCLOC: snax_req_handler.cc:53:13
    //    FSM: global_state == 32
    // BB56 : PROTO_5
    //   SRCLOC: snax_req_handler.cc:267:9
    //    FSM: global_state == 4
    // BB58 : PROTO_14
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:937:3
    //    FSM: global_state == 13
    // BB64 : PROTO_30
    //   SRCLOC: snax_req_handler.cc:86:13
    //    FSM: global_state == 29
    // BB69 : PROTO_10
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1093:3
    //    FSM: global_state == 9
    // BB75 : PROTO_34
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1093:3
    //    FSM: global_state == 33
    // BB78 : PROTO_6
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1093:3
    //    FSM: global_state == 5
    // BB81 : PROTO_17
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1093:3
    //    FSM: global_state == 16
    // BB82 : PROTO_20
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 19
    // BB83 : PROTO_25
    //   SRCLOC: cynw_blocking_put.h:272:10
    //    FSM: global_state == 24
    // BB84 : PROTO_31
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1093:3
    //    FSM: global_state == 30
    // BB101 : PROTO_11
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1093:3
    //    FSM: global_state == 10
    // BB104 : PROTO_21
    //   SRCLOC: snax_req_handler.cc:150:13
    //    FSM: global_state == 20
    // BB105 : PROTO_26
    //   SRCLOC: snax_req_handler.cc:130:13
    //    FSM: global_state == 25
    // BB110 : PROTO_7
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1093:3
    //    FSM: global_state == 6
    // BB113 : PROTO_18
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1093:3
    //    FSM: global_state == 17
    // BB124 : PROTO_22
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1093:3
    //    FSM: global_state == 21
    // BB125 : PROTO_27
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkt_handler.h:1093:3
    //    FSM: global_state == 26
    // BB131 : PROTO_12
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:937:3
    //    FSM: global_state == 11
    // BB140 : PROTO_8
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_streamer_handler.h:937:3
    //    FSM: global_state == 7
    // BB154 : PROTO_23
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1093:3
    //    FSM: global_state == 22
    // BB155 : PROTO_28
    //   SRCLOC: trig_done_lib/c_parts/trig_hub_qkv_handler.h:1093:3
    //    FSM: global_state == 27
    // BB168 : PROTO_35
    //   SRCLOC: snax_req_handler.cc:345:9
    //    FSM: global_state == 34
    
    always @(posedge clk or negedge rst)
      begin : drive_global_state
        if (rst == 1'b0) 
          begin
            // basic_block:trig_hub_qkt_handler_master_gen_in_next_write_1/BB6
            global_state <= 6'd00;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  global_state <= global_state_next;
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_global_state_next
    // FSM Control Mux
    // FSM Control for thread behavior:f_snax_req_handler
    always @*
      begin : drive_global_state_next
        case (global_state) 
          6'd00, 6'd34: 
            begin
              // basic_block:f_snax_req_handler/BB5
              global_state_next = 6'd01;
            end
          6'd01: 
            begin
              if (snax_acc_req_valid) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB5
                  global_state_next = 6'd01;
                end
            end
          6'd02: 
            begin
              if (acc_snax_rsp_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB9
                  global_state_next = 6'd02;
                end
            end
          6'd03: 
            begin
              case ({{snax_req_handler_Equal_1U_49_4_47_out1, snax_req_handler_Equal_1U_41_4_46_out1}, {{{snax_req_handler_Equal_1U_47_4_45_out1, snax_req_handler_Equal_1U_1_4_44_out1}, {snax_req_handler_Equal_1U_3_4_43_out1, snax_req_handler_Equal_1U_5_4_42_out1}}, {{{{snax_req_handler_Equal_1U_7_4_41_out1, snax_req_handler_Equal_1U_9_4_15_out1}, {snax_req_handler_Equal_1U_12_4_14_out1, snax_req_handler_Equal_1U_14_4_38_out1}}, {{snax_req_handler_Equal_1U_16_4_37_out1
                    , snax_req_handler_Equal_1U_17_4_36_out1}, {snax_req_handler_Equal_1U_20_4_35_out1, snax_req_handler_Equal_1U_22_4_34_out1}}}, {{{snax_req_handler_Equal_1U_32_4_33_out1, snax_req_handler_Equal_1U_45_4_32_out1}, {snax_req_handler_Equal_1U_43_4_31_out1, snax_req_handler_Equal_1U_26_4_30_out1}}, {{snax_req_handler_Equal_1U_37_4_29_out1, snax_req_handler_Equal_1U_30_4_28_out1}, {snax_req_handler_Equal_1U_35_4_27_out1, snax_req_handler_Equal_1U_28_4_26_out1}}}}}}) 
                22'd0000000: 
                  begin
                    case (s_reg_11) 
                      32'd0000000000: 
                        begin
                          // basic_block:f_snax_req_handler/BB28
                          global_state_next = 6'd14;
                        end
                      32'd0000000001: 
                        begin
                          // basic_block:f_snax_req_handler/BB46
                          global_state_next = 6'd08;
                        end
                      32'd0000000002: 
                        begin
                          // basic_block:f_snax_req_handler/BB36
                          global_state_next = 6'd12;
                        end
                      32'd0000000003: 
                        begin
                          global_state_next = global_state + 6'd01;
                        end
                      default: 
                        begin
                          // basic_block:f_snax_req_handler/BB168
                          global_state_next = 6'd34;
                        end
                    endcase
                  end
                default: 
                  begin
                    case ({snax_req_handler_Equal_1U_43_4_54_out1, {{snax_req_handler_Equal_1U_26_4_53_out1, snax_req_handler_Equal_1U_32_4_52_out1}, {{snax_req_handler_Equal_1U_45_4_51_out1, snax_req_handler_Equal_1U_20_4_50_out1}, {snax_req_handler_Equal_1U_22_4_49_out1, snax_req_handler_Equal_1U_37_4_48_out1}}}}) 
                      7'd000: 
                        begin
                          case ({snax_req_handler_Equal_1U_41_4_61_out1, {{snax_req_handler_Equal_1U_47_4_60_out1, snax_req_handler_Equal_1U_28_4_59_out1}, {{snax_req_handler_Equal_1U_49_4_58_out1, snax_req_handler_Equal_1U_30_4_57_out1}, {snax_req_handler_Equal_1U_35_4_56_out1, snax_req_handler_Equal_1U_1_4_55_out1}}}}) 
                            7'd000: 
                              begin
                                if (s_reg_14) 
                                  begin
                                    // basic_block:f_snax_req_handler/BB50
                                    global_state_next = 6'd23;
                                  end 
                                else 
                                  begin
                                    // basic_block:f_snax_req_handler/BB49
                                    global_state_next = 6'd18;
                                  end
                              end
                            default: 
                              begin
                                // basic_block:f_snax_req_handler/BB40
                                global_state_next = 6'd28;
                              end
                          endcase
                        end
                      default: 
                        begin
                          // basic_block:f_snax_req_handler/BB32
                          global_state_next = 6'd31;
                        end
                    endcase
                  end
              endcase
            end
          6'd07, 6'd11, 6'd13, 6'd17, 6'd22, 6'd27, 6'd30, 6'd33: 
            begin
              // basic_block:f_snax_req_handler/BB168
              global_state_next = 6'd34;
            end
          6'd18: 
            begin
              if (quant_param_QKV_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB49
                  global_state_next = 6'd18;
                end
            end
          6'd19: 
            begin
              if (quant_param_QKT_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB82
                  global_state_next = 6'd19;
                end
            end
          6'd23: 
            begin
              if (quant_param_QKV_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB50
                  global_state_next = 6'd23;
                end
            end
          6'd24: 
            begin
              if (quant_param_QKT_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB83
                  global_state_next = 6'd24;
                end
            end
          6'd28: 
            begin
              if (quant_param_QKT_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB40
                  global_state_next = 6'd28;
                end
            end
          6'd31: 
            begin
              if (quant_param_QKV_out_ready) 
                begin
                  global_state_next = global_state + 6'd01;
                end 
              else 
                begin
                  // basic_block:f_snax_req_handler/BB32
                  global_state_next = 6'd31;
                end
            end
          default: 
            begin
              global_state_next = global_state + 6'd01;
            end
        endcase
      end
    
    // rtl_process:snax_req_handler/drive_gs_ctrl_f_snax_req_handler_h8
    // FSM Control Mux
    // FSM Control for thread behavior:f_snax_req_handler
    
    always @(posedge clk or negedge rst)
      begin : drive_gs_ctrl_f_snax_req_handler_h8
        if (rst == 1'b0) 
          begin
            gs_ctrl_f_snax_req_handler_h8 <= 1'b0;
          end 
        else 
          begin
            case (stall0) 
              1'b1: 
                begin
                end
              default: 
                begin
                  case (global_state_next) 
                    6'd03: 
                      begin
                        gs_ctrl_f_snax_req_handler_h8 <= 1'b1;
                      end
                    default: 
                      begin
                        gs_ctrl_f_snax_req_handler_h8 <= 1'b0;
                      end
                  endcase
                end
            endcase
          end
      end
    
    // rtl_process:snax_req_handler/drive_acc_snax_rsp_data_data
    // Sharing or Control mux
    // Sharing/Controlling 1 operation(s) on drive_acc_snax_rsp_data_data
    // at: cynw_blocking_put.h:269:21
    assign acc_snax_rsp_data_data = {24'b000000000000000000000000, acc_snax_rsp_data_data_slice};

endmodule


