// Seed: 1446472514
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output tri1 id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout supply1 id_1;
  parameter id_7 = 1;
  assign id_1 = 1;
  wire id_8 = -1;
  wire id_9;
  assign id_6 = -1;
  final $unsigned(98);
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd8,
    parameter id_6  = 32'd16
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wor id_11;
  input logic [7:0] id_10;
  inout reg id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  input wire _id_6;
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_3,
      id_4,
      id_4,
      id_8
  );
  inout wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  wire id_12;
  assign id_9 = -1;
  assign id_11 = -1;
  assign id_1[id_6] = id_9;
  logic _id_13 = id_10[$realtime==id_6 : (id_13)];
  always @(1 or id_7) id_9 <= id_7;
  assign id_7[id_6] = 1;
endmodule
