{
    "DESIGN_NAME": "top",
    "VHDL_FILES": [
        "../rtl/top/top.vhd",
        "../rtl/spi_protocol/spi_protocol.vhd",
        "../rtl/config_regs/config_regs.vhd",
        "../rtl/rand_gen/rand_gen.vhd",
        "../rtl/decay_sampler/decay_sampler.vhd",
        "../open-logic/src/base/vhdl/olo_base_pkg_attribute.vhd",
        "../open-logic/src/base/vhdl/olo_base_pkg_logic.vhd",
        "../open-logic/src/base/vhdl/olo_base_pkg_math.vhd",
        "../open-logic/src/base/vhdl/olo_base_pkg_array.vhd",
        "../open-logic/src/base/vhdl/olo_base_strobe_gen.vhd",
        "../open-logic/src/base/vhdl/olo_base_reset_gen.vhd",
        "../open-logic/src/intf/vhdl/olo_intf_spi_slave.vhd",
        "../open-logic/src/intf/vhdl/olo_intf_sync.vhd"
    ],
    "CLOCK_PERIOD": 83.3,
    "CLOCK_PORT": "clk"
}