Start time: 18:29:46 on Sep 04,2025
qverilog RCA.v 
-- Compiling module FULL_ADDER1
-- Compiling module FULL_ADDER1_tb
-- Compiling module RCA
-- Compiling module RCA_tb

Top level modules:
	FULL_ADDER1_tb
	RCA_tb
# vsim -lib work work.FULL_ADDER1_tb work.RCA_tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.FULL_ADDER1_tb(fast)
# Loading work.RCA_tb(fast)
# run -all
# a=0011 b=1101 cin=1 sum=0001 carry=1 Time=                   0
# a=0001 b=1101 cin=1 sum=1111 carry=0 Time=                  10
# a=1100 b=1001 cin=1 sum=0110 carry=1 Time=                  20
# a=0101 b=0111 cin=1 sum=1101 carry=0 Time=                  30
# a=1110 b=1000 cin=1 sum=0111 carry=1 Time=                  40
# a=0101 b=1100 cin=1 sum=0010 carry=1 Time=                  50
# a=1101 b=1101 cin=1 sum=1011 carry=1 Time=                  60
# a=0101 b=0011 cin=1 sum=1001 carry=0 Time=                  70
# a=1010 b=0000 cin=1 sum=1011 carry=0 Time=                  80
# a=0000 b=1010 cin=1 sum=1011 carry=0 Time=                  90
#  quit -f
# End time: 18:29:48 on Sep 04,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
