<p>I am working on TI Jacinto6(ARM CortexA15) based board. I am understanding U-boot source. As per start.S file, following assembly instructions are executed to disable L1 I/D cache and TLB. This instructions are from start.s(<a href="http://git.denx.de/?p=u-boot.git;a=blob;f=arch/arm/cpu/armv7/start.S;h=fedd7c8f7e00d0427405173849e6c0743d6b886f;hb=524123a70761110c5cf3ccc5f52f6d4da071b959" rel="nofollow">http://git.denx.de/?p=u-boot.git;a=blob;f=arch/arm/cpu/armv7/start.S;h=fedd7c8f7e00d0427405173849e6c0743d6b886f;hb=524123a70761110c5cf3ccc5f52f6d4da071b959</a>)</p>  <pre><code> mov     r0, #0                  @ set up for MCR  mcr     p15, 0, r0, c8, c7, 0   @ invalidate TLBs  mcr     p15, 0, r0, c7, c5, 0   @ invalidate icache  mcr     p15, 0, r0, c7, c5, 6   @ invalidate BP array  mcr     p15, 0, r0, c7, c10, 4  @ DSB  mcr     p15, 0, r0, c7, c5, 4   @ ISB </code></pre>  <p>As per ARM documents CortexA15 is having 4 cores.  The above code will disable the cache and TLB on the core which it is running, then what about the other cores cache and TLB. Will the U-boot source runs on only one core? If so then how other cores will be disabled?</p>