{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 21:22:55 2017 " "Info: Processing started: Sun Nov 12 21:22:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SR_latch -c SR_latch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SR_latch -c SR_latch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Positive_MS_D_latch:inst\|D_latch_block:inst1\|inst4~1 " "Warning: Node \"Positive_MS_D_latch:inst\|D_latch_block:inst1\|inst4~1\" is a latch" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 128 568 632 176 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Positive_MS_D_latch:inst\|D_latch_block:inst\|inst5~2 " "Warning: Node \"Positive_MS_D_latch:inst\|D_latch_block:inst\|inst5~2\" is a latch" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Clk " "Info: Assuming node \"Clk\" is a latch enable. Will not compute fmax for this pin." {  } { { "JK_ff.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/JK_ff.bdf" { { 168 48 216 184 "Clk" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q Positive_MS_D_latch:inst\|D_latch_block:inst1\|inst4~1 5.819 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q\" through register \"Positive_MS_D_latch:inst\|D_latch_block:inst1\|inst4~1\" is 5.819 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 1.776 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 1.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Clk 1 CLK PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "JK_ff.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/JK_ff.bdf" { { 168 48 216 184 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.150 ns) 1.776 ns Positive_MS_D_latch:inst\|D_latch_block:inst1\|inst4~1 2 REG LCCOMB_X30_Y35_N2 3 " "Info: 2: + IC(0.647 ns) + CELL(0.150 ns) = 1.776 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 3; REG Node = 'Positive_MS_D_latch:inst\|D_latch_block:inst1\|inst4~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { Clk Positive_MS_D_latch:inst|D_latch_block:inst1|inst4~1 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 128 568 632 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 63.57 % ) " "Info: Total cell delay = 1.129 ns ( 63.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.647 ns ( 36.43 % ) " "Info: Total interconnect delay = 0.647 ns ( 36.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { Clk Positive_MS_D_latch:inst|D_latch_block:inst1|inst4~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.776 ns" { Clk {} Clk~combout {} Positive_MS_D_latch:inst|D_latch_block:inst1|inst4~1 {} } { 0.000ns 0.000ns 0.647ns } { 0.000ns 0.979ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 128 568 632 176 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.043 ns + Longest register pin " "Info: + Longest register to pin delay is 4.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Positive_MS_D_latch:inst\|D_latch_block:inst1\|inst4~1 1 REG LCCOMB_X30_Y35_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 3; REG Node = 'Positive_MS_D_latch:inst\|D_latch_block:inst1\|inst4~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Positive_MS_D_latch:inst|D_latch_block:inst1|inst4~1 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 128 568 632 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 0.685 ns Positive_MS_D_latch:inst\|D_latch_block:inst1\|inst5 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.265 ns) + CELL(0.420 ns) = 0.685 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'Positive_MS_D_latch:inst\|D_latch_block:inst1\|inst5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { Positive_MS_D_latch:inst|D_latch_block:inst1|inst4~1 Positive_MS_D_latch:inst|D_latch_block:inst1|inst5 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(2.788 ns) 4.043 ns Q 3 PIN PIN_B12 0 " "Info: 3: + IC(0.570 ns) + CELL(2.788 ns) = 4.043 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.358 ns" { Positive_MS_D_latch:inst|D_latch_block:inst1|inst5 Q } "NODE_NAME" } } { "JK_ff.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/JK_ff.bdf" { { 112 704 880 128 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.208 ns ( 79.35 % ) " "Info: Total cell delay = 3.208 ns ( 79.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.835 ns ( 20.65 % ) " "Info: Total interconnect delay = 0.835 ns ( 20.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { Positive_MS_D_latch:inst|D_latch_block:inst1|inst4~1 Positive_MS_D_latch:inst|D_latch_block:inst1|inst5 Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { Positive_MS_D_latch:inst|D_latch_block:inst1|inst4~1 {} Positive_MS_D_latch:inst|D_latch_block:inst1|inst5 {} Q {} } { 0.000ns 0.265ns 0.570ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { Clk Positive_MS_D_latch:inst|D_latch_block:inst1|inst4~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.776 ns" { Clk {} Clk~combout {} Positive_MS_D_latch:inst|D_latch_block:inst1|inst4~1 {} } { 0.000ns 0.000ns 0.647ns } { 0.000ns 0.979ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { Positive_MS_D_latch:inst|D_latch_block:inst1|inst4~1 Positive_MS_D_latch:inst|D_latch_block:inst1|inst5 Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { Positive_MS_D_latch:inst|D_latch_block:inst1|inst4~1 {} Positive_MS_D_latch:inst|D_latch_block:inst1|inst5 {} Q {} } { 0.000ns 0.265ns 0.570ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Clk Q 5.656 ns Longest " "Info: Longest tpd from source pin \"Clk\" to destination pin \"Q\" is 5.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Clk 1 CLK PIN_C13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 4; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "JK_ff.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/JK_ff.bdf" { { 168 48 216 184 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.438 ns) 2.298 ns Positive_MS_D_latch:inst\|D_latch_block:inst1\|inst5 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.881 ns) + CELL(0.438 ns) = 2.298 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'Positive_MS_D_latch:inst\|D_latch_block:inst1\|inst5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Clk Positive_MS_D_latch:inst|D_latch_block:inst1|inst5 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(2.788 ns) 5.656 ns Q 3 PIN PIN_B12 0 " "Info: 3: + IC(0.570 ns) + CELL(2.788 ns) = 5.656 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.358 ns" { Positive_MS_D_latch:inst|D_latch_block:inst1|inst5 Q } "NODE_NAME" } } { "JK_ff.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/JK_ff.bdf" { { 112 704 880 128 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.205 ns ( 74.35 % ) " "Info: Total cell delay = 4.205 ns ( 74.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.451 ns ( 25.65 % ) " "Info: Total interconnect delay = 1.451 ns ( 25.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.656 ns" { Clk Positive_MS_D_latch:inst|D_latch_block:inst1|inst5 Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.656 ns" { Clk {} Clk~combout {} Positive_MS_D_latch:inst|D_latch_block:inst1|inst5 {} Q {} } { 0.000ns 0.000ns 0.881ns 0.570ns } { 0.000ns 0.979ns 0.438ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 21:22:55 2017 " "Info: Processing ended: Sun Nov 12 21:22:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
