
---------- Begin Simulation Statistics ----------
final_tick                               171643318000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233646                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692664                       # Number of bytes of host memory used
host_op_rate                                   234105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   428.00                       # Real time elapsed on the host
host_tick_rate                              401038346                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196366                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.171643                       # Number of seconds simulated
sim_ticks                                171643318000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708949                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093523                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099634                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725235                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              501                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4474940                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65325                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196366                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.716433                       # CPI: cycles per instruction
system.cpu.discardedOps                        190435                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42606722                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43399334                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10999304                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        38663231                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.582604                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        171643318                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531407     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693599     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950622     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196366                       # Class of committed instruction
system.cpu.tickCycles                       132980087                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       364674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        763170                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       686550                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15947                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1378269                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15959                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149352                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       242451                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122214                       # Transaction distribution
system.membus.trans_dist::ReadExReq            249152                       # Transaction distribution
system.membus.trans_dist::ReadExResp           249152                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149352                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1161674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1161674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20510560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20510560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            398505                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  398505    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              398505                       # Request fanout histogram
system.membus.respLayer1.occupancy         1356150250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1248072000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            376236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       789313                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          271214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           315484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          315484                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1111                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       375125                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2067734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2069990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     39599072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39635712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          374013                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7758432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1065734                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015043                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.121817                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1049714     98.50%     98.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16008      1.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1065734                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1925165000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1381221997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2222000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               293190                       # number of demand (read+write) hits
system.l2.demand_hits::total                   293213                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  23                       # number of overall hits
system.l2.overall_hits::.cpu.data              293190                       # number of overall hits
system.l2.overall_hits::total                  293213                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1088                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             397419                       # number of demand (read+write) misses
system.l2.demand_misses::total                 398507                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1088                       # number of overall misses
system.l2.overall_misses::.cpu.data            397419                       # number of overall misses
system.l2.overall_misses::total                398507                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    107222000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  40940263000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      41047485000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    107222000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  40940263000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     41047485000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           690609                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               691720                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          690609                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              691720                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.979298                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.575462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.576110                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979298                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.575462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.576110                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98549.632353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103015.364137                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103003.171839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98549.632353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103015.364137                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103003.171839                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              242451                       # number of writebacks
system.l2.writebacks::total                    242451                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        397416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            398504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       397416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           398504                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85462000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  32991696000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33077158000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85462000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  32991696000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33077158000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.575457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.576106                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.575457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.576106                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78549.632353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83015.520261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83003.327445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78549.632353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83015.520261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83003.327445                       # average overall mshr miss latency
system.l2.replacements                         374013                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       546862                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           546862                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       546862                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       546862                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6611                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6611                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             66332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66332                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          249152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              249152                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  26105178000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26105178000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        315484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            315484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.789745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.789745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104776.112574                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104776.112574                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       249152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         249152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  21122138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21122138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.789745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.789745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84776.112574                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84776.112574                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    107222000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107222000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98549.632353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98549.632353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85462000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85462000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78549.632353                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78549.632353                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        226858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            226858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       148267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          148267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14835085000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14835085000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       375125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        375125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.395247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.395247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100056.553380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100056.553380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       148264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       148264                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  11869558000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11869558000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.395239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.395239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80056.911995                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80056.911995                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32136.211443                       # Cycle average of tags in use
system.l2.tags.total_refs                     1371595                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    406781                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.371827                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     468.055798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        90.822285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31577.333359                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980719                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        17485                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3163201                       # Number of tag accesses
system.l2.tags.data_accesses                  3163201                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12717312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12752128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7758432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7758432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          397416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              398504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       242451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             242451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            202839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          74091506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74294346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       202839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           202839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       45200897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             45200897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       45200897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           202839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         74091506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119495243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    191499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    397306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011173358500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11212                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11212                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1072395                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             180564                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      398504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     242451                       # Number of write requests accepted
system.mem_ctrls.readBursts                    398504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   242451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    110                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 50952                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12217                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5123239250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1991970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12593126750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12859.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31609.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   253035                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98490                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                398504                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               242451                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  343104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       238323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.399080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.968542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.855305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       173156     72.66%     72.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32194     13.51%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5161      2.17%     88.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2493      1.05%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10403      4.37%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1952      0.82%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          874      0.37%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1143      0.48%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10947      4.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       238323                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.530771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.034542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.124285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11044     98.50%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           75      0.67%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           18      0.16%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.03%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           58      0.52%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11212                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.077149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.042989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.083536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5420     48.34%     48.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              219      1.95%     50.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4907     43.77%     94.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              624      5.57%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               38      0.34%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11212                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25497216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12254016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12752128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7758432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       148.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  171643178000                       # Total gap between requests
system.mem_ctrls.avgGap                     267792.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12713792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6127008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 202839.238985114469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 74070998.790643289685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35696163.832022875547                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       397416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       242451                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29639750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12563487000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4063026977500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27242.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31612.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16758136.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            843669540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            448394430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1413848520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          496468980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13549124160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      46225740300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26984095200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89961341130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.117934                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  69668488250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5731440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  96243389750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            858063780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            456041355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1430684640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          502999200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13549124160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      47440014720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25961548320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90198476175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        525.499491                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  67006517250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5731440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  98905360750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    171643318000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13342956                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13342956                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13342956                       # number of overall hits
system.cpu.icache.overall_hits::total        13342956                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1111                       # number of overall misses
system.cpu.icache.overall_misses::total          1111                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    113306000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    113306000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    113306000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    113306000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13344067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13344067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13344067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13344067                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101985.598560                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101985.598560                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101985.598560                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101985.598560                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           34                       # number of writebacks
system.cpu.icache.writebacks::total                34                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1111                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1111                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1111                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1111                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111084000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111084000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99985.598560                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99985.598560                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99985.598560                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99985.598560                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13342956                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13342956                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1111                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    113306000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    113306000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13344067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13344067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101985.598560                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101985.598560                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1111                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1111                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111084000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111084000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99985.598560                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99985.598560                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           824.584218                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13344067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1111                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12010.861386                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   824.584218                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.201315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.201315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1077                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1077                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.262939                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26689245                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26689245                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51295202                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51295202                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51295618                       # number of overall hits
system.cpu.dcache.overall_hits::total        51295618                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       796326                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         796326                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       804328                       # number of overall misses
system.cpu.dcache.overall_misses::total        804328                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  56535235000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56535235000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  56535235000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56535235000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52091528                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52091528                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52099946                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52099946                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015287                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015287                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015438                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015438                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70995.088695                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70995.088695                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70288.781442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70288.781442                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2960                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                77                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.441558                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       546862                       # number of writebacks
system.cpu.dcache.writebacks::total            546862                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       113719                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       113719                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       113719                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       113719                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       682607                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       682607                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       690609                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       690609                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  48377042000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48377042000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  49175413999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49175413999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013104                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013255                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013255                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70871.001909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70871.001909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71205.869021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71205.869021                       # average overall mshr miss latency
system.cpu.dcache.replacements                 686514                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40770379                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40770379                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       371033                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        371033                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21066684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21066684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41141412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41141412                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56778.464449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56778.464449                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       367122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       367122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19927146000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19927146000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54279.356726                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54279.356726                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10524823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10524823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       425293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       425293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  35468551000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  35468551000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950116                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950116                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.038839                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038839                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83397.918611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83397.918611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       109808                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       109808                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       315485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       315485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28449896000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28449896000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90178.284229                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90178.284229                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    798371999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    798371999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950582                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950582                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99771.556986                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99771.556986                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4044.786228                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51986303                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            690610                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.275920                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4044.786228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          526                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104890654                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104890654                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 171643318000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
