

================================================================
== Vitis HLS Report for 'load_misc_weights'
================================================================
* Date:           Wed Apr 14 18:37:07 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    71744|    71744|  0.717 ms|  0.717 ms|  71744|  71744|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_356_1                   |        6|        6|         3|          1|          1|      5|       yes|
        |- VITIS_LOOP_362_3                   |      301|      301|         3|          1|          1|    300|       yes|
        |- VITIS_LOOP_367_4_VITIS_LOOP_368_5  |    51902|    51902|         4|          1|          1|  51900|       yes|
        |- VITIS_LOOP_373_6_VITIS_LOOP_374_7  |    19502|    19502|         4|          1|          1|  19500|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 4, States = { 29 30 31 32 }
  Pipeline-3 : II = 1, D = 4, States = { 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 33 30 
30 --> 31 
31 --> 32 
32 --> 29 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 44 41 
41 --> 42 
42 --> 43 
43 --> 40 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%eps_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %eps_in" [GIN_compute.cpp:349]   --->   Operation 45 'read' 'eps_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %eps_in_read, i32 2, i32 63" [GIN_compute.cpp:356]   --->   Operation 46 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln356 = sext i62 %trunc_ln" [GIN_compute.cpp:356]   --->   Operation 47 'sext' 'sext_ln356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln356" [GIN_compute.cpp:356]   --->   Operation 48 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 50 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 52 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 52 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 53 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 54 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 54 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_table_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_table_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_12, i32 0, i32 0, void @empty_39, i32 0, i32 100000, void @empty_13, void @empty_14, void @empty_39, i32 16, i32 16, i32 16, i32 16, void @empty_39, void @empty_39"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%edge_embedding_table_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_embedding_table_in" [GIN_compute.cpp:349]   --->   Operation 58 'read' 'edge_embedding_table_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%node_embedding_table_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %node_embedding_table_in" [GIN_compute.cpp:349]   --->   Operation 59 'read' 'node_embedding_table_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%graph_pred_bias_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %graph_pred_bias_in" [GIN_compute.cpp:349]   --->   Operation 60 'read' 'graph_pred_bias_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%graph_pred_weight_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %graph_pred_weight_in" [GIN_compute.cpp:349]   --->   Operation 61 'read' 'graph_pred_weight_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln356 = br void" [GIN_compute.cpp:356]   --->   Operation 63 'br' 'br_ln356' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.57>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln356, void %.split13, i3 0, void" [GIN_compute.cpp:356]   --->   Operation 64 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.57ns)   --->   "%add_ln356 = add i3 %i, i3 1" [GIN_compute.cpp:356]   --->   Operation 65 'add' 'add_ln356' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.49ns)   --->   "%icmp_ln356 = icmp_eq  i3 %i, i3 5" [GIN_compute.cpp:356]   --->   Operation 67 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 68 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln356 = br i1 %icmp_ln356, void %.split13, void" [GIN_compute.cpp:356]   --->   Operation 69 'br' 'br_ln356' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 70 [1/1] (7.30ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [GIN_compute.cpp:357]   --->   Operation 70 'read' 'mem_addr_read' <Predicate = (!icmp_ln356)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.69>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i" [GIN_compute.cpp:356]   --->   Operation 71 'zext' 'i_cast' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln356 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [GIN_compute.cpp:356]   --->   Operation 72 'specloopname' 'specloopname_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%mlp_eps_V_addr = getelementptr i32 %mlp_eps_V, i64 0, i64 %i_cast" [GIN_compute.cpp:357]   --->   Operation 73 'getelementptr' 'mlp_eps_V_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.69ns)   --->   "%store_ln357 = store i32 %mem_addr_read, i3 %mlp_eps_V_addr" [GIN_compute.cpp:357]   --->   Operation 74 'store' 'store_ln357' <Predicate = (!icmp_ln356)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_bias_in_read, i32 2, i32 63" [GIN_compute.cpp:361]   --->   Operation 76 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln361 = sext i62 %trunc_ln2" [GIN_compute.cpp:361]   --->   Operation 77 'sext' 'sext_ln361' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%mem_addr_4 = getelementptr i32 %mem, i64 %sext_ln361" [GIN_compute.cpp:361]   --->   Operation 78 'getelementptr' 'mem_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [7/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 79 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_weight_in_read, i32 2, i32 63" [GIN_compute.cpp:362]   --->   Operation 80 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln362 = sext i62 %trunc_ln3" [GIN_compute.cpp:362]   --->   Operation 81 'sext' 'sext_ln362' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%mem_addr_5 = getelementptr i32 %mem, i64 %sext_ln362" [GIN_compute.cpp:362]   --->   Operation 82 'getelementptr' 'mem_addr_5' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 83 [6/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 83 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 84 [7/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 84 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 85 [5/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 85 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 86 [6/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 86 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 87 [4/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 87 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 88 [5/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 88 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 89 [3/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 89 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 90 [4/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 90 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 91 [2/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 91 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 92 [3/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 92 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 93 [1/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 93 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 94 [2/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 94 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 95 [1/1] (7.30ns)   --->   "%mem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_4" [GIN_compute.cpp:361]   --->   Operation 95 'read' 'mem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln361 = store i32 %mem_addr_4_read, i32 %graph_pred_bias_V_0" [GIN_compute.cpp:361]   --->   Operation 96 'store' 'store_ln361' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 97 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln362 = br void" [GIN_compute.cpp:362]   --->   Operation 98 'br' 'br_ln362' <Predicate = true> <Delay = 0.38>

State 19 <SV = 16> <Delay = 0.71>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%dim_in = phi i9 %add_ln362, void %.split11, i9 0, void" [GIN_compute.cpp:362]   --->   Operation 99 'phi' 'dim_in' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.71ns)   --->   "%add_ln362 = add i9 %dim_in, i9 1" [GIN_compute.cpp:362]   --->   Operation 100 'add' 'add_ln362' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.59ns)   --->   "%icmp_ln362 = icmp_eq  i9 %dim_in, i9 300" [GIN_compute.cpp:362]   --->   Operation 102 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 103 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln362, void %.split11, void" [GIN_compute.cpp:362]   --->   Operation 104 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 105 [1/1] (7.30ns)   --->   "%mem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_5" [GIN_compute.cpp:363]   --->   Operation 105 'read' 'mem_addr_5_read' <Predicate = (!icmp_ln362)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 1.19>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "%dim_in_cast = zext i9 %dim_in" [GIN_compute.cpp:362]   --->   Operation 106 'zext' 'dim_in_cast' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_addr = getelementptr i32 %graph_pred_weights_V, i64 0, i64 %dim_in_cast" [GIN_compute.cpp:363]   --->   Operation 107 'getelementptr' 'graph_pred_weights_V_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [GIN_compute.cpp:362]   --->   Operation 108 'specloopname' 'specloopname_ln362' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_21 : Operation 109 [1/1] (1.19ns)   --->   "%store_ln363 = store i32 %mem_addr_5_read, i9 %graph_pred_weights_V_addr" [GIN_compute.cpp:363]   --->   Operation 109 'store' 'store_ln363' <Predicate = (!icmp_ln362)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln362)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 7.30>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %node_embedding_table_in_read, i32 2, i32 63" [GIN_compute.cpp:367]   --->   Operation 111 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln367 = sext i62 %trunc_ln4" [GIN_compute.cpp:367]   --->   Operation 112 'sext' 'sext_ln367' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%mem_addr_6 = getelementptr i32 %mem, i64 %sext_ln367" [GIN_compute.cpp:367]   --->   Operation 113 'getelementptr' 'mem_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [7/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 114 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 7.30>
ST_23 : Operation 115 [6/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 115 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 116 [5/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 116 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 117 [4/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 117 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 118 [3/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 118 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 119 [2/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 119 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 120 [1/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 120 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 121 [1/1] (0.38ns)   --->   "%br_ln367 = br void" [GIN_compute.cpp:367]   --->   Operation 121 'br' 'br_ln367' <Predicate = true> <Delay = 0.38>

State 29 <SV = 24> <Delay = 2.00>
ST_29 : Operation 122 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 0, void, i16 %add_ln367_1, void %.split9" [GIN_compute.cpp:367]   --->   Operation 122 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 123 [1/1] (0.00ns)   --->   "%i_1 = phi i8 0, void, i8 %select_ln367_1, void %.split9" [GIN_compute.cpp:367]   --->   Operation 123 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 124 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void, i9 %add_ln368, void %.split9" [GIN_compute.cpp:368]   --->   Operation 124 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln367_1 = add i16 %indvar_flatten, i16 1" [GIN_compute.cpp:367]   --->   Operation 125 'add' 'add_ln367_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 127 [1/1] (0.67ns)   --->   "%icmp_ln367 = icmp_eq  i16 %indvar_flatten, i16 51900" [GIN_compute.cpp:367]   --->   Operation 127 'icmp' 'icmp_ln367' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln367 = br i1 %icmp_ln367, void %.split9, void" [GIN_compute.cpp:367]   --->   Operation 128 'br' 'br_ln367' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln367 = add i8 %i_1, i8 1" [GIN_compute.cpp:367]   --->   Operation 129 'add' 'add_ln367' <Predicate = (!icmp_ln367)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 130 [1/1] (0.59ns)   --->   "%icmp_ln368 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:368]   --->   Operation 130 'icmp' 'icmp_ln368' <Predicate = (!icmp_ln367)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 131 [1/1] (0.30ns)   --->   "%select_ln367 = select i1 %icmp_ln368, i9 0, i9 %dim" [GIN_compute.cpp:367]   --->   Operation 131 'select' 'select_ln367' <Predicate = (!icmp_ln367)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 132 [1/1] (0.30ns)   --->   "%select_ln367_1 = select i1 %icmp_ln368, i8 %add_ln367, i8 %i_1" [GIN_compute.cpp:367]   --->   Operation 132 'select' 'select_ln367_1' <Predicate = (!icmp_ln367)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 133 [1/1] (0.00ns)   --->   "%select_ln367_1_cast = zext i8 %select_ln367_1" [GIN_compute.cpp:367]   --->   Operation 133 'zext' 'select_ln367_1_cast' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_29 : Operation 134 [3/3] (0.99ns) (grouped into DSP with root node add_ln369)   --->   "%mul_ln369 = mul i16 %select_ln367_1_cast, i16 300" [GIN_compute.cpp:367]   --->   Operation 134 'mul' 'mul_ln369' <Predicate = (!icmp_ln367)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 135 [1/1] (0.71ns)   --->   "%add_ln368 = add i9 %select_ln367, i9 1" [GIN_compute.cpp:368]   --->   Operation 135 'add' 'add_ln368' <Predicate = (!icmp_ln367)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 0.99>
ST_30 : Operation 136 [2/3] (0.99ns) (grouped into DSP with root node add_ln369)   --->   "%mul_ln369 = mul i16 %select_ln367_1_cast, i16 300" [GIN_compute.cpp:367]   --->   Operation 136 'mul' 'mul_ln369' <Predicate = (!icmp_ln367)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 137 [1/3] (0.00ns) (grouped into DSP with root node add_ln369)   --->   "%mul_ln369 = mul i16 %select_ln367_1_cast, i16 300" [GIN_compute.cpp:367]   --->   Operation 137 'mul' 'mul_ln369' <Predicate = (!icmp_ln367)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i9 %select_ln367" [GIN_compute.cpp:369]   --->   Operation 138 'zext' 'zext_ln369' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_31 : Operation 139 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln369 = add i16 %mul_ln369, i16 %zext_ln369" [GIN_compute.cpp:369]   --->   Operation 139 'add' 'add_ln369' <Predicate = (!icmp_ln367)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 140 [1/1] (7.30ns)   --->   "%mem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_6" [GIN_compute.cpp:369]   --->   Operation 140 'read' 'mem_addr_6_read' <Predicate = (!icmp_ln367)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 2.68>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_367_4_VITIS_LOOP_368_5_str"   --->   Operation 141 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_32 : Operation 142 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 51900, i64 51900, i64 51900"   --->   Operation 142 'speclooptripcount' 'empty_70' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_32 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 143 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_32 : Operation 144 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln369 = add i16 %mul_ln369, i16 %zext_ln369" [GIN_compute.cpp:369]   --->   Operation 144 'add' 'add_ln369' <Predicate = (!icmp_ln367)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln369_1 = zext i16 %add_ln369" [GIN_compute.cpp:369]   --->   Operation 145 'zext' 'zext_ln369_1' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_32 : Operation 146 [1/1] (0.00ns)   --->   "%node_embedding_table_V_addr = getelementptr i32 %node_embedding_table_V, i64 0, i64 %zext_ln369_1" [GIN_compute.cpp:369]   --->   Operation 146 'getelementptr' 'node_embedding_table_V_addr' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_32 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [GIN_compute.cpp:368]   --->   Operation 147 'specloopname' 'specloopname_ln368' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_32 : Operation 148 [1/1] (2.03ns)   --->   "%store_ln369 = store i32 %mem_addr_6_read, i16 %node_embedding_table_V_addr" [GIN_compute.cpp:369]   --->   Operation 148 'store' 'store_ln369' <Predicate = (!icmp_ln367)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 51900> <RAM>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln367)> <Delay = 0.00>

State 33 <SV = 25> <Delay = 7.30>
ST_33 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_embedding_table_in_read, i32 2, i32 63" [GIN_compute.cpp:373]   --->   Operation 150 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln373 = sext i62 %trunc_ln5" [GIN_compute.cpp:373]   --->   Operation 151 'sext' 'sext_ln373' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 152 [1/1] (0.00ns)   --->   "%mem_addr_7 = getelementptr i32 %mem, i64 %sext_ln373" [GIN_compute.cpp:373]   --->   Operation 152 'getelementptr' 'mem_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 153 [7/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 153 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 26> <Delay = 7.30>
ST_34 : Operation 154 [6/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 154 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 27> <Delay = 7.30>
ST_35 : Operation 155 [5/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 155 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 28> <Delay = 7.30>
ST_36 : Operation 156 [4/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 156 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 29> <Delay = 7.30>
ST_37 : Operation 157 [3/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 157 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 30> <Delay = 7.30>
ST_38 : Operation 158 [2/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 158 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 31> <Delay = 7.30>
ST_39 : Operation 159 [1/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 159 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 160 [1/1] (0.38ns)   --->   "%br_ln373 = br void" [GIN_compute.cpp:373]   --->   Operation 160 'br' 'br_ln373' <Predicate = true> <Delay = 0.38>

State 40 <SV = 32> <Delay = 2.00>
ST_40 : Operation 161 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i15 0, void, i15 %add_ln373_1, void %.split5" [GIN_compute.cpp:373]   --->   Operation 161 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 162 [1/1] (0.00ns)   --->   "%i_2 = phi i7 0, void, i7 %select_ln373_1, void %.split5" [GIN_compute.cpp:373]   --->   Operation 162 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 163 [1/1] (0.00ns)   --->   "%dim_1 = phi i9 0, void, i9 %add_ln374, void %.split5" [GIN_compute.cpp:374]   --->   Operation 163 'phi' 'dim_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 164 [1/1] (0.77ns)   --->   "%add_ln373_1 = add i15 %indvar_flatten7, i15 1" [GIN_compute.cpp:373]   --->   Operation 164 'add' 'add_ln373_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 165 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 166 [1/1] (0.66ns)   --->   "%icmp_ln373 = icmp_eq  i15 %indvar_flatten7, i15 19500" [GIN_compute.cpp:373]   --->   Operation 166 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln373 = br i1 %icmp_ln373, void %.split5, void" [GIN_compute.cpp:373]   --->   Operation 167 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 168 [1/1] (0.70ns)   --->   "%add_ln373 = add i7 %i_2, i7 1" [GIN_compute.cpp:373]   --->   Operation 168 'add' 'add_ln373' <Predicate = (!icmp_ln373)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 169 [1/1] (0.59ns)   --->   "%icmp_ln374 = icmp_eq  i9 %dim_1, i9 300" [GIN_compute.cpp:374]   --->   Operation 169 'icmp' 'icmp_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 170 [1/1] (0.30ns)   --->   "%select_ln373 = select i1 %icmp_ln374, i9 0, i9 %dim_1" [GIN_compute.cpp:373]   --->   Operation 170 'select' 'select_ln373' <Predicate = (!icmp_ln373)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 171 [1/1] (0.30ns)   --->   "%select_ln373_1 = select i1 %icmp_ln374, i7 %add_ln373, i7 %i_2" [GIN_compute.cpp:373]   --->   Operation 171 'select' 'select_ln373_1' <Predicate = (!icmp_ln373)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 172 [1/1] (0.00ns)   --->   "%select_ln373_1_cast = zext i7 %select_ln373_1" [GIN_compute.cpp:373]   --->   Operation 172 'zext' 'select_ln373_1_cast' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_40 : Operation 173 [3/3] (0.99ns) (grouped into DSP with root node add_ln375)   --->   "%mul_ln375 = mul i15 %select_ln373_1_cast, i15 300" [GIN_compute.cpp:373]   --->   Operation 173 'mul' 'mul_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 174 [1/1] (0.71ns)   --->   "%add_ln374 = add i9 %select_ln373, i9 1" [GIN_compute.cpp:374]   --->   Operation 174 'add' 'add_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 33> <Delay = 0.99>
ST_41 : Operation 175 [2/3] (0.99ns) (grouped into DSP with root node add_ln375)   --->   "%mul_ln375 = mul i15 %select_ln373_1_cast, i15 300" [GIN_compute.cpp:373]   --->   Operation 175 'mul' 'mul_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 34> <Delay = 7.30>
ST_42 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln375)   --->   "%mul_ln375 = mul i15 %select_ln373_1_cast, i15 300" [GIN_compute.cpp:373]   --->   Operation 176 'mul' 'mul_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln375 = zext i9 %select_ln373" [GIN_compute.cpp:375]   --->   Operation 177 'zext' 'zext_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_42 : Operation 178 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln375 = add i15 %mul_ln375, i15 %zext_ln375" [GIN_compute.cpp:375]   --->   Operation 178 'add' 'add_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 179 [1/1] (7.30ns)   --->   "%mem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_7" [GIN_compute.cpp:375]   --->   Operation 179 'read' 'mem_addr_7_read' <Predicate = (!icmp_ln373)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 35> <Delay = 2.51>
ST_43 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_373_6_VITIS_LOOP_374_7_str"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_43 : Operation 181 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19500, i64 19500, i64 19500"   --->   Operation 181 'speclooptripcount' 'empty_72' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_43 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_43 : Operation 183 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln375 = add i15 %mul_ln375, i15 %zext_ln375" [GIN_compute.cpp:375]   --->   Operation 183 'add' 'add_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln375_1 = zext i15 %add_ln375" [GIN_compute.cpp:375]   --->   Operation 184 'zext' 'zext_ln375_1' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_43 : Operation 185 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_addr = getelementptr i32 %edge_embedding_table_V, i64 0, i64 %zext_ln375_1" [GIN_compute.cpp:375]   --->   Operation 185 'getelementptr' 'edge_embedding_table_V_addr' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_43 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln374 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [GIN_compute.cpp:374]   --->   Operation 186 'specloopname' 'specloopname_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_43 : Operation 187 [1/1] (1.86ns)   --->   "%store_ln375 = store i32 %mem_addr_7_read, i15 %edge_embedding_table_V_addr" [GIN_compute.cpp:375]   --->   Operation 187 'store' 'store_ln375' <Predicate = (!icmp_ln373)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19500> <RAM>
ST_43 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = (!icmp_ln373)> <Delay = 0.00>

State 44 <SV = 33> <Delay = 0.00>
ST_44 : Operation 189 [1/1] (0.00ns)   --->   "%ret_ln378 = ret" [GIN_compute.cpp:378]   --->   Operation 189 'ret' 'ret_ln378' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ eps_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ graph_pred_weight_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ graph_pred_bias_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ node_embedding_table_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_embedding_table_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mlp_eps_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ graph_pred_bias_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ graph_pred_weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ node_embedding_table_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ edge_embedding_table_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
eps_in_read                  (read             ) [ 000000000000000000000000000000000000000000000]
trunc_ln                     (partselect       ) [ 000000000000000000000000000000000000000000000]
sext_ln356                   (sext             ) [ 000000000000000000000000000000000000000000000]
mem_addr                     (getelementptr    ) [ 001111111110000000000000000000000000000000000]
specmemcore_ln0              (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln0              (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface    ) [ 000000000000000000000000000000000000000000000]
edge_embedding_table_in_read (read             ) [ 000000001111111111111111111111111100000000000]
node_embedding_table_in_read (read             ) [ 000000001111111111111110000000000000000000000]
graph_pred_bias_in_read      (read             ) [ 000000001111000000000000000000000000000000000]
graph_pred_weight_in_read    (read             ) [ 000000001111000000000000000000000000000000000]
empty                        (readreq          ) [ 000000000000000000000000000000000000000000000]
br_ln356                     (br               ) [ 000000011110000000000000000000000000000000000]
i                            (phi              ) [ 000000001110000000000000000000000000000000000]
add_ln356                    (add              ) [ 000000011110000000000000000000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000000000000000000000000000000]
icmp_ln356                   (icmp             ) [ 000000001110000000000000000000000000000000000]
empty_66                     (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln356                     (br               ) [ 000000000000000000000000000000000000000000000]
mem_addr_read                (read             ) [ 000000001010000000000000000000000000000000000]
i_cast                       (zext             ) [ 000000000000000000000000000000000000000000000]
specloopname_ln356           (specloopname     ) [ 000000000000000000000000000000000000000000000]
mlp_eps_V_addr               (getelementptr    ) [ 000000000000000000000000000000000000000000000]
store_ln357                  (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                       (br               ) [ 000000011110000000000000000000000000000000000]
trunc_ln2                    (partselect       ) [ 000000000000000000000000000000000000000000000]
sext_ln361                   (sext             ) [ 000000000000000000000000000000000000000000000]
mem_addr_4                   (getelementptr    ) [ 000000000000111111100000000000000000000000000]
trunc_ln3                    (partselect       ) [ 000000000000000000000000000000000000000000000]
sext_ln362                   (sext             ) [ 000000000000000000000000000000000000000000000]
mem_addr_5                   (getelementptr    ) [ 000000000000111111111100000000000000000000000]
mem_load_req                 (readreq          ) [ 000000000000000000000000000000000000000000000]
mem_addr_4_read              (read             ) [ 000000000000000000000000000000000000000000000]
store_ln361                  (store            ) [ 000000000000000000000000000000000000000000000]
empty_67                     (readreq          ) [ 000000000000000000000000000000000000000000000]
br_ln362                     (br               ) [ 000000000000000000111100000000000000000000000]
dim_in                       (phi              ) [ 000000000000000000011100000000000000000000000]
add_ln362                    (add              ) [ 000000000000000000111100000000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000000000000000000000000000000]
icmp_ln362                   (icmp             ) [ 000000000000000000011100000000000000000000000]
empty_68                     (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln362                     (br               ) [ 000000000000000000000000000000000000000000000]
mem_addr_5_read              (read             ) [ 000000000000000000010100000000000000000000000]
dim_in_cast                  (zext             ) [ 000000000000000000000000000000000000000000000]
graph_pred_weights_V_addr    (getelementptr    ) [ 000000000000000000000000000000000000000000000]
specloopname_ln362           (specloopname     ) [ 000000000000000000000000000000000000000000000]
store_ln363                  (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                       (br               ) [ 000000000000000000111100000000000000000000000]
trunc_ln4                    (partselect       ) [ 000000000000000000000000000000000000000000000]
sext_ln367                   (sext             ) [ 000000000000000000000000000000000000000000000]
mem_addr_6                   (getelementptr    ) [ 000000000000000000000001111111111000000000000]
empty_69                     (readreq          ) [ 000000000000000000000000000000000000000000000]
br_ln367                     (br               ) [ 000000000000000000000000000011111000000000000]
indvar_flatten               (phi              ) [ 000000000000000000000000000001000000000000000]
i_1                          (phi              ) [ 000000000000000000000000000001000000000000000]
dim                          (phi              ) [ 000000000000000000000000000001000000000000000]
add_ln367_1                  (add              ) [ 000000000000000000000000000011111000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000000000000000000000000000000]
icmp_ln367                   (icmp             ) [ 000000000000000000000000000001111000000000000]
br_ln367                     (br               ) [ 000000000000000000000000000000000000000000000]
add_ln367                    (add              ) [ 000000000000000000000000000000000000000000000]
icmp_ln368                   (icmp             ) [ 000000000000000000000000000000000000000000000]
select_ln367                 (select           ) [ 000000000000000000000000000001110000000000000]
select_ln367_1               (select           ) [ 000000000000000000000000000011111000000000000]
select_ln367_1_cast          (zext             ) [ 000000000000000000000000000001110000000000000]
add_ln368                    (add              ) [ 000000000000000000000000000011111000000000000]
mul_ln369                    (mul              ) [ 000000000000000000000000000001001000000000000]
zext_ln369                   (zext             ) [ 000000000000000000000000000001001000000000000]
mem_addr_6_read              (read             ) [ 000000000000000000000000000001001000000000000]
specloopname_ln0             (specloopname     ) [ 000000000000000000000000000000000000000000000]
empty_70                     (speclooptripcount) [ 000000000000000000000000000000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000000000000000000000000000000]
add_ln369                    (add              ) [ 000000000000000000000000000000000000000000000]
zext_ln369_1                 (zext             ) [ 000000000000000000000000000000000000000000000]
node_embedding_table_V_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000000]
specloopname_ln368           (specloopname     ) [ 000000000000000000000000000000000000000000000]
store_ln369                  (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                       (br               ) [ 000000000000000000000000000011111000000000000]
trunc_ln5                    (partselect       ) [ 000000000000000000000000000000000000000000000]
sext_ln373                   (sext             ) [ 000000000000000000000000000000000000000000000]
mem_addr_7                   (getelementptr    ) [ 000000000000000000000000000000000011111111110]
empty_71                     (readreq          ) [ 000000000000000000000000000000000000000000000]
br_ln373                     (br               ) [ 000000000000000000000000000000000000000111110]
indvar_flatten7              (phi              ) [ 000000000000000000000000000000000000000010000]
i_2                          (phi              ) [ 000000000000000000000000000000000000000010000]
dim_1                        (phi              ) [ 000000000000000000000000000000000000000010000]
add_ln373_1                  (add              ) [ 000000000000000000000000000000000000000111110]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000000000000000000000000000000]
icmp_ln373                   (icmp             ) [ 000000000000000000000000000000000000000011110]
br_ln373                     (br               ) [ 000000000000000000000000000000000000000000000]
add_ln373                    (add              ) [ 000000000000000000000000000000000000000000000]
icmp_ln374                   (icmp             ) [ 000000000000000000000000000000000000000000000]
select_ln373                 (select           ) [ 000000000000000000000000000000000000000011100]
select_ln373_1               (select           ) [ 000000000000000000000000000000000000000111110]
select_ln373_1_cast          (zext             ) [ 000000000000000000000000000000000000000011100]
add_ln374                    (add              ) [ 000000000000000000000000000000000000000111110]
mul_ln375                    (mul              ) [ 000000000000000000000000000000000000000010010]
zext_ln375                   (zext             ) [ 000000000000000000000000000000000000000010010]
mem_addr_7_read              (read             ) [ 000000000000000000000000000000000000000010010]
specloopname_ln0             (specloopname     ) [ 000000000000000000000000000000000000000000000]
empty_72                     (speclooptripcount) [ 000000000000000000000000000000000000000000000]
specpipeline_ln0             (specpipeline     ) [ 000000000000000000000000000000000000000000000]
add_ln375                    (add              ) [ 000000000000000000000000000000000000000000000]
zext_ln375_1                 (zext             ) [ 000000000000000000000000000000000000000000000]
edge_embedding_table_V_addr  (getelementptr    ) [ 000000000000000000000000000000000000000000000]
specloopname_ln374           (specloopname     ) [ 000000000000000000000000000000000000000000000]
store_ln375                  (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                       (br               ) [ 000000000000000000000000000000000000000111110]
ret_ln378                    (ret              ) [ 000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eps_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="graph_pred_weight_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_pred_weight_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="graph_pred_bias_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_pred_bias_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="node_embedding_table_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_embedding_table_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="edge_embedding_table_in">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_embedding_table_in"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mlp_eps_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_eps_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="graph_pred_bias_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_pred_bias_V_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="graph_pred_weights_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_pred_weights_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="node_embedding_table_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_embedding_table_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="edge_embedding_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_embedding_table_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_367_4_VITIS_LOOP_368_5_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_373_6_VITIS_LOOP_374_7_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="eps_in_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eps_in_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_readreq_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="edge_embedding_table_in_read_read_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_embedding_table_in_read/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="node_embedding_table_in_read_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="node_embedding_table_in_read/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="graph_pred_bias_in_read_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="graph_pred_bias_in_read/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="graph_pred_weight_in_read_read_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="graph_pred_weight_in_read/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="mem_addr_read_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="8"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_readreq_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_req/11 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_readreq_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="0" index="2" bw="10" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_67/12 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mem_addr_4_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="7"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_4_read/18 "/>
</bind>
</comp>

<comp id="201" class="1004" name="mem_addr_5_read_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="9"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_5_read/20 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_readreq_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="17" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_69/22 "/>
</bind>
</comp>

<comp id="213" class="1004" name="mem_addr_6_read_read_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="9"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_6_read/31 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_readreq_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="16" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_71/33 "/>
</bind>
</comp>

<comp id="225" class="1004" name="mem_addr_7_read_read_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="9"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_7_read/42 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mlp_eps_V_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mlp_eps_V_addr/10 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln357_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln357/10 "/>
</bind>
</comp>

<comp id="243" class="1004" name="graph_pred_weights_V_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="9" slack="0"/>
<pin id="247" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="graph_pred_weights_V_addr/21 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln363_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln363/21 "/>
</bind>
</comp>

<comp id="256" class="1004" name="node_embedding_table_V_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="16" slack="0"/>
<pin id="260" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_embedding_table_V_addr/32 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln369_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="0" slack="0"/>
<pin id="268" dir="0" index="4" bw="16" slack="1"/>
<pin id="269" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="271" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln369/32 "/>
</bind>
</comp>

<comp id="273" class="1004" name="edge_embedding_table_V_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="15" slack="0"/>
<pin id="277" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edge_embedding_table_V_addr/43 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln375_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="0"/>
<pin id="285" dir="0" index="4" bw="15" slack="1"/>
<pin id="286" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="288" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln375/43 "/>
</bind>
</comp>

<comp id="290" class="1005" name="i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="1"/>
<pin id="292" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="302" class="1005" name="dim_in_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="1"/>
<pin id="304" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim_in (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="dim_in_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim_in/19 "/>
</bind>
</comp>

<comp id="314" class="1005" name="indvar_flatten_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="1"/>
<pin id="316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="indvar_flatten_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="16" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/29 "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="1"/>
<pin id="327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="i_1_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="8" slack="0"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/29 "/>
</bind>
</comp>

<comp id="336" class="1005" name="dim_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="1"/>
<pin id="338" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="dim_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="9" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim/29 "/>
</bind>
</comp>

<comp id="347" class="1005" name="indvar_flatten7_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="15" slack="1"/>
<pin id="349" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="indvar_flatten7_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="15" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/40 "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="1"/>
<pin id="360" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="i_2_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="7" slack="0"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/40 "/>
</bind>
</comp>

<comp id="369" class="1005" name="dim_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="1"/>
<pin id="371" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim_1 (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="dim_1_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="9" slack="0"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim_1/40 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="62" slack="0"/>
<pin id="382" dir="0" index="1" bw="64" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="0"/>
<pin id="384" dir="0" index="3" bw="7" slack="0"/>
<pin id="385" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln356_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="62" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln356/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mem_addr_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="62" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln356_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln356_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="0" index="1" bw="3" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln356/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="i_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="2"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/10 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="62" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="2"/>
<pin id="421" dir="0" index="2" bw="3" slack="0"/>
<pin id="422" dir="0" index="3" bw="7" slack="0"/>
<pin id="423" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln361_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="62" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln361/11 "/>
</bind>
</comp>

<comp id="431" class="1004" name="mem_addr_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="62" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_4/11 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="62" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="2"/>
<pin id="441" dir="0" index="2" bw="3" slack="0"/>
<pin id="442" dir="0" index="3" bw="7" slack="0"/>
<pin id="443" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/11 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sext_ln362_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="62" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln362/11 "/>
</bind>
</comp>

<comp id="451" class="1004" name="mem_addr_5_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="62" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_5/11 "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln361_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln361/18 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln362_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362/19 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln362_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="0" index="1" bw="9" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362/19 "/>
</bind>
</comp>

<comp id="475" class="1004" name="dim_in_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="2"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dim_in_cast/21 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln4_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="62" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="11"/>
<pin id="483" dir="0" index="2" bw="3" slack="0"/>
<pin id="484" dir="0" index="3" bw="7" slack="0"/>
<pin id="485" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/22 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln367_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="62" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln367/22 "/>
</bind>
</comp>

<comp id="493" class="1004" name="mem_addr_6_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="62" slack="0"/>
<pin id="496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_6/22 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln367_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln367_1/29 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln367_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="0" index="1" bw="15" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln367/29 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln367_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln367/29 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln368_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="0"/>
<pin id="520" dir="0" index="1" bw="9" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/29 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln367_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="9" slack="0"/>
<pin id="528" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln367/29 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln367_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="0"/>
<pin id="535" dir="0" index="2" bw="8" slack="0"/>
<pin id="536" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln367_1/29 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln367_1_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln367_1_cast/29 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln368_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="9" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln368/29 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln369_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="2"/>
<pin id="552" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln369/31 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln369_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln369_1/32 "/>
</bind>
</comp>

<comp id="557" class="1004" name="trunc_ln5_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="62" slack="0"/>
<pin id="559" dir="0" index="1" bw="64" slack="19"/>
<pin id="560" dir="0" index="2" bw="3" slack="0"/>
<pin id="561" dir="0" index="3" bw="7" slack="0"/>
<pin id="562" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/33 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln373_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="62" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln373/33 "/>
</bind>
</comp>

<comp id="570" class="1004" name="mem_addr_7_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="62" slack="0"/>
<pin id="573" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_7/33 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln373_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="15" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln373_1/40 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln373_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="15" slack="0"/>
<pin id="585" dir="0" index="1" bw="15" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/40 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln373_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln373/40 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln374_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="9" slack="0"/>
<pin id="597" dir="0" index="1" bw="9" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln374/40 "/>
</bind>
</comp>

<comp id="601" class="1004" name="select_ln373_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="0" index="2" bw="9" slack="0"/>
<pin id="605" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln373/40 "/>
</bind>
</comp>

<comp id="609" class="1004" name="select_ln373_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="7" slack="0"/>
<pin id="612" dir="0" index="2" bw="7" slack="0"/>
<pin id="613" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln373_1/40 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln373_1_cast_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="0"/>
<pin id="619" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln373_1_cast/40 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln374_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374/40 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln375_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="9" slack="2"/>
<pin id="629" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln375/42 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln375_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="15" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln375_1/43 "/>
</bind>
</comp>

<comp id="634" class="1007" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="16" slack="0"/>
<pin id="637" dir="0" index="2" bw="9" slack="0"/>
<pin id="638" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln369/29 add_ln369/31 "/>
</bind>
</comp>

<comp id="643" class="1007" name="grp_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="0"/>
<pin id="645" dir="0" index="1" bw="15" slack="0"/>
<pin id="646" dir="0" index="2" bw="9" slack="0"/>
<pin id="647" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln375/40 add_ln375/42 "/>
</bind>
</comp>

<comp id="652" class="1005" name="mem_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="658" class="1005" name="edge_embedding_table_in_read_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="19"/>
<pin id="660" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="edge_embedding_table_in_read "/>
</bind>
</comp>

<comp id="663" class="1005" name="node_embedding_table_in_read_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="11"/>
<pin id="665" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="node_embedding_table_in_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="graph_pred_bias_in_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="2"/>
<pin id="670" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="graph_pred_bias_in_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="graph_pred_weight_in_read_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="2"/>
<pin id="675" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="graph_pred_weight_in_read "/>
</bind>
</comp>

<comp id="678" class="1005" name="add_ln356_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="0"/>
<pin id="680" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln356 "/>
</bind>
</comp>

<comp id="683" class="1005" name="icmp_ln356_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln356 "/>
</bind>
</comp>

<comp id="687" class="1005" name="mem_addr_read_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_read "/>
</bind>
</comp>

<comp id="692" class="1005" name="mem_addr_4_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_4 "/>
</bind>
</comp>

<comp id="698" class="1005" name="mem_addr_5_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_5 "/>
</bind>
</comp>

<comp id="704" class="1005" name="add_ln362_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="9" slack="0"/>
<pin id="706" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln362 "/>
</bind>
</comp>

<comp id="709" class="1005" name="icmp_ln362_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln362 "/>
</bind>
</comp>

<comp id="713" class="1005" name="mem_addr_5_read_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_5_read "/>
</bind>
</comp>

<comp id="718" class="1005" name="mem_addr_6_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_6 "/>
</bind>
</comp>

<comp id="724" class="1005" name="add_ln367_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln367_1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="icmp_ln367_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln367 "/>
</bind>
</comp>

<comp id="733" class="1005" name="select_ln367_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="9" slack="2"/>
<pin id="735" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln367 "/>
</bind>
</comp>

<comp id="738" class="1005" name="select_ln367_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln367_1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="select_ln367_1_cast_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="1"/>
<pin id="745" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln367_1_cast "/>
</bind>
</comp>

<comp id="748" class="1005" name="add_ln368_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="9" slack="0"/>
<pin id="750" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln368 "/>
</bind>
</comp>

<comp id="753" class="1005" name="zext_ln369_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="1"/>
<pin id="755" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln369 "/>
</bind>
</comp>

<comp id="758" class="1005" name="mem_addr_6_read_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_6_read "/>
</bind>
</comp>

<comp id="763" class="1005" name="mem_addr_7_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_7 "/>
</bind>
</comp>

<comp id="769" class="1005" name="add_ln373_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="15" slack="0"/>
<pin id="771" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln373_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="icmp_ln373_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln373 "/>
</bind>
</comp>

<comp id="778" class="1005" name="select_ln373_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="9" slack="2"/>
<pin id="780" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln373 "/>
</bind>
</comp>

<comp id="783" class="1005" name="select_ln373_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="7" slack="0"/>
<pin id="785" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln373_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="select_ln373_1_cast_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="15" slack="1"/>
<pin id="790" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln373_1_cast "/>
</bind>
</comp>

<comp id="793" class="1005" name="add_ln374_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="9" slack="0"/>
<pin id="795" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln374 "/>
</bind>
</comp>

<comp id="798" class="1005" name="zext_ln375_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="15" slack="1"/>
<pin id="800" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln375 "/>
</bind>
</comp>

<comp id="803" class="1005" name="mem_addr_7_read_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_7_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="76" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="84" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="86" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="88" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="76" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="100" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="76" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="120" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="76" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="82" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="82" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="82" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="272"><net_src comp="256" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="82" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="289"><net_src comp="273" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="301"><net_src comp="294" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="305"><net_src comp="90" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="313"><net_src comp="306" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="317"><net_src comp="102" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="104" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="90" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="122" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="124" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="90" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="386"><net_src comp="24" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="140" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="26" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="393"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="0" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="400"><net_src comp="394" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="405"><net_src comp="294" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="60" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="294" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="290" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="424"><net_src comp="24" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="26" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="426"><net_src comp="28" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="430"><net_src comp="418" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="0" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="431" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="444"><net_src comp="24" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="26" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="446"><net_src comp="28" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="450"><net_src comp="438" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="0" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="196" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="14" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="306" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="92" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="306" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="94" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="302" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="486"><net_src comp="24" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="26" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="488"><net_src comp="28" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="492"><net_src comp="480" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="0" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="493" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="504"><net_src comp="318" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="106" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="318" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="108" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="329" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="110" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="340" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="94" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="90" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="340" pin="4"/><net_sink comp="524" pin=2"/></net>

<net id="537"><net_src comp="518" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="512" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="329" pin="4"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="524" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="92" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="556"><net_src comp="553" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="563"><net_src comp="24" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="26" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="565"><net_src comp="28" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="569"><net_src comp="557" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="0" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="576"><net_src comp="570" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="581"><net_src comp="351" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="126" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="351" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="128" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="362" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="130" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="373" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="94" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="90" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="373" pin="4"/><net_sink comp="601" pin=2"/></net>

<net id="614"><net_src comp="595" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="589" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="362" pin="4"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="601" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="92" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="630" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="639"><net_src comp="540" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="112" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="550" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="642"><net_src comp="634" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="648"><net_src comp="617" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="132" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="627" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="651"><net_src comp="643" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="655"><net_src comp="394" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="661"><net_src comp="153" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="666"><net_src comp="159" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="671"><net_src comp="165" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="676"><net_src comp="171" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="681"><net_src comp="401" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="686"><net_src comp="407" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="177" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="695"><net_src comp="431" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="701"><net_src comp="451" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="707"><net_src comp="463" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="712"><net_src comp="469" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="201" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="721"><net_src comp="493" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="727"><net_src comp="500" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="732"><net_src comp="506" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="524" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="741"><net_src comp="532" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="746"><net_src comp="540" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="751"><net_src comp="544" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="756"><net_src comp="550" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="761"><net_src comp="213" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="263" pin=4"/></net>

<net id="766"><net_src comp="570" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="772"><net_src comp="577" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="777"><net_src comp="583" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="601" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="786"><net_src comp="609" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="791"><net_src comp="617" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="796"><net_src comp="621" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="801"><net_src comp="627" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="806"><net_src comp="225" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="280" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mlp_eps_V | {10 }
	Port: graph_pred_bias_V_0 | {18 }
	Port: graph_pred_weights_V | {21 }
	Port: node_embedding_table_V | {32 }
	Port: edge_embedding_table_V | {43 }
 - Input state : 
	Port: load_misc_weights : mem | {1 2 3 4 5 6 7 9 11 12 13 14 15 16 17 18 20 22 23 24 25 26 27 28 31 33 34 35 36 37 38 39 42 }
	Port: load_misc_weights : eps_in | {1 }
	Port: load_misc_weights : graph_pred_weight_in | {7 }
	Port: load_misc_weights : graph_pred_bias_in | {7 }
	Port: load_misc_weights : node_embedding_table_in | {7 }
	Port: load_misc_weights : edge_embedding_table_in | {7 }
  - Chain level:
	State 1
		sext_ln356 : 1
		mem_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		add_ln356 : 1
		icmp_ln356 : 1
		br_ln356 : 2
	State 9
	State 10
		mlp_eps_V_addr : 1
		store_ln357 : 2
	State 11
		sext_ln361 : 1
		mem_addr_4 : 2
		mem_load_req : 3
		sext_ln362 : 1
		mem_addr_5 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		add_ln362 : 1
		icmp_ln362 : 1
		br_ln362 : 2
	State 20
	State 21
		graph_pred_weights_V_addr : 1
		store_ln363 : 2
	State 22
		sext_ln367 : 1
		mem_addr_6 : 2
		empty_69 : 3
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		add_ln367_1 : 1
		icmp_ln367 : 1
		br_ln367 : 2
		add_ln367 : 1
		icmp_ln368 : 1
		select_ln367 : 2
		select_ln367_1 : 2
		select_ln367_1_cast : 3
		mul_ln369 : 4
		add_ln368 : 3
	State 30
	State 31
		add_ln369 : 1
	State 32
		zext_ln369_1 : 1
		node_embedding_table_V_addr : 2
		store_ln369 : 3
	State 33
		sext_ln373 : 1
		mem_addr_7 : 2
		empty_71 : 3
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		add_ln373_1 : 1
		icmp_ln373 : 1
		br_ln373 : 2
		add_ln373 : 1
		icmp_ln374 : 1
		select_ln373 : 2
		select_ln373_1 : 2
		select_ln373_1_cast : 3
		mul_ln375 : 4
		add_ln374 : 3
	State 41
	State 42
		add_ln375 : 1
	State 43
		zext_ln375_1 : 1
		edge_embedding_table_V_addr : 2
		store_ln375 : 3
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|          |             add_ln356_fu_401             |    0    |    0    |    10   |
|          |             add_ln362_fu_463             |    0    |    0    |    16   |
|          |            add_ln367_1_fu_500            |    0    |    0    |    23   |
|    add   |             add_ln367_fu_512             |    0    |    0    |    15   |
|          |             add_ln368_fu_544             |    0    |    0    |    16   |
|          |            add_ln373_1_fu_577            |    0    |    0    |    22   |
|          |             add_ln373_fu_589             |    0    |    0    |    14   |
|          |             add_ln374_fu_621             |    0    |    0    |    16   |
|----------|------------------------------------------|---------|---------|---------|
|          |             icmp_ln356_fu_407            |    0    |    0    |    8    |
|          |             icmp_ln362_fu_469            |    0    |    0    |    11   |
|   icmp   |             icmp_ln367_fu_506            |    0    |    0    |    13   |
|          |             icmp_ln368_fu_518            |    0    |    0    |    11   |
|          |             icmp_ln373_fu_583            |    0    |    0    |    12   |
|          |             icmp_ln374_fu_595            |    0    |    0    |    11   |
|----------|------------------------------------------|---------|---------|---------|
|          |            select_ln367_fu_524           |    0    |    0    |    9    |
|  select  |           select_ln367_1_fu_532          |    0    |    0    |    8    |
|          |            select_ln373_fu_601           |    0    |    0    |    9    |
|          |           select_ln373_1_fu_609          |    0    |    0    |    7    |
|----------|------------------------------------------|---------|---------|---------|
|  muladd  |                grp_fu_634                |    1    |    0    |    0    |
|          |                grp_fu_643                |    1    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |          eps_in_read_read_fu_140         |    0    |    0    |    0    |
|          | edge_embedding_table_in_read_read_fu_153 |    0    |    0    |    0    |
|          | node_embedding_table_in_read_read_fu_159 |    0    |    0    |    0    |
|          |    graph_pred_bias_in_read_read_fu_165   |    0    |    0    |    0    |
|   read   |   graph_pred_weight_in_read_read_fu_171  |    0    |    0    |    0    |
|          |         mem_addr_read_read_fu_177        |    0    |    0    |    0    |
|          |        mem_addr_4_read_read_fu_196       |    0    |    0    |    0    |
|          |        mem_addr_5_read_read_fu_201       |    0    |    0    |    0    |
|          |        mem_addr_6_read_read_fu_213       |    0    |    0    |    0    |
|          |        mem_addr_7_read_read_fu_225       |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |            grp_readreq_fu_146            |    0    |    0    |    0    |
|          |            grp_readreq_fu_182            |    0    |    0    |    0    |
|  readreq |            grp_readreq_fu_189            |    0    |    0    |    0    |
|          |            grp_readreq_fu_206            |    0    |    0    |    0    |
|          |            grp_readreq_fu_218            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |              trunc_ln_fu_380             |    0    |    0    |    0    |
|          |             trunc_ln2_fu_418             |    0    |    0    |    0    |
|partselect|             trunc_ln3_fu_438             |    0    |    0    |    0    |
|          |             trunc_ln4_fu_480             |    0    |    0    |    0    |
|          |             trunc_ln5_fu_557             |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |             sext_ln356_fu_390            |    0    |    0    |    0    |
|          |             sext_ln361_fu_427            |    0    |    0    |    0    |
|   sext   |             sext_ln362_fu_447            |    0    |    0    |    0    |
|          |             sext_ln367_fu_489            |    0    |    0    |    0    |
|          |             sext_ln373_fu_566            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |               i_cast_fu_413              |    0    |    0    |    0    |
|          |            dim_in_cast_fu_475            |    0    |    0    |    0    |
|          |        select_ln367_1_cast_fu_540        |    0    |    0    |    0    |
|   zext   |             zext_ln369_fu_550            |    0    |    0    |    0    |
|          |            zext_ln369_1_fu_553           |    0    |    0    |    0    |
|          |        select_ln373_1_cast_fu_617        |    0    |    0    |    0    |
|          |             zext_ln375_fu_627            |    0    |    0    |    0    |
|          |            zext_ln375_1_fu_630           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    2    |    0    |   231   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          add_ln356_reg_678         |    3   |
|          add_ln362_reg_704         |    9   |
|         add_ln367_1_reg_724        |   16   |
|          add_ln368_reg_748         |    9   |
|         add_ln373_1_reg_769        |   15   |
|          add_ln374_reg_793         |    9   |
|            dim_1_reg_369           |    9   |
|           dim_in_reg_302           |    9   |
|             dim_reg_336            |    9   |
|edge_embedding_table_in_read_reg_658|   64   |
|   graph_pred_bias_in_read_reg_668  |   64   |
|  graph_pred_weight_in_read_reg_673 |   64   |
|             i_1_reg_325            |    8   |
|             i_2_reg_358            |    7   |
|              i_reg_290             |    3   |
|         icmp_ln356_reg_683         |    1   |
|         icmp_ln362_reg_709         |    1   |
|         icmp_ln367_reg_729         |    1   |
|         icmp_ln373_reg_774         |    1   |
|       indvar_flatten7_reg_347      |   15   |
|       indvar_flatten_reg_314       |   16   |
|         mem_addr_4_reg_692         |   32   |
|       mem_addr_5_read_reg_713      |   32   |
|         mem_addr_5_reg_698         |   32   |
|       mem_addr_6_read_reg_758      |   32   |
|         mem_addr_6_reg_718         |   32   |
|       mem_addr_7_read_reg_803      |   32   |
|         mem_addr_7_reg_763         |   32   |
|        mem_addr_read_reg_687       |   32   |
|          mem_addr_reg_652          |   32   |
|node_embedding_table_in_read_reg_663|   64   |
|     select_ln367_1_cast_reg_743    |   16   |
|       select_ln367_1_reg_738       |    8   |
|        select_ln367_reg_733        |    9   |
|     select_ln373_1_cast_reg_788    |   15   |
|       select_ln373_1_reg_783       |    7   |
|        select_ln373_reg_778        |    9   |
|         zext_ln369_reg_753         |   16   |
|         zext_ln375_reg_798         |   15   |
+------------------------------------+--------+
|                Total               |   780  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_146 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_182 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_206 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_218 |  p1  |   2  |  32  |   64   ||    9    |
|      i_reg_290     |  p0  |   2  |   3  |    6   ||    9    |
|   dim_in_reg_302   |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_634     |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_634     |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_643     |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_643     |  p1  |   2  |  15  |   30   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   372  ||   3.87  ||    90   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   231  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   90   |
|  Register |    -   |    -   |   780  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   780  |   321  |
+-----------+--------+--------+--------+--------+
