
*** Running vivado
    with args -log DebUART_xlslice_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DebUART_xlslice_0_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source DebUART_xlslice_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 292.504 ; gain = 82.859
INFO: [Synth 8-638] synthesizing module 'DebUART_xlslice_0_1' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_0_1/synth/DebUART_xlslice_0_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ipshared/c49f/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'DebUART_xlslice_0_1' (2#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_xlslice_0_1/synth/DebUART_xlslice_0_1.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 329.926 ; gain = 120.281
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 329.926 ; gain = 120.281
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 535.785 ; gain = 0.008
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:01:28 . Memory (MB): peak = 535.785 ; gain = 326.141
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:01:28 . Memory (MB): peak = 535.785 ; gain = 326.141
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:01:28 . Memory (MB): peak = 535.785 ; gain = 326.141
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:01:28 . Memory (MB): peak = 535.785 ; gain = 326.141
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:29 . Memory (MB): peak = 535.785 ; gain = 326.141
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:48 . Memory (MB): peak = 567.543 ; gain = 357.898
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:52 . Memory (MB): peak = 567.543 ; gain = 357.898
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:56 . Memory (MB): peak = 577.250 ; gain = 367.605
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:02:00 . Memory (MB): peak = 577.250 ; gain = 367.605
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:02:00 . Memory (MB): peak = 577.250 ; gain = 367.605
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:02:01 . Memory (MB): peak = 577.250 ; gain = 367.605
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:02:01 . Memory (MB): peak = 577.250 ; gain = 367.605
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:02:01 . Memory (MB): peak = 577.250 ; gain = 367.605
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:02:02 . Memory (MB): peak = 577.250 ; gain = 367.605

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:02:03 . Memory (MB): peak = 577.250 ; gain = 367.605
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:02:04 . Memory (MB): peak = 592.340 ; gain = 376.953
