19:06:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
19:06:25 INFO  : XSCT server has started successfully.
19:06:26 INFO  : Successfully done setting XSCT server connection channel  
19:06:26 INFO  : plnx-install-location is set to ''
19:06:26 INFO  : Successfully done query RDI_DATADIR 
19:06:26 INFO  : Successfully done setting workspace for the tool. 
19:06:26 INFO  : Registering command handlers for Vitis TCF services
19:09:27 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:09:27 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:19:11 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
18:30:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
18:30:48 INFO  : Registering command handlers for Vitis TCF services
18:30:48 INFO  : XSCT server has started successfully.
18:30:48 INFO  : Successfully done setting XSCT server connection channel  
18:30:48 INFO  : plnx-install-location is set to ''
18:30:49 INFO  : Successfully done setting workspace for the tool. 
18:30:49 INFO  : Successfully done query RDI_DATADIR 
18:31:00 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
18:31:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa is already opened

09:31:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
09:31:12 INFO  : Registering command handlers for Vitis TCF services
09:31:12 INFO  : XSCT server has started successfully.
09:31:12 INFO  : plnx-install-location is set to ''
09:31:12 INFO  : Successfully done setting XSCT server connection channel  
09:31:12 INFO  : Successfully done query RDI_DATADIR 
09:31:12 INFO  : Successfully done setting workspace for the tool. 
09:31:44 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
09:31:44 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:22:48 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
12:22:50 INFO  : Registering command handlers for Vitis TCF services
12:22:50 INFO  : XSCT server has started successfully.
12:22:50 INFO  : Successfully done setting XSCT server connection channel  
12:22:50 INFO  : plnx-install-location is set to ''
12:22:50 INFO  : Successfully done setting workspace for the tool. 
12:22:50 INFO  : Successfully done query RDI_DATADIR 
12:23:02 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:23:02 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:34:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:10 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:38:10 INFO  : No changes in MSS file content so sources will not be generated.
12:42:10 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:42:10 INFO  : No changes in MSS file content so sources will not be generated.
12:50:23 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:53:45 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:54:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:38 ERROR : Failed to connect to hardware server on host 'local' and port '3121'.
Reason: Name or service not known
13:01:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:46 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
20:50:48 INFO  : XSCT server has started successfully.
20:50:48 INFO  : Registering command handlers for Vitis TCF services
20:50:48 INFO  : plnx-install-location is set to ''
20:50:48 INFO  : Successfully done setting XSCT server connection channel  
20:50:48 INFO  : Successfully done query RDI_DATADIR 
20:50:48 INFO  : Successfully done setting workspace for the tool. 
20:51:24 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:51:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:54 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:56:53 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
21:02:34 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
21:02:27 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
21:02:27 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
06:07:03 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
19:15:39 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
19:15:41 INFO  : Registering command handlers for Vitis TCF services
19:15:41 INFO  : XSCT server has started successfully.
19:15:41 INFO  : Successfully done setting XSCT server connection channel  
19:15:45 INFO  : plnx-install-location is set to ''
19:15:45 INFO  : Successfully done setting workspace for the tool. 
19:15:45 INFO  : Successfully done query RDI_DATADIR 
19:15:46 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:15:46 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:16:42 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
18:19:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
18:19:58 INFO  : XSCT server has started successfully.
18:19:59 INFO  : Successfully done setting XSCT server connection channel  
18:19:59 INFO  : Registering command handlers for Vitis TCF services
18:20:01 INFO  : plnx-install-location is set to ''
18:20:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

18:20:03 INFO  : Successfully done setting workspace for the tool. 
18:20:03 INFO  : Successfully done query RDI_DATADIR 
18:20:03 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:20:03 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:44 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
19:22:46 INFO  : Registering command handlers for Vitis TCF services
19:22:46 INFO  : XSCT server has started successfully.
19:22:46 INFO  : plnx-install-location is set to ''
19:22:46 INFO  : Successfully done setting XSCT server connection channel  
19:22:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

19:22:50 INFO  : Successfully done setting workspace for the tool. 
19:22:50 INFO  : Successfully done query RDI_DATADIR 
19:22:50 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:22:50 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
11:46:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
11:46:57 INFO  : Registering command handlers for Vitis TCF services
11:46:58 INFO  : XSCT server has started successfully.
11:47:01 INFO  : Successfully done setting XSCT server connection channel  
11:47:01 INFO  : plnx-install-location is set to ''
11:47:01 INFO  : Successfully done setting workspace for the tool. 
11:47:01 INFO  : Successfully done query RDI_DATADIR 
11:47:02 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
11:47:02 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:31:57 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
18:32:00 INFO  : Registering command handlers for Vitis TCF services
18:32:00 INFO  : XSCT server has started successfully.
18:32:02 INFO  : Successfully done setting XSCT server connection channel  
18:32:03 INFO  : plnx-install-location is set to ''
18:32:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

18:32:05 INFO  : Successfully done query RDI_DATADIR 
18:32:05 INFO  : Successfully done setting workspace for the tool. 
18:32:06 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:32:06 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
09:59:03 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
09:59:05 INFO  : Registering command handlers for Vitis TCF services
09:59:06 INFO  : XSCT server has started successfully.
09:59:10 INFO  : plnx-install-location is set to ''
09:59:10 INFO  : Successfully done setting XSCT server connection channel  
09:59:10 INFO  : Successfully done query RDI_DATADIR 
09:59:10 INFO  : Successfully done setting workspace for the tool. 
09:59:10 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
09:59:10 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:50:04 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
18:50:06 INFO  : XSCT server has started successfully.
18:50:06 INFO  : Successfully done setting XSCT server connection channel  
18:50:06 INFO  : Registering command handlers for Vitis TCF services
18:50:08 INFO  : Successfully done setting workspace for the tool. 
18:50:08 INFO  : plnx-install-location is set to ''
18:50:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

18:50:10 INFO  : Successfully done query RDI_DATADIR 
18:50:10 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:50:10 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:19:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
20:19:44 INFO  : XSCT server has started successfully.
20:19:44 INFO  : plnx-install-location is set to ''
20:19:44 INFO  : Registering command handlers for Vitis TCF services
20:19:44 INFO  : Successfully done setting XSCT server connection channel  
20:19:44 INFO  : Successfully done query RDI_DATADIR 
20:19:44 INFO  : Successfully done setting workspace for the tool. 
20:20:56 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
09:30:37 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
09:30:39 INFO  : Registering command handlers for Vitis TCF services
09:30:40 INFO  : XSCT server has started successfully.
09:30:40 INFO  : plnx-install-location is set to ''
09:30:40 INFO  : Successfully done setting XSCT server connection channel  
09:30:40 INFO  : Successfully done query RDI_DATADIR 
09:30:40 INFO  : Successfully done setting workspace for the tool. 
14:43:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
14:43:11 INFO  : Registering command handlers for Vitis TCF services
14:43:12 INFO  : XSCT server has started successfully.
14:43:12 INFO  : Successfully done setting XSCT server connection channel  
14:43:13 INFO  : plnx-install-location is set to ''
14:43:13 INFO  : Successfully done setting workspace for the tool. 
14:43:13 INFO  : Successfully done query RDI_DATADIR 
14:43:21 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:43:21 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:21:05 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
20:21:08 INFO  : Registering command handlers for Vitis TCF services
20:21:08 INFO  : XSCT server has started successfully.
20:21:08 INFO  : plnx-install-location is set to ''
20:21:08 INFO  : Successfully done setting XSCT server connection channel  
20:21:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

20:21:12 INFO  : Successfully done setting workspace for the tool. 
20:21:12 INFO  : Successfully done query RDI_DATADIR 
20:21:12 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:21:12 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
09:07:37 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
09:07:39 INFO  : XSCT server has started successfully.
09:07:39 INFO  : Successfully done setting XSCT server connection channel  
09:07:40 INFO  : Registering command handlers for Vitis TCF services
09:07:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

09:07:43 INFO  : plnx-install-location is set to ''
09:07:43 INFO  : Successfully done setting workspace for the tool. 
09:07:43 INFO  : Successfully done query RDI_DATADIR 
09:07:43 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
09:07:44 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
09:08:17 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
09:08:33 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
09:08:06 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
09:08:08 INFO  : Registering command handlers for Vitis TCF services
09:08:09 INFO  : XSCT server has started successfully.
09:08:09 INFO  : Successfully done setting XSCT server connection channel  
09:08:11 INFO  : plnx-install-location is set to ''
09:08:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

09:08:13 INFO  : Successfully done setting workspace for the tool. 
09:08:13 INFO  : Successfully done query RDI_DATADIR 
09:08:13 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
09:08:13 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
10:19:14 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
10:19:16 INFO  : XSCT server has started successfully.
10:19:16 INFO  : Registering command handlers for Vitis TCF services
10:19:20 INFO  : plnx-install-location is set to ''
10:19:20 INFO  : Successfully done setting XSCT server connection channel  
10:19:20 INFO  : Successfully done query RDI_DATADIR 
10:19:20 INFO  : Successfully done setting workspace for the tool. 
10:19:21 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:19:21 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:26:57 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
14:27:27 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
09:26:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
09:26:25 INFO  : XSCT server has started successfully.
09:26:25 INFO  : Registering command handlers for Vitis TCF services
09:26:25 INFO  : Successfully done setting XSCT server connection channel  
09:26:26 INFO  : plnx-install-location is set to ''
09:26:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

09:26:29 INFO  : Successfully done setting workspace for the tool. 
09:26:29 INFO  : Successfully done query RDI_DATADIR 
09:26:30 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
09:26:30 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
09:37:23 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
09:37:39 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
09:37:49 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
11:58:37 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:18:00 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:38:38 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:05:10 INFO  : (SwPlatform) Successfully done update_mss 
16:05:10 INFO  : No changes in MSS file content so sources will not be generated.
16:06:00 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:06:35 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:06:35 INFO  : No changes in MSS file content so sources will not be generated.
16:07:04 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:07:04 INFO  : No changes in MSS file content so sources will not be generated.
16:07:35 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
16:07:40 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:07:40 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:07:55 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:07:55 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
16:07:56 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
16:08:19 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:08:19 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
16:08:19 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
16:08:33 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
16:08:35 INFO  : XSCT server has started successfully.
16:08:35 ERROR : Failed to update hardware specification for project 'zynqberry_0'.
Reason: Failed to execute command 'platform config -updatehw {/home/parallels/zynqberry_0/zsys_wrapper.xsa}'. Click on details for more information.
16:09:02 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: Cannot close hw design '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
Design is not opened in the current session.

16:09:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa

16:09:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:09:02 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:09:21 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
16:10:06 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
16:10:08 INFO  : XSCT server has started successfully.
16:10:12 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:10:12 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:11:06 ERROR : (XSDB Server)/tools/Xilinx/Vitis/2019.2/bin/loader: line 280:  2078 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

16:11:06 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
16:11:08 INFO  : XSCT server has started successfully.
16:11:10 ERROR : Internal exception while opening bsp settings dailog.
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getDriversForHwComponent(SwDb.java:588)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.createDriverAssignment(SwDriversPresenter.java:109)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.createDriversFromPlatform(SwDriversPresenter.java:90)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.viewReady(SwDriversPresenter.java:55)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsPresenter.viewReady(BspSettingsPresenter.java:108)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsView.createDialogArea(BspSettingsView.java:134)
	at org.eclipse.jface.dialogs.TitleAreaDialog.createContents(TitleAreaDialog.java:158)
	at org.eclipse.jface.window.Window.create(Window.java:426)
	at org.eclipse.jface.dialogs.Dialog.create(Dialog.java:1096)
	at org.eclipse.jface.window.Window.open(Window.java:783)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsPresenter.open(BspSettingsPresenter.java:96)
	at com.xilinx.sdx.sw.ui.BspSettingsFlow.executeFlowInternal(BspSettingsFlow.java:76)
	at com.xilinx.sdx.sw.ui.BspSettingsFlow.executeFlow(BspSettingsFlow.java:54)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.lambda$5(ScwStandaloneBspSettingsUi.java:187)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:37)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4915)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4521)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:471)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:237)
	at org.eclipse.ui.internal.progress.ProgressManager.lambda$25(ProgressManager.java:820)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:71)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:853)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:829)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.changeBspSettings(ScwStandaloneBspSettingsUi.java:166)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.lambda$2(ScwStandaloneBspSettingsUi.java:124)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:81)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5686)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1370)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4940)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4518)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1471)
16:11:25 ERROR : Error occurred while generating bsp sources for the domain 'zynq_fsbl'.
16:11:37 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:11:37 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
16:11:38 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
16:12:02 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa

16:12:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:12:02 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:12:45 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:12:45 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
16:12:45 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
16:13:32 ERROR : Error occurred while generating bsp sources for the domain 'zynq_fsbl'.
16:13:53 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:13:53 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
16:13:54 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
16:14:59 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:15:26 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa

16:15:26 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:15:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

16:15:27 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
16:15:41 ERROR : Failed to update hardware specification for project 'zynqberry_0'.
Reason: Failed to execute command 'platform config -updatehw {/home/parallels/zynqberry_0/zsys_wrapper.xsa}'. Click on details for more information.
16:16:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

16:16:04 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:16:04 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:16:55 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:16:56 INFO  : Updating application flags with new BSP settings...
16:16:57 INFO  : Successfully updated application flags for project hello_zynqberry.
16:16:57 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:16:57 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
16:16:57 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
16:16:57 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
16:17:02 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
16:17:17 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:08:17 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
20:08:22 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:08:22 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:08:32 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:08:32 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
20:08:32 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
20:09:24 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:09:24 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
20:09:24 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
20:09:43 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:09:43 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
20:09:44 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
20:10:12 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
20:10:15 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

20:10:15 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
20:10:15 ERROR : (XSDB Server)/tools/Xilinx/Vitis/2019.2/bin/loader: line 280:  2645 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

20:10:15 ERROR : Failed to read mss path for 'standalone_domain'.
20:10:27 ERROR : Failed to execute command 'platform read {/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/platform.spr}'. Click on details for more information.
20:10:35 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:10:35 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
20:10:35 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
20:17:44 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
20:17:46 INFO  : XSCT server has started successfully.
20:17:46 ERROR : Failed to update hardware specification for project 'zynqberry_0'.
Reason: Failed to execute command 'platform config -updatehw {/home/parallels/zynqberry_0/zsys_wrapper.xsa}'. Click on details for more information.
20:17:58 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:17:58 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:18:48 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:18:48 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: Cannot close hw design '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
Design is not opened in the current session.

20:18:51 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:18:51 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
20:18:51 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
20:18:51 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:18:56 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
20:19:35 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:07:37 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
08:07:39 INFO  : XSCT server has started successfully.
08:07:39 INFO  : Registering command handlers for Vitis TCF services
08:07:44 INFO  : plnx-install-location is set to ''
08:07:44 INFO  : Successfully done setting XSCT server connection channel  
08:07:44 INFO  : Successfully done query RDI_DATADIR 
08:07:44 INFO  : Successfully done setting workspace for the tool. 
08:07:44 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
08:07:44 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:13:49 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
09:04:50 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
09:04:55 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
09:04:55 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
09:05:07 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
09:05:07 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
09:05:08 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
09:05:37 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
09:05:41 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

09:05:41 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
09:05:41 ERROR : (XSDB Server)/tools/Xilinx/Vitis/2019.2/bin/loader: line 280:  7877 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

09:05:41 ERROR : Failed to read mss path for 'standalone_domain'.
09:05:43 ERROR : Failed to execute command 'platform read {/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/platform.spr}'. Click on details for more information.
09:17:01 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
09:17:01 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
09:17:01 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
09:17:33 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
09:17:35 INFO  : XSCT server has started successfully.
09:17:35 ERROR : Failed to update hardware specification for project 'zynqberry_0'.
Reason: Failed to execute command 'platform config -updatehw {/home/parallels/zynqberry_0/zsys_wrapper.xsa}'. Click on details for more information.
09:17:44 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
09:17:44 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
09:19:13 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
09:19:13 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: Cannot close hw design '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
Design is not opened in the current session.

09:19:16 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
09:19:16 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
09:19:16 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
09:19:16 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
09:19:20 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
09:19:48 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:15:29 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
08:15:31 INFO  : Registering command handlers for Vitis TCF services
08:15:32 INFO  : XSCT server has started successfully.
08:15:32 INFO  : Successfully done setting XSCT server connection channel  
08:15:35 INFO  : plnx-install-location is set to ''
08:15:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

08:15:37 INFO  : Successfully done setting workspace for the tool. 
08:15:37 INFO  : Successfully done query RDI_DATADIR 
08:15:37 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
08:15:37 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:16:11 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:16:55 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
09:36:33 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
10:34:39 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
10:34:44 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:34:44 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
10:34:56 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
10:34:56 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
10:34:56 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
10:35:22 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
10:35:22 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
10:35:23 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
10:36:40 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
10:36:40 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
10:36:40 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
10:37:01 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
10:37:01 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
10:37:01 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
10:39:06 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
10:39:06 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
10:39:07 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
10:39:19 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
10:39:22 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

10:39:22 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
10:39:22 ERROR : (XSDB Server)/tools/Xilinx/Vitis/2019.2/bin/loader: line 280: 29606 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

10:39:22 ERROR : Failed to read mss path for 'standalone_domain'.
10:39:23 ERROR : Failed to execute command 'platform read {/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/platform.spr}'. Click on details for more information.
10:40:05 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
10:40:05 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
10:40:05 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
10:40:43 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
10:40:43 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
10:40:43 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
10:46:42 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
10:46:42 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
10:46:42 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
10:46:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
10:46:58 INFO  : XSCT server has started successfully.
10:47:02 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
10:47:02 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
10:48:29 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: Cannot close hw design '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
Design is not opened in the current session.

10:48:42 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

10:49:09 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
10:49:11 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:49:11 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
10:49:11 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
10:49:11 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
10:49:16 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
13:59:33 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
14:26:11 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:26:11 INFO  : No changes in MSS file content so sources will not be generated.
15:13:41 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
15:13:46 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:13:46 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:14:40 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:14:40 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
15:14:40 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:15:54 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:15:54 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
15:15:54 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:17:43 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:17:43 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
15:17:44 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:19:18 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
15:19:21 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

15:19:21 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
15:19:21 ERROR : (XSDB Server)/tools/Xilinx/Vitis/2019.2/bin/loader: line 280:  2119 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

15:19:21 ERROR : Failed to read mss path for 'standalone_domain'.
15:19:23 ERROR : Failed to execute command 'platform read {/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/platform.spr}'. Click on details for more information.
15:28:37 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:28:37 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
15:28:38 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:33:09 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
15:33:11 INFO  : XSCT server has started successfully.
15:33:11 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: Cannot close hw design '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
Design is not opened in the current session.

15:33:11 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa

15:33:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

15:33:11 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:33:18 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:33:18 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
15:33:18 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:33:30 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:33:30 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
15:33:30 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:33:38 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:33:38 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
15:33:38 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:33:47 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:33:47 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
15:33:47 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:34:05 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:34:05 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
15:34:05 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:34:41 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
15:34:43 INFO  : XSCT server has started successfully.
15:34:43 INFO  : Registering command handlers for Vitis TCF services
15:34:44 INFO  : Successfully done setting XSCT server connection channel  
15:34:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

15:34:46 INFO  : plnx-install-location is set to ''
15:34:46 INFO  : Successfully done query RDI_DATADIR 
15:34:46 INFO  : Successfully done setting workspace for the tool. 
15:34:47 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:34:47 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:35:08 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:35:11 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:35:11 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
15:35:11 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
15:35:11 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:35:15 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
07:45:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
07:45:57 INFO  : Registering command handlers for Vitis TCF services
07:45:58 INFO  : XSCT server has started successfully.
07:45:59 INFO  : plnx-install-location is set to ''
07:46:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

07:46:02 INFO  : Successfully done setting XSCT server connection channel  
07:46:02 INFO  : Successfully done query RDI_DATADIR 
07:46:02 INFO  : Successfully done setting workspace for the tool. 
07:46:02 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
07:46:02 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
09:59:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
09:59:12 INFO  : Registering command handlers for Vitis TCF services
09:59:12 INFO  : XSCT server has started successfully.
09:59:12 INFO  : plnx-install-location is set to ''
09:59:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

09:59:15 INFO  : Successfully done setting XSCT server connection channel  
09:59:15 INFO  : Successfully done query RDI_DATADIR 
09:59:15 INFO  : Successfully done setting workspace for the tool. 
09:59:16 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
09:59:16 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
10:31:42 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:25:34 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
12:25:36 INFO  : Registering command handlers for Vitis TCF services
12:25:36 INFO  : XSCT server has started successfully.
12:25:39 INFO  : plnx-install-location is set to ''
12:25:39 INFO  : Successfully done setting XSCT server connection channel  
12:25:39 INFO  : Successfully done query RDI_DATADIR 
12:25:39 INFO  : Successfully done setting workspace for the tool. 
12:25:40 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:25:40 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:26:08 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:27:01 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
12:27:06 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:27:06 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:27:15 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:27:15 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:27:16 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
12:28:23 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:28:23 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:28:23 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
12:31:27 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:31:27 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:31:27 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
12:32:19 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:32:19 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:32:19 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
12:32:39 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
12:32:42 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

12:32:42 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
12:32:42 ERROR : (XSDB Server)/tools/Xilinx/Vitis/2019.2/bin/loader: line 280: 11114 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

12:32:42 ERROR : Failed to read mss path for 'standalone_domain'.
12:32:49 ERROR : Failed to execute command 'platform read {/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/platform.spr}'. Click on details for more information.
12:34:03 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:34:03 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:34:04 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
12:35:09 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:35:09 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:35:09 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
12:37:24 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:37:24 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:37:25 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
12:38:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
12:38:14 INFO  : Registering command handlers for Vitis TCF services
12:38:14 INFO  : XSCT server has started successfully.
12:38:14 INFO  : Successfully done setting XSCT server connection channel  
12:38:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

12:38:18 INFO  : plnx-install-location is set to ''
12:38:18 INFO  : Successfully done query RDI_DATADIR 
12:38:18 INFO  : Successfully done setting workspace for the tool. 
12:38:18 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:38:18 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:38:40 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:38:42 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:38:42 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
12:38:42 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
12:38:42 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:38:47 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
18:29:51 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
18:29:56 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:29:56 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:30:28 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
18:30:28 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
18:30:29 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
18:30:52 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
18:30:58 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:30:58 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:13:09 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:13:09 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
20:13:10 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
20:14:44 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:14:44 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
20:14:44 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
20:14:54 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:14:54 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
20:14:54 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
20:15:00 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
20:15:02 INFO  : XSCT server has started successfully.
20:15:02 ERROR : Failed to update hardware specification for project 'zynqberry_0'.
Reason: Failed to execute command 'platform config -updatehw {/home/parallels/zynqberry_0/zsys_wrapper.xsa}'. Click on details for more information.
20:15:31 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
20:15:47 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:15:47 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
20:15:48 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
20:17:19 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:17:19 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
20:17:19 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
20:19:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
20:19:04 INFO  : XSCT server has started successfully.
20:19:04 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: Cannot close hw design '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
Design is not opened in the current session.

20:19:04 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa

20:19:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

20:19:04 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:19:10 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:19:10 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
20:19:11 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
20:22:10 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:22:10 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
20:22:10 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
20:22:55 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
20:22:57 INFO  : Updating application flags with new BSP settings...
20:22:57 INFO  : Successfully updated application flags for project hello_zynqberry.
20:22:57 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:22:57 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
20:22:57 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
20:22:57 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
20:23:02 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
20:36:58 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:36:58 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
07:54:55 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
07:54:57 INFO  : XSCT server has started successfully.
07:54:57 INFO  : plnx-install-location is set to ''
07:54:57 INFO  : Registering command handlers for Vitis TCF services
07:54:58 INFO  : Successfully done setting XSCT server connection channel  
07:55:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

07:55:01 INFO  : Successfully done setting workspace for the tool. 
07:55:01 INFO  : Successfully done query RDI_DATADIR 
07:55:02 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
07:55:02 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
07:58:25 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
07:58:30 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
07:58:30 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:00:31 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:00:31 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:00:31 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:01:08 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:01:08 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:01:08 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:01:27 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:01:27 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:01:27 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:02:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
08:02:12 INFO  : XSCT server has started successfully.
08:02:12 ERROR : Failed to update hardware specification for project 'zynqberry_0'.
Reason: Failed to execute command 'platform config -updatehw {/home/parallels/zynqberry_0/zsys_wrapper.xsa}'. Click on details for more information.
08:02:31 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
08:05:01 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:05:01 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:05:01 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:07:24 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:07:24 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:07:25 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:07:37 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:07:37 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:07:37 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:08:04 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:08:04 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:08:05 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:08:31 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:08:31 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:08:31 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:09:28 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:09:28 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:09:28 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:09:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
08:09:47 INFO  : XSCT server has started successfully.
08:10:01 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
08:10:10 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
08:10:10 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:10:19 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:10:19 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:10:19 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:10:29 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:10:29 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:10:29 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:10:33 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
08:10:35 INFO  : XSCT server has started successfully.
08:10:35 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa

08:10:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1451] Error: running open_hw_design.

08:10:35 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:11:09 ERROR : (XSDB Server)ERROR: [HDF 64-5] File not found - /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa
ERROR: [Hsi 55-1451] Error: running open_hw_design.

08:11:09 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

08:11:16 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:11:16 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:11:17 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:11:33 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:11:33 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:11:34 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:11:43 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:11:43 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:11:43 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:13:41 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:13:41 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:13:41 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:14:06 ERROR : Failed to update hardware specification for project 'zynqberry_0'.
Reason: Failed to execute command 'platform config -updatehw {/home/parallels/zynqberry_0/zsys_wrapper.xsa}'. Click on details for more information.
08:14:27 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
08:14:40 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:14:40 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:14:40 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:15:54 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
08:15:56 INFO  : XSCT server has started successfully.
08:16:01 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
08:16:03 INFO  : XSCT server has started successfully.
08:16:03 ERROR : Failed to sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
Reason: No active platform present.
08:16:05 ERROR : Failed to sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
Reason: No active platform present.
08:17:52 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:17:52 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
08:17:52 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
08:19:41 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
08:19:43 INFO  : Registering command handlers for Vitis TCF services
08:19:43 INFO  : XSCT server has started successfully.
08:19:43 INFO  : plnx-install-location is set to ''
08:19:43 INFO  : Successfully done setting XSCT server connection channel  
08:19:47 INFO  : Successfully done setting workspace for the tool. 
08:19:47 INFO  : Successfully done query RDI_DATADIR 
08:19:47 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
08:19:47 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:21:16 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
08:21:18 INFO  : Updating application flags with new BSP settings...
08:21:18 INFO  : Successfully updated application flags for project hello_zynqberry.
08:21:19 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
08:21:19 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
08:21:19 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
08:21:19 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
08:21:24 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
08:21:41 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:59:57 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
12:59:59 INFO  : XSCT server has started successfully.
12:59:59 INFO  : plnx-install-location is set to ''
12:59:59 INFO  : Successfully done query RDI_DATADIR 
12:59:59 INFO  : Successfully done setting XSCT server connection channel  
12:59:59 INFO  : Successfully done setting workspace for the tool. 
12:59:59 INFO  : Registering command handlers for Vitis TCF services
13:00:43 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
13:00:43 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:00:51 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:01:40 INFO  : (SwPlatform) Successfully done update_mss 
13:01:40 INFO  : No changes in MSS file content so sources will not be generated.
13:01:57 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:03:20 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
13:03:25 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
13:03:25 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:03:41 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:03:41 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
13:03:42 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
13:04:41 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:04:41 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
13:04:42 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
13:05:09 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:05:09 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
13:05:09 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
13:07:00 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:07:00 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
13:07:01 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
13:29:06 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:29:06 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
13:29:06 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
13:29:17 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
13:29:20 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

13:29:20 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
13:29:20 ERROR : (XSDB Server)/tools/Xilinx/Vitis/2019.2/bin/loader: line 280:  9298 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

13:29:20 ERROR : Failed to read mss path for 'standalone_domain'.
14:38:53 ERROR : Failed to execute command 'platform read {/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/platform.spr}'. Click on details for more information.
14:39:03 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
14:39:03 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
14:39:03 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
14:43:43 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
14:43:45 INFO  : XSCT server has started successfully.
14:43:45 ERROR : Failed to update hardware specification for project 'zynqberry_0'.
Reason: Failed to execute command 'platform config -updatehw {/home/parallels/zynqberry_0/zsys_wrapper.xsa}'. Click on details for more information.
14:45:21 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
14:45:21 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
14:45:21 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
14:45:30 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:45:30 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:45:58 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
14:45:58 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: Cannot close hw design '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
Design is not opened in the current session.

14:46:00 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:46:00 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
14:46:00 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
14:46:00 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:46:06 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
14:46:49 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
14:47:48 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
14:49:13 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
14:49:15 INFO  : XSCT server has started successfully.
14:49:15 INFO  : Successfully done setting XSCT server connection channel  
14:49:15 INFO  : Registering command handlers for Vitis TCF services
14:49:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

14:49:18 INFO  : plnx-install-location is set to ''
14:49:18 INFO  : Successfully done setting workspace for the tool. 
14:49:18 INFO  : Successfully done query RDI_DATADIR 
14:49:19 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:49:19 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:49:28 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
14:51:22 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
14:51:28 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:51:28 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:51:40 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
14:51:40 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
14:51:41 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
14:55:02 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:55:04 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
14:55:07 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:55:26 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
14:55:29 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

14:55:29 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
14:55:29 ERROR : (XSDB Server)/tools/Xilinx/Vitis/2019.2/bin/loader: line 280: 25604 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

14:55:29 ERROR : Failed to read mss path for 'standalone_domain'.
14:55:32 ERROR : Failed to execute command 'platform read {/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/platform.spr}'. Click on details for more information.
14:57:22 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
14:57:22 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
14:57:23 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:28:33 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
15:28:35 INFO  : XSCT server has started successfully.
15:28:35 ERROR : Failed to update hardware specification for project 'zynqberry_0'.
Reason: Failed to execute command 'platform config -updatehw {/home/parallels/zynqberry_0/zsys_wrapper.xsa}'. Click on details for more information.
15:28:55 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:28:55 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
15:28:55 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:30:13 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:30:13 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
15:30:14 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:34:32 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:34:32 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
15:34:32 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
15:34:48 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
15:35:08 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:35:10 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:35:10 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
15:35:10 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
15:35:10 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
15:35:14 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
16:01:43 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:01:43 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:02:00 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
16:02:05 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:02:05 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:09:53 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:09:53 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
16:09:54 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
16:10:24 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:10:24 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
16:10:24 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
12:31:05 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
12:31:07 INFO  : XSCT server has started successfully.
12:31:07 INFO  : Successfully done setting XSCT server connection channel  
12:31:07 INFO  : Registering command handlers for Vitis TCF services
12:31:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

12:31:11 INFO  : plnx-install-location is set to ''
12:31:11 INFO  : Successfully done setting workspace for the tool. 
12:31:11 INFO  : Successfully done query RDI_DATADIR 
12:31:11 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:31:12 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:31:34 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
12:31:38 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:31:38 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:32:03 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:32:03 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:32:50 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:32:50 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:33:02 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
12:33:05 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

12:33:05 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
12:33:05 ERROR : (XSDB Server)/tools/Xilinx/Vitis/2019.2/bin/loader: line 280:  6286 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

12:33:05 ERROR : Failed to read mss path for 'standalone_domain'.
12:33:08 ERROR : Failed to execute command 'platform read {/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/platform.spr}'. Click on details for more information.
12:33:15 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:33:15 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:33:52 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:33:52 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:34:04 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
12:34:06 INFO  : XSCT server has started successfully.
12:34:06 ERROR : Failed to update hardware specification for project 'zynqberry_0'.
Reason: Failed to execute command 'platform config -updatehw {/home/parallels/zynqberry_0/zsys_wrapper.xsa}'. Click on details for more information.
12:34:19 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:34:19 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:34:48 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:34:48 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:35:37 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:35:37 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:40:14 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:40:14 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:40:17 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:40:17 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:40:54 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:40:54 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:41:12 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:41:12 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:41:19 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:41:19 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:43:10 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:43:10 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:43:28 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
12:43:32 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:43:32 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:45:25 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:45:25 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:45:56 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:45:56 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:46:40 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:46:40 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:47:42 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:47:42 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:47:48 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:47:48 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:48:28 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:48:28 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:48:53 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
12:48:56 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

12:48:56 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
12:48:56 ERROR : (XSDB Server)/tools/Xilinx/Vitis/2019.2/bin/loader: line 280:  9625 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

12:48:56 ERROR : Failed to read mss path for 'standalone_domain'.
12:49:00 ERROR : Failed to execute command 'platform read {/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/platform.spr}'. Click on details for more information.
12:50:18 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:50:18 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:50:33 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:50:33 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:51:16 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:51:16 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:51:56 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:51:56 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
12:52:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
12:52:20 INFO  : Registering command handlers for Vitis TCF services
12:52:20 INFO  : XSCT server has started successfully.
12:52:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

12:52:24 INFO  : plnx-install-location is set to ''
12:52:24 INFO  : Successfully done setting XSCT server connection channel  
12:52:24 INFO  : Successfully done query RDI_DATADIR 
12:52:24 INFO  : Successfully done setting workspace for the tool. 
12:52:24 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:52:24 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:52:56 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:52:58 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:52:58 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
12:52:58 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
12:52:58 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
12:53:03 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
12:53:55 INFO  : (SwPlatform) Successfully done update_mss 
12:53:55 INFO  : No changes in MSS file content so sources will not be generated.
12:56:34 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
12:58:27 INFO  : Example project xspips_selftest_example_1 has been created successfully.
12:59:34 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:04:37 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:04:43 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:12:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:15 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
13:12:15 INFO  : 'jtag frequency' command is executed.
13:12:15 INFO  : Context for 'APU' is selected.
13:12:15 INFO  : System reset is completed.
13:12:18 INFO  : 'after 3000' command is executed.
13:12:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
13:12:18 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit"
13:12:18 INFO  : Context for 'APU' is selected.
13:12:19 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
13:12:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:19 INFO  : Context for 'APU' is selected.
13:12:19 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
13:12:19 INFO  : 'ps7_init' command is executed.
13:12:19 INFO  : 'ps7_post_config' command is executed.
13:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:20 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:20 INFO  : Memory regions updated for context APU
13:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:20 INFO  : 'con' command is executed.
13:12:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:12:20 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/debugger_xspips_selftest_example_1-default.tcl'
13:14:10 INFO  : Disconnected from the channel tcfchan#8.
13:14:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:11 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
13:14:11 INFO  : 'jtag frequency' command is executed.
13:14:11 INFO  : Context for 'APU' is selected.
13:14:11 INFO  : System reset is completed.
13:14:14 INFO  : 'after 3000' command is executed.
13:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
13:14:15 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit"
13:14:15 INFO  : Context for 'APU' is selected.
13:14:15 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
13:14:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:15 INFO  : Context for 'APU' is selected.
13:14:15 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
13:14:15 INFO  : 'ps7_init' command is executed.
13:14:15 INFO  : 'ps7_post_config' command is executed.
13:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:15 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:16 INFO  : Memory regions updated for context APU
13:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:16 INFO  : 'con' command is executed.
13:14:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:14:16 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_system_bsp_example_1_standalone.tcl'
13:17:22 INFO  : Disconnected from the channel tcfchan#9.
13:17:45 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:17:52 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:22 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
13:18:22 INFO  : 'jtag frequency' command is executed.
13:18:22 INFO  : Context for 'APU' is selected.
13:18:22 INFO  : System reset is completed.
13:18:25 INFO  : 'after 3000' command is executed.
13:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
13:18:26 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit"
13:18:26 INFO  : Context for 'APU' is selected.
13:18:26 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
13:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:26 INFO  : Context for 'APU' is selected.
13:18:26 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
13:18:27 INFO  : 'ps7_init' command is executed.
13:18:27 INFO  : 'ps7_post_config' command is executed.
13:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:27 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:27 INFO  : Memory regions updated for context APU
13:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:27 INFO  : 'con' command is executed.
13:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:27 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_system_bsp_example_1_standalone.tcl'
13:28:40 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:28:46 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:29:22 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:29:28 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:29:52 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:29:59 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:30:14 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:30:20 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:30:39 INFO  : Disconnected from the channel tcfchan#12.
13:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:39 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
13:30:39 INFO  : 'jtag frequency' command is executed.
13:30:39 INFO  : Context for 'APU' is selected.
13:30:39 INFO  : System reset is completed.
13:30:42 INFO  : 'after 3000' command is executed.
13:30:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
13:30:43 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit"
13:30:43 INFO  : Context for 'APU' is selected.
13:30:43 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
13:30:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:43 INFO  : Context for 'APU' is selected.
13:30:43 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
13:30:44 INFO  : 'ps7_init' command is executed.
13:30:44 INFO  : 'ps7_post_config' command is executed.
13:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:44 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:44 INFO  : Memory regions updated for context APU
13:30:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:44 INFO  : 'con' command is executed.
13:30:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:30:44 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_system_bsp_example_1_standalone.tcl'
13:31:05 INFO  : Disconnected from the channel tcfchan#21.
13:32:37 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:32:43 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:01 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
13:33:01 INFO  : 'jtag frequency' command is executed.
13:33:01 INFO  : Context for 'APU' is selected.
13:33:01 INFO  : System reset is completed.
13:33:04 INFO  : 'after 3000' command is executed.
13:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
13:33:05 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit"
13:33:05 INFO  : Context for 'APU' is selected.
13:33:05 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
13:33:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:05 INFO  : Context for 'APU' is selected.
13:33:05 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
13:33:05 INFO  : 'ps7_init' command is executed.
13:33:06 INFO  : 'ps7_post_config' command is executed.
13:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:06 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:06 INFO  : Memory regions updated for context APU
13:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:06 INFO  : 'con' command is executed.
13:33:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:06 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_system_bsp_example_1_standalone.tcl'
13:35:00 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:35:06 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:35:44 INFO  : Disconnected from the channel tcfchan#24.
13:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:44 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
13:35:44 INFO  : 'jtag frequency' command is executed.
13:35:44 INFO  : Context for 'APU' is selected.
13:35:45 INFO  : System reset is completed.
13:35:48 INFO  : 'after 3000' command is executed.
13:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
13:35:48 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit"
13:35:48 INFO  : Context for 'APU' is selected.
13:35:48 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
13:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:48 INFO  : Context for 'APU' is selected.
13:35:48 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
13:35:49 INFO  : 'ps7_init' command is executed.
13:35:49 INFO  : 'ps7_post_config' command is executed.
13:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:49 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:49 INFO  : Memory regions updated for context APU
13:35:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:49 INFO  : 'con' command is executed.
13:35:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:35:49 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_system_bsp_example_1_standalone.tcl'
13:36:16 INFO  : Disconnected from the channel tcfchan#27.
13:36:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:25 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
13:36:25 INFO  : 'jtag frequency' command is executed.
13:36:25 INFO  : Context for 'APU' is selected.
13:36:25 INFO  : System reset is completed.
13:36:28 INFO  : 'after 3000' command is executed.
13:36:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
13:36:29 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit"
13:36:29 INFO  : Context for 'APU' is selected.
13:36:29 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
13:36:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:29 INFO  : Context for 'APU' is selected.
13:36:29 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
13:36:30 INFO  : 'ps7_init' command is executed.
13:36:30 INFO  : 'ps7_post_config' command is executed.
13:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:30 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:30 INFO  : Memory regions updated for context APU
13:36:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:30 INFO  : 'con' command is executed.
13:36:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:36:30 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_system_bsp_example_1_standalone.tcl'
13:38:30 INFO  : Disconnected from the channel tcfchan#28.
13:38:56 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:39:02 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:39:21 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:39:28 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:50 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
13:39:50 INFO  : 'jtag frequency' command is executed.
13:39:50 INFO  : Context for 'APU' is selected.
13:39:50 INFO  : System reset is completed.
13:39:53 INFO  : 'after 3000' command is executed.
13:39:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
13:39:54 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit"
13:39:54 INFO  : Context for 'APU' is selected.
13:39:54 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
13:39:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:54 INFO  : Context for 'APU' is selected.
13:39:54 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
13:39:55 INFO  : 'ps7_init' command is executed.
13:39:55 INFO  : 'ps7_post_config' command is executed.
13:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:55 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:55 INFO  : Memory regions updated for context APU
13:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:55 INFO  : 'con' command is executed.
13:39:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:39:55 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_system_bsp_example_1_standalone.tcl'
13:41:46 INFO  : Disconnected from the channel tcfchan#33.
13:41:57 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:42:04 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:44:20 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
13:44:27 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
13:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:53 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
13:44:53 INFO  : 'jtag frequency' command is executed.
13:44:53 INFO  : Context for 'APU' is selected.
13:44:53 INFO  : System reset is completed.
13:44:56 INFO  : 'after 3000' command is executed.
13:44:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
13:44:57 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit"
13:44:57 INFO  : Context for 'APU' is selected.
13:44:57 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
13:44:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:57 INFO  : Context for 'APU' is selected.
13:44:57 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
13:44:58 INFO  : 'ps7_init' command is executed.
13:44:58 INFO  : 'ps7_post_config' command is executed.
13:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:58 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:58 INFO  : Memory regions updated for context APU
13:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:58 INFO  : 'con' command is executed.
13:44:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:44:58 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_system_bsp_example_1_standalone.tcl'
13:48:10 INFO  : Disconnected from the channel tcfchan#38.
14:05:56 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
14:06:04 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:06:04 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:16:02 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
14:16:02 ERROR : Failed to get platform details for the project 'xspips_selftest_example_1'. Cannot sync application flags.
14:16:03 ERROR : Failed to compute checksum of hardware specification file used by project 'xspips_selftest_example_1'
14:16:03 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
14:16:03 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
14:16:03 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
14:16:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
14:16:34 INFO  : Registering command handlers for Vitis TCF services
14:16:35 INFO  : XSCT server has started successfully.
14:16:35 INFO  : plnx-install-location is set to ''
14:16:40 INFO  : Successfully done setting XSCT server connection channel  
14:16:40 INFO  : Successfully done query RDI_DATADIR 
14:16:40 INFO  : Successfully done setting workspace for the tool. 
14:16:40 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:16:41 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:20:10 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
14:20:13 INFO  : The hardware specfication used by project 'xspips_selftest_example_1' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:20:13 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
14:20:13 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream' in project 'xspips_selftest_example_1'.
14:20:13 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:20:19 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit' in project 'xspips_selftest_example_1'.
14:20:26 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
14:20:26 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:20:26 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
14:20:26 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
14:20:26 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
14:20:33 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
14:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:21 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
14:49:21 INFO  : 'jtag frequency' command is executed.
14:49:21 INFO  : Context for 'APU' is selected.
14:49:21 INFO  : System reset is completed.
14:49:24 INFO  : 'after 3000' command is executed.
14:49:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
14:49:25 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit"
14:49:25 INFO  : Context for 'APU' is selected.
14:49:25 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
14:49:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:25 INFO  : Context for 'APU' is selected.
14:49:25 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
14:49:26 INFO  : 'ps7_init' command is executed.
14:49:26 INFO  : 'ps7_post_config' command is executed.
14:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:26 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:26 INFO  : Memory regions updated for context APU
14:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:26 INFO  : 'con' command is executed.
14:49:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:26 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_system_bsp_example_1_standalone.tcl'
14:51:36 INFO  : Disconnected from the channel tcfchan#4.
14:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:16 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
14:53:16 INFO  : 'jtag frequency' command is executed.
14:53:17 INFO  : Context for 'APU' is selected.
14:53:17 INFO  : System reset is completed.
14:53:20 INFO  : 'after 3000' command is executed.
14:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
14:53:20 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit"
14:53:20 INFO  : Context for 'APU' is selected.
14:53:20 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
14:53:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:20 INFO  : Context for 'APU' is selected.
14:53:20 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
14:53:21 INFO  : 'ps7_init' command is executed.
14:53:21 INFO  : 'ps7_post_config' command is executed.
14:53:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:22 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:22 INFO  : Memory regions updated for context APU
14:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:22 INFO  : 'con' command is executed.
14:53:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:53:22 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_system_bsp_example_1_standalone.tcl'
14:55:41 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
14:55:46 INFO  : Disconnected from the channel tcfchan#5.
14:55:48 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:00:21 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
15:00:27 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:00:58 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
15:01:05 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:39 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
15:01:39 INFO  : 'jtag frequency' command is executed.
15:01:39 INFO  : Context for 'APU' is selected.
15:01:39 INFO  : System reset is completed.
15:01:42 INFO  : 'after 3000' command is executed.
15:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
15:01:43 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit"
15:01:43 INFO  : Context for 'APU' is selected.
15:01:43 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
15:01:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:43 INFO  : Context for 'APU' is selected.
15:01:43 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl' is done.
15:01:44 INFO  : 'ps7_init' command is executed.
15:01:44 INFO  : 'ps7_post_config' command is executed.
15:01:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:44 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/xspips_selftest_example_1/Debug/xspips_selftest_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:44 INFO  : Memory regions updated for context APU
15:01:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:44 INFO  : 'con' command is executed.
15:01:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:01:44 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_system_bsp_example_1_standalone.tcl'
15:05:27 INFO  : Disconnected from the channel tcfchan#12.
15:13:09 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
15:13:15 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:14:30 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
15:14:37 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:19:09 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
15:19:16 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:20:42 INFO  : Checking for BSP changes to sync application flags for project 'xspips_selftest_example_1'...
15:20:48 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:21:14 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:22 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
15:23:22 INFO  : 'jtag frequency' command is executed.
15:23:22 INFO  : Context for 'APU' is selected.
15:23:22 INFO  : System reset is completed.
15:23:25 INFO  : 'after 3000' command is executed.
15:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
15:23:26 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit"
15:23:26 INFO  : Context for 'APU' is selected.
15:23:26 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
15:23:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:26 INFO  : Context for 'APU' is selected.
15:23:26 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' is done.
15:23:27 INFO  : 'ps7_init' command is executed.
15:23:27 INFO  : 'ps7_post_config' command is executed.
15:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:27 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:27 INFO  : Memory regions updated for context APU
15:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:27 INFO  : 'con' command is executed.
15:23:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:23:27 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_zynqberry_system_standalone.tcl'
15:25:02 INFO  : Disconnected from the channel tcfchan#22.
15:25:22 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:26:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:43 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
15:26:43 INFO  : 'jtag frequency' command is executed.
15:26:43 INFO  : Context for 'APU' is selected.
15:26:43 INFO  : System reset is completed.
15:26:46 INFO  : 'after 3000' command is executed.
15:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
15:26:47 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit"
15:26:47 INFO  : Context for 'APU' is selected.
15:26:47 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
15:26:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:47 INFO  : Context for 'APU' is selected.
15:26:47 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' is done.
15:26:47 INFO  : 'ps7_init' command is executed.
15:26:47 INFO  : 'ps7_post_config' command is executed.
15:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:48 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:48 INFO  : Memory regions updated for context APU
15:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:48 INFO  : 'con' command is executed.
15:26:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:48 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_zynqberry_system_standalone.tcl'
15:28:24 INFO  : Disconnected from the channel tcfchan#24.
15:28:37 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:56 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
15:28:56 INFO  : 'jtag frequency' command is executed.
15:28:56 INFO  : Context for 'APU' is selected.
15:28:56 INFO  : System reset is completed.
15:28:59 INFO  : 'after 3000' command is executed.
15:29:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
15:29:00 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit"
15:29:00 INFO  : Context for 'APU' is selected.
15:29:00 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
15:29:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:00 INFO  : Context for 'APU' is selected.
15:29:00 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' is done.
15:29:01 INFO  : 'ps7_init' command is executed.
15:29:01 INFO  : 'ps7_post_config' command is executed.
15:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:01 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:01 INFO  : Memory regions updated for context APU
15:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:01 INFO  : 'con' command is executed.
15:29:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:29:01 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_zynqberry_system_standalone.tcl'
15:29:59 INFO  : Disconnected from the channel tcfchan#26.
15:30:55 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:31:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:17 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
15:31:17 INFO  : 'jtag frequency' command is executed.
15:31:17 INFO  : Context for 'APU' is selected.
15:31:17 INFO  : System reset is completed.
15:31:20 INFO  : 'after 3000' command is executed.
15:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
15:31:21 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit"
15:31:21 INFO  : Context for 'APU' is selected.
15:31:21 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
15:31:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:21 INFO  : Context for 'APU' is selected.
15:31:21 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' is done.
15:31:22 INFO  : 'ps7_init' command is executed.
15:31:22 INFO  : 'ps7_post_config' command is executed.
15:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:22 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:22 INFO  : Memory regions updated for context APU
15:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:22 INFO  : 'con' command is executed.
15:31:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:31:22 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_zynqberry_system_standalone.tcl'
15:32:51 INFO  : Disconnected from the channel tcfchan#28.
15:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:48 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
15:35:48 INFO  : 'jtag frequency' command is executed.
15:35:48 INFO  : Context for 'APU' is selected.
15:35:48 INFO  : System reset is completed.
15:35:51 INFO  : 'after 3000' command is executed.
15:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
15:35:52 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit"
15:35:52 INFO  : Context for 'APU' is selected.
15:35:52 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
15:35:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:52 INFO  : Context for 'APU' is selected.
15:35:52 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' is done.
15:35:52 INFO  : 'ps7_init' command is executed.
15:35:52 INFO  : 'ps7_post_config' command is executed.
15:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:53 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:53 INFO  : Memory regions updated for context APU
15:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:53 INFO  : 'con' command is executed.
15:35:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:53 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_zynqberry_system_standalone.tcl'
15:37:17 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:37:50 INFO  : Disconnected from the channel tcfchan#29.
15:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:38:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:31 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
15:38:31 INFO  : 'jtag frequency' command is executed.
15:38:31 INFO  : Context for 'APU' is selected.
15:38:31 INFO  : System reset is completed.
15:38:34 INFO  : 'after 3000' command is executed.
15:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
15:38:35 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit"
15:38:35 INFO  : Context for 'APU' is selected.
15:38:35 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
15:38:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:35 INFO  : Context for 'APU' is selected.
15:38:35 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' is done.
15:38:36 INFO  : 'ps7_init' command is executed.
15:38:36 INFO  : 'ps7_post_config' command is executed.
15:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:36 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:36 INFO  : Memory regions updated for context APU
15:38:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:36 INFO  : 'con' command is executed.
15:38:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:36 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_zynqberry_system_standalone.tcl'
15:40:18 INFO  : Disconnected from the channel tcfchan#31.
15:43:35 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:45:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:06 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
15:45:06 INFO  : 'jtag frequency' command is executed.
15:45:06 INFO  : Context for 'APU' is selected.
15:45:06 INFO  : System reset is completed.
15:45:09 INFO  : 'after 3000' command is executed.
15:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
15:45:10 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit"
15:45:10 INFO  : Context for 'APU' is selected.
15:45:10 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
15:45:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:10 INFO  : Context for 'APU' is selected.
15:45:10 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' is done.
15:45:10 INFO  : 'ps7_init' command is executed.
15:45:10 INFO  : 'ps7_post_config' command is executed.
15:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:11 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:11 INFO  : Memory regions updated for context APU
15:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:11 INFO  : 'con' command is executed.
15:45:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:11 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_zynqberry_system_standalone.tcl'
15:47:09 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:50:19 INFO  : Disconnected from the channel tcfchan#33.
15:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:45 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
15:51:45 INFO  : 'jtag frequency' command is executed.
15:51:45 INFO  : Context for 'APU' is selected.
15:51:46 INFO  : System reset is completed.
15:51:49 INFO  : 'after 3000' command is executed.
15:51:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
15:51:49 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit"
15:51:49 INFO  : Context for 'APU' is selected.
15:51:49 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
15:51:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:49 INFO  : Context for 'APU' is selected.
15:51:49 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' is done.
15:51:50 INFO  : 'ps7_init' command is executed.
15:51:50 INFO  : 'ps7_post_config' command is executed.
15:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:50 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:50 INFO  : Memory regions updated for context APU
15:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:50 INFO  : 'con' command is executed.
15:51:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:50 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_zynqberry_system_standalone.tcl'
15:53:34 INFO  : Disconnected from the channel tcfchan#35.
15:54:43 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
15:55:31 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:11:45 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:13:11 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:16:26 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:20:33 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:27:11 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:35:30 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:39:41 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:39 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
16:40:39 INFO  : 'jtag frequency' command is executed.
16:40:39 INFO  : Context for 'APU' is selected.
16:40:39 INFO  : System reset is completed.
16:40:42 INFO  : 'after 3000' command is executed.
16:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
16:40:43 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit"
16:40:43 INFO  : Context for 'APU' is selected.
16:40:43 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
16:40:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:43 INFO  : Context for 'APU' is selected.
16:40:43 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' is done.
16:40:44 INFO  : 'ps7_init' command is executed.
16:40:44 INFO  : 'ps7_post_config' command is executed.
16:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:44 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:44 INFO  : Memory regions updated for context APU
16:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:44 INFO  : 'con' command is executed.
16:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:44 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_zynqberry_system_standalone.tcl'
16:44:08 INFO  : Disconnected from the channel tcfchan#45.
16:57:28 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
16:57:34 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:57:34 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:59:38 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
16:59:38 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
16:59:38 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
17:00:46 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
17:00:46 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
17:00:47 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
17:04:43 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
17:04:47 WARN  : Failed to closehw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

17:04:47 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
17:04:47 ERROR : (XSDB Server)/tools/Xilinx/Vitis/2019.2/bin/loader: line 280: 18481 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

17:04:47 ERROR : Failed to read mss path for 'standalone_domain'.
17:04:48 ERROR : Failed to execute command 'platform read {/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/platform.spr}'. Click on details for more information.
17:08:43 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
17:08:43 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
17:08:44 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
17:10:19 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
17:10:19 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
17:10:19 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
17:11:30 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
17:11:30 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
17:11:31 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
17:13:58 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
17:14:01 INFO  : Registering command handlers for Vitis TCF services
17:14:01 INFO  : XSCT server has started successfully.
17:14:01 INFO  : Successfully done setting XSCT server connection channel  
17:14:01 INFO  : plnx-install-location is set to ''
17:14:01 INFO  : Successfully done query RDI_DATADIR 
17:14:01 INFO  : Successfully done setting workspace for the tool. 
17:14:13 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:14:13 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:14:31 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
17:14:34 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:14:34 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
17:14:34 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
17:14:34 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
17:14:38 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
19:01:24 INFO  : Hardware specification for platform project 'zynqberry_0' is updated.
19:01:30 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:01:31 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:02:24 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
19:02:24 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
19:02:25 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
19:03:17 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:03:17 INFO  : No changes in MSS file content so sources will not be generated.
19:03:23 ERROR : Error occurred while generating bsp sources for the domain 'standalone_domain'.
19:05:12 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
19:05:15 INFO  : The hardware specfication used by project 'hello_zynqberry' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:05:15 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit' stored in project is removed.
19:05:15 INFO  : The updated bitstream files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream' in project 'hello_zynqberry'.
19:05:15 INFO  : The file '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' stored in project is removed.
19:05:21 INFO  : The updated ps init files are copied from platform to folder '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit' in project 'hello_zynqberry'.
19:05:43 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
19:06:09 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:06:36 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
19:06:36 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
19:06:36 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
19:07:10 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
19:07:10 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
19:07:11 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
19:07:22 ERROR : Failed to openhw "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:08:45 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
19:08:45 ERROR : Failed to get platform details for the project 'hello_zynqberry'. Cannot sync application flags.
19:08:45 ERROR : Failed to compute checksum of hardware specification file used by project 'hello_zynqberry'
19:09:28 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
19:09:30 INFO  : XSCT server has started successfully.
19:09:30 INFO  : plnx-install-location is set to ''
19:09:31 INFO  : Registering command handlers for Vitis TCF services
19:09:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/hw/zsys_wrapper.xsa is already opened

19:09:35 INFO  : Successfully done setting XSCT server connection channel  
19:09:35 INFO  : Successfully done query RDI_DATADIR 
19:09:35 INFO  : Successfully done setting workspace for the tool. 
19:09:35 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:09:36 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:10:34 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
19:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:12:59 INFO  : Jtag cable 'JTAG-ONB4 2516330002A0A' is selected.
19:12:59 INFO  : 'jtag frequency' command is executed.
19:12:59 INFO  : Context for 'APU' is selected.
19:12:59 INFO  : System reset is completed.
19:13:02 INFO  : 'after 3000' command is executed.
19:13:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1' command is executed.
19:13:02 INFO  : FPGA configured successfully with bitstream "/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit"
19:13:03 INFO  : Context for 'APU' is selected.
19:13:03 INFO  : Hardware design information is loaded from '/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa'.
19:13:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:03 INFO  : Context for 'APU' is selected.
19:13:03 INFO  : Sourcing of '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl' is done.
19:13:03 INFO  : 'ps7_init' command is executed.
19:13:03 INFO  : 'ps7_post_config' command is executed.
19:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:04 INFO  : The application '/home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330002A0A" && level==0} -index 1
fpga -file /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/bitstream/zsys_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/export/zynqberry_0/hw/zsys_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/parallels/zynqberry_0/vitis_workspace/hello_zynqberry/Debug/hello_zynqberry.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:04 INFO  : Memory regions updated for context APU
19:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:04 INFO  : 'con' command is executed.
19:13:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:04 INFO  : Launch script is exported to file '/home/parallels/zynqberry_0/vitis_workspace/.sdk/launch_scripts/single_application_debug/systemdebugger_zynqberry_system_standalone.tcl'
19:16:47 INFO  : Disconnected from the channel tcfchan#3.
19:17:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
19:17:12 INFO  : XSCT server has started successfully.
19:17:12 INFO  : plnx-install-location is set to ''
19:17:12 INFO  : Successfully done query RDI_DATADIR 
19:17:12 INFO  : Successfully done setting XSCT server connection channel  
19:17:12 INFO  : Successfully done setting workspace for the tool. 
19:17:12 INFO  : Registering command handlers for Vitis TCF services
09:30:24 INFO  : Launching XSCT server: xsct -n  -interactive /home/parallels/zynqberry_0/vitis_workspace/temp_xsdb_launch_script.tcl
09:30:27 INFO  : Registering command handlers for Vitis TCF services
09:30:27 INFO  : XSCT server has started successfully.
09:30:27 INFO  : Successfully done setting XSCT server connection channel  
09:30:27 INFO  : plnx-install-location is set to ''
09:30:28 INFO  : Successfully done setting workspace for the tool. 
09:30:28 INFO  : Successfully done query RDI_DATADIR 
09:31:12 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/zynq_fsbl/zynq_fsbl_bsp/system.mss"
09:31:12 INFO  : Successfully done sdx_reload_mss "/home/parallels/zynqberry_0/vitis_workspace/zynqberry_0/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
09:31:30 INFO  : Checking for BSP changes to sync application flags for project 'hello_zynqberry'...
