// Seed: 3890174407
module module_0 (
    input  wire  id_0
    , id_13,
    input  tri   id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  tri   id_5,
    output uwire id_6,
    input  tri   id_7,
    output wand  id_8,
    input  wire  id_9,
    input  tri1  id_10,
    input  tri0  id_11
);
  wire id_14, id_15 = id_15;
  wire id_16;
  parameter id_17 = -1;
  logic id_18;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wor id_3,
    input tri1 id_4
);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_0,
      id_4,
      id_3,
      id_4,
      id_4,
      id_1
  );
  assign modCall_1.id_9 = 0;
  wire id_6, id_7, id_8;
endmodule
