// Seed: 1145035118
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_2 = 0;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always begin : LABEL_0
    wait (-1'b0);
  end
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    inout uwire id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    input wor id_7,
    input tri1 id_8,
    output supply0 id_9,
    input uwire id_10
);
  localparam id_12 = 1;
  assign id_3 = id_5;
  supply0 id_13;
  assign id_13 = 1;
  tri1 id_14 = 1'b0;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  parameter id_15 = -1;
  initial assume (id_0);
endmodule
