<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p227" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_227{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_227{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_227{left:619px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_227{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t5_227{left:70px;bottom:1039px;letter-spacing:0.13px;word-spacing:0.02px;}
#t6_227{left:211px;bottom:1038px;letter-spacing:-0.09px;}
#t7_227{left:70px;bottom:999px;letter-spacing:0.13px;}
#t8_227{left:70px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_227{left:70px;bottom:948px;}
#ta_227{left:96px;bottom:952px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_227{left:70px;bottom:925px;}
#tc_227{left:96px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_227{left:96px;bottom:912px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_227{left:70px;bottom:886px;}
#tf_227{left:96px;bottom:889px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_227{left:96px;bottom:872px;letter-spacing:-0.17px;word-spacing:-1.07px;}
#th_227{left:96px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_227{left:70px;bottom:829px;}
#tj_227{left:96px;bottom:833px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_227{left:96px;bottom:816px;letter-spacing:-0.19px;word-spacing:-0.39px;}
#tl_227{left:314px;bottom:816px;}
#tm_227{left:323px;bottom:816px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tn_227{left:96px;bottom:799px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#to_227{left:70px;bottom:773px;}
#tp_227{left:96px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_227{left:96px;bottom:759px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tr_227{left:96px;bottom:742px;letter-spacing:-0.19px;word-spacing:-0.77px;}
#ts_227{left:233px;bottom:742px;}
#tt_227{left:242px;bottom:742px;letter-spacing:-0.2px;word-spacing:-0.67px;}
#tu_227{left:96px;bottom:726px;letter-spacing:-0.35px;word-spacing:-0.46px;}
#tv_227{left:96px;bottom:709px;letter-spacing:-0.33px;word-spacing:-0.3px;}
#tw_227{left:96px;bottom:692px;letter-spacing:-0.24px;word-spacing:-0.42px;}
#tx_227{left:70px;bottom:666px;}
#ty_227{left:96px;bottom:669px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_227{left:96px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_227{left:70px;bottom:626px;}
#t11_227{left:96px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t12_227{left:96px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_227{left:96px;bottom:596px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t14_227{left:70px;bottom:569px;}
#t15_227{left:96px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t16_227{left:96px;bottom:556px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_227{left:70px;bottom:530px;}
#t18_227{left:96px;bottom:533px;letter-spacing:-0.23px;word-spacing:-0.39px;}
#t19_227{left:96px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_227{left:70px;bottom:490px;}
#t1b_227{left:96px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_227{left:70px;bottom:469px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_227{left:70px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1e_227{left:70px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_227{left:70px;bottom:419px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t1g_227{left:70px;bottom:402px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t1h_227{left:70px;bottom:385px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1i_227{left:70px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1j_227{left:70px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_227{left:70px;bottom:304px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1l_227{left:70px;bottom:279px;letter-spacing:-0.16px;}
#t1m_227{left:70px;bottom:240px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1n_227{left:70px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_227{left:70px;bottom:175px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1p_227{left:70px;bottom:151px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1q_227{left:70px;bottom:134px;letter-spacing:-0.17px;}

.s1_227{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_227{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_227{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_227{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_227{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_227{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s7_227{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s8_227{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts227" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg227Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg227" style="-webkit-user-select: none;"><object width="935" height="1210" data="227/227.svg" type="image/svg+xml" id="pdf227" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_227" class="t s1_227">Vol. 3A </span><span id="t2_227" class="t s1_227">6-31 </span>
<span id="t3_227" class="t s2_227">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_227" class="t s3_227">Interrupt 6—Invalid Opcode Exception (#UD) </span>
<span id="t5_227" class="t s4_227">Exception Class </span><span id="t6_227" class="t s5_227">Fault. </span>
<span id="t7_227" class="t s4_227">Description </span>
<span id="t8_227" class="t s6_227">Indicates that the processor did one of the following things: </span>
<span id="t9_227" class="t s7_227">• </span><span id="ta_227" class="t s6_227">Attempted to execute an invalid or reserved opcode. </span>
<span id="tb_227" class="t s7_227">• </span><span id="tc_227" class="t s6_227">Attempted to execute an instruction with an operand type that is invalid for its accompanying opcode; for </span>
<span id="td_227" class="t s6_227">example, the source operand for a LES instruction is not a memory location. </span>
<span id="te_227" class="t s7_227">• </span><span id="tf_227" class="t s6_227">Attempted to execute an MMX or SSE/SSE2/SSE3 instruction on an Intel 64 or IA-32 processor that does not </span>
<span id="tg_227" class="t s6_227">support the MMX technology or SSE/SSE2/SSE3/SSSE3 extensions, respectively. CPUID feature flags MMX (bit </span>
<span id="th_227" class="t s6_227">23), SSE (bit 25), SSE2 (bit 26), SSE3 (ECX, bit 0), SSSE3 (ECX, bit 9) indicate support for these extensions. </span>
<span id="ti_227" class="t s7_227">• </span><span id="tj_227" class="t s6_227">Attempted to execute an MMX instruction or SSE/SSE2/SSE3/SSSE3 SIMD instruction (with the exception of </span>
<span id="tk_227" class="t s6_227">the MOVNTI, PAUSE, PREFETCH</span><span id="tl_227" class="t s8_227">h</span><span id="tm_227" class="t s6_227">, SFENCE, LFENCE, MFENCE, CLFLUSH, MONITOR, and MWAIT instructions) </span>
<span id="tn_227" class="t s6_227">when the EM flag in control register CR0 is set (1). </span>
<span id="to_227" class="t s7_227">• </span><span id="tp_227" class="t s6_227">Attempted to execute an SSE/SE2/SSE3/SSSE3 instruction when the OSFXSR bit in control register CR4 is </span>
<span id="tq_227" class="t s6_227">clear (0). Note this does not include the following SSE/SSE2/SSE3 instructions: MASKMOVQ, MOVNTQ, </span>
<span id="tr_227" class="t s6_227">MOVNTI, PREFETCH</span><span id="ts_227" class="t s8_227">h</span><span id="tt_227" class="t s6_227">, SFENCE, LFENCE, MFENCE, and CLFLUSH; or the 64-bit versions of the PAVGB, PAVGW, </span>
<span id="tu_227" class="t s6_227">PEXTRW, PINSRW, PMAXSW, PMAXUB, PMINSW, PMINUB, PMOVMSKB, PMULHUW, PSADBW, PSHUFW, PADDQ, </span>
<span id="tv_227" class="t s6_227">PSUBQ, PALIGNR, PABSB, PABSD, PABSW, PHADDD, PHADDSW, PHADDW, PHSUBD, PHSUBSW, PHSUBW, </span>
<span id="tw_227" class="t s6_227">PMADDUBSM, PMULHRSW, PSHUFB, PSIGNB, PSIGND, and PSIGNW. </span>
<span id="tx_227" class="t s7_227">• </span><span id="ty_227" class="t s6_227">Attempted to execute an SSE/SSE2/SSE3/SSSE3 instruction on an Intel 64 or IA-32 processor that caused a </span>
<span id="tz_227" class="t s6_227">SIMD floating-point exception when the OSXMMEXCPT bit in control register CR4 is clear (0). </span>
<span id="t10_227" class="t s7_227">• </span><span id="t11_227" class="t s6_227">Executed a UD0, UD1 or UD2 instruction. Note that even though it is the execution of the UD0, UD1 or UD2 </span>
<span id="t12_227" class="t s6_227">instruction that causes the invalid opcode exception, the saved instruction pointer will still points at the UD0, </span>
<span id="t13_227" class="t s6_227">UD1 or UD2 instruction. </span>
<span id="t14_227" class="t s7_227">• </span><span id="t15_227" class="t s6_227">Detected a LOCK prefix that precedes an instruction that may not be locked or one that may be locked but the </span>
<span id="t16_227" class="t s6_227">destination operand is not a memory location. </span>
<span id="t17_227" class="t s7_227">• </span><span id="t18_227" class="t s6_227">Attempted to execute an LLDT, SLDT, LTR, STR, LSL, LAR, VERR, VERW, or ARPL instruction while in real- </span>
<span id="t19_227" class="t s6_227">address or virtual-8086 mode. </span>
<span id="t1a_227" class="t s7_227">• </span><span id="t1b_227" class="t s6_227">Attempted to execute the RSM instruction when not in SMM mode. </span>
<span id="t1c_227" class="t s6_227">In Intel 64 and IA-32 processors that implement out-of-order execution microarchitectures, this exception is not </span>
<span id="t1d_227" class="t s6_227">generated until an attempt is made to retire the result of executing an invalid instruction; that is, decoding and </span>
<span id="t1e_227" class="t s6_227">speculatively attempting to execute an invalid opcode does not generate this exception. Likewise, in the Pentium </span>
<span id="t1f_227" class="t s6_227">processor and earlier IA-32 processors, this exception is not generated as the result of prefetching and preliminary </span>
<span id="t1g_227" class="t s6_227">decoding of an invalid instruction. (See Section 6.5, “Exception Classifications,” for general rules for taking of inter- </span>
<span id="t1h_227" class="t s6_227">rupts and exceptions.) </span>
<span id="t1i_227" class="t s6_227">The opcodes D6 and F1 are undefined opcodes reserved by the Intel 64 and IA-32 architectures. These opcodes, </span>
<span id="t1j_227" class="t s6_227">even though undefined, do not generate an invalid opcode exception. </span>
<span id="t1k_227" class="t s4_227">Exception Error Code </span>
<span id="t1l_227" class="t s6_227">None. </span>
<span id="t1m_227" class="t s4_227">Saved Instruction Pointer </span>
<span id="t1n_227" class="t s6_227">The saved contents of CS and EIP registers point to the instruction that generated the exception. </span>
<span id="t1o_227" class="t s4_227">Program State Change </span>
<span id="t1p_227" class="t s6_227">A program-state change does not accompany an invalid-opcode fault, because the invalid instruction is not </span>
<span id="t1q_227" class="t s6_227">executed. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
