// Seed: 3986494977
module module_0;
  logic id_1 = id_1, id_2;
  assign module_1.id_5 = 0;
  assign id_1 = id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd47,
    parameter id_5 = 32'd53
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5
);
  output wire _id_5;
  input wire id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  logic [id_5 : 1 'h0] id_6, id_7, id_8, id_9 = 1;
  wire [id_2  ==  -1 : id_2] id_10;
  module_0 modCall_1 ();
  initial assume (id_1);
endmodule
