[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ContAssignConst/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 282
LIB: work
FILE: ${SURELOG_DIR}/tests/ContAssignConst/dut.sv
n<> u<281> t<Top_level_rule> c<1> l<10:1> el<29:32>
  n<> u<1> t<Null_rule> p<281> s<2> l<10:1> el<10:1>
  n</*\nmodule static_size (\ninput wire [ 7:0] in7,\noutput wire [15:0] out7\n);\nassign out7 = {{8{2'(1'b1)}}, in7};\nendmodule\n*/> u<2> t<BLOCK_COMMENT> p<281> s<280> l<10:1> el<29:32>
  n<> u<280> t<Source_text> p<281> c<279> l<10:1> el<29:32>
    n<> u<279> t<Description> p<280> c<278> l<10:1> el<29:32>
      n<> u<278> t<Module_declaration> p<279> c<109> l<10:1> el<29:32>
        n<> u<109> t<Module_ansi_header> p<278> c<3> s<110> l<10:1> el<17:3>
          n<module> u<3> t<Module_keyword> p<109> s<4> l<10:1> el<10:7>
          n<static_size_casting> u<4> t<STRING_CONST> p<109> s<5> l<10:8> el<10:27>
          n<> u<5> t<Package_import_declaration_list> p<109> s<108> l<10:28> el<10:28>
          n<> u<108> t<Port_declaration_list> p<109> c<22> l<10:28> el<17:2>
            n<> u<22> t<Ansi_port_declaration> p<108> c<20> s<39> l<11:6> el<11:29>
              n<> u<20> t<Net_port_header> p<22> c<6> s<21> l<11:6> el<11:24>
                n<> u<6> t<PortDir_Out> p<20> s<19> l<11:6> el<11:12>
                n<> u<19> t<Net_port_type> p<20> c<7> l<11:13> el<11:24>
                  n<> u<7> t<NetType_Wire> p<19> s<18> l<11:13> el<11:17>
                  n<> u<18> t<Data_type_or_implicit> p<19> c<17> l<11:18> el<11:24>
                    n<> u<17> t<Packed_dimension> p<18> c<16> l<11:18> el<11:24>
                      n<> u<16> t<Constant_range> p<17> c<11> l<11:20> el<11:23>
                        n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<11:20> el<11:21>
                          n<> u<10> t<Constant_primary> p<11> c<9> l<11:20> el<11:21>
                            n<> u<9> t<Primary_literal> p<10> c<8> l<11:20> el<11:21>
                              n<7> u<8> t<INT_CONST> p<9> l<11:20> el<11:21>
                        n<> u<15> t<Constant_expression> p<16> c<14> l<11:22> el<11:23>
                          n<> u<14> t<Constant_primary> p<15> c<13> l<11:22> el<11:23>
                            n<> u<13> t<Primary_literal> p<14> c<12> l<11:22> el<11:23>
                              n<0> u<12> t<INT_CONST> p<13> l<11:22> el<11:23>
              n<out1> u<21> t<STRING_CONST> p<22> l<11:25> el<11:29>
            n<> u<39> t<Ansi_port_declaration> p<108> c<37> s<56> l<12:6> el<12:29>
              n<> u<37> t<Net_port_header> p<39> c<23> s<38> l<12:6> el<12:24>
                n<> u<23> t<PortDir_Out> p<37> s<36> l<12:6> el<12:12>
                n<> u<36> t<Net_port_type> p<37> c<24> l<12:13> el<12:24>
                  n<> u<24> t<NetType_Wire> p<36> s<35> l<12:13> el<12:17>
                  n<> u<35> t<Data_type_or_implicit> p<36> c<34> l<12:18> el<12:24>
                    n<> u<34> t<Packed_dimension> p<35> c<33> l<12:18> el<12:24>
                      n<> u<33> t<Constant_range> p<34> c<28> l<12:20> el<12:23>
                        n<> u<28> t<Constant_expression> p<33> c<27> s<32> l<12:20> el<12:21>
                          n<> u<27> t<Constant_primary> p<28> c<26> l<12:20> el<12:21>
                            n<> u<26> t<Primary_literal> p<27> c<25> l<12:20> el<12:21>
                              n<7> u<25> t<INT_CONST> p<26> l<12:20> el<12:21>
                        n<> u<32> t<Constant_expression> p<33> c<31> l<12:22> el<12:23>
                          n<> u<31> t<Constant_primary> p<32> c<30> l<12:22> el<12:23>
                            n<> u<30> t<Primary_literal> p<31> c<29> l<12:22> el<12:23>
                              n<0> u<29> t<INT_CONST> p<30> l<12:22> el<12:23>
              n<out2> u<38> t<STRING_CONST> p<39> l<12:25> el<12:29>
            n<> u<56> t<Ansi_port_declaration> p<108> c<54> s<73> l<13:6> el<13:29>
              n<> u<54> t<Net_port_header> p<56> c<40> s<55> l<13:6> el<13:24>
                n<> u<40> t<PortDir_Out> p<54> s<53> l<13:6> el<13:12>
                n<> u<53> t<Net_port_type> p<54> c<41> l<13:13> el<13:24>
                  n<> u<41> t<NetType_Wire> p<53> s<52> l<13:13> el<13:17>
                  n<> u<52> t<Data_type_or_implicit> p<53> c<51> l<13:18> el<13:24>
                    n<> u<51> t<Packed_dimension> p<52> c<50> l<13:18> el<13:24>
                      n<> u<50> t<Constant_range> p<51> c<45> l<13:19> el<13:23>
                        n<> u<45> t<Constant_expression> p<50> c<44> s<49> l<13:19> el<13:21>
                          n<> u<44> t<Constant_primary> p<45> c<43> l<13:19> el<13:21>
                            n<> u<43> t<Primary_literal> p<44> c<42> l<13:19> el<13:21>
                              n<15> u<42> t<INT_CONST> p<43> l<13:19> el<13:21>
                        n<> u<49> t<Constant_expression> p<50> c<48> l<13:22> el<13:23>
                          n<> u<48> t<Constant_primary> p<49> c<47> l<13:22> el<13:23>
                            n<> u<47> t<Primary_literal> p<48> c<46> l<13:22> el<13:23>
                              n<0> u<46> t<INT_CONST> p<47> l<13:22> el<13:23>
              n<out3> u<55> t<STRING_CONST> p<56> l<13:25> el<13:29>
            n<> u<73> t<Ansi_port_declaration> p<108> c<71> s<90> l<14:5> el<14:28>
              n<> u<71> t<Net_port_header> p<73> c<57> s<72> l<14:5> el<14:23>
                n<> u<57> t<PortDir_Out> p<71> s<70> l<14:5> el<14:11>
                n<> u<70> t<Net_port_type> p<71> c<58> l<14:12> el<14:23>
                  n<> u<58> t<NetType_Wire> p<70> s<69> l<14:12> el<14:16>
                  n<> u<69> t<Data_type_or_implicit> p<70> c<68> l<14:17> el<14:23>
                    n<> u<68> t<Packed_dimension> p<69> c<67> l<14:17> el<14:23>
                      n<> u<67> t<Constant_range> p<68> c<62> l<14:18> el<14:22>
                        n<> u<62> t<Constant_expression> p<67> c<61> s<66> l<14:18> el<14:20>
                          n<> u<61> t<Constant_primary> p<62> c<60> l<14:18> el<14:20>
                            n<> u<60> t<Primary_literal> p<61> c<59> l<14:18> el<14:20>
                              n<15> u<59> t<INT_CONST> p<60> l<14:18> el<14:20>
                        n<> u<66> t<Constant_expression> p<67> c<65> l<14:21> el<14:22>
                          n<> u<65> t<Constant_primary> p<66> c<64> l<14:21> el<14:22>
                            n<> u<64> t<Primary_literal> p<65> c<63> l<14:21> el<14:22>
                              n<0> u<63> t<INT_CONST> p<64> l<14:21> el<14:22>
              n<out4> u<72> t<STRING_CONST> p<73> l<14:24> el<14:28>
            n<> u<90> t<Ansi_port_declaration> p<108> c<88> s<107> l<15:6> el<15:29>
              n<> u<88> t<Net_port_header> p<90> c<74> s<89> l<15:6> el<15:24>
                n<> u<74> t<PortDir_Out> p<88> s<87> l<15:6> el<15:12>
                n<> u<87> t<Net_port_type> p<88> c<75> l<15:13> el<15:24>
                  n<> u<75> t<NetType_Wire> p<87> s<86> l<15:13> el<15:17>
                  n<> u<86> t<Data_type_or_implicit> p<87> c<85> l<15:18> el<15:24>
                    n<> u<85> t<Packed_dimension> p<86> c<84> l<15:18> el<15:24>
                      n<> u<84> t<Constant_range> p<85> c<79> l<15:19> el<15:23>
                        n<> u<79> t<Constant_expression> p<84> c<78> s<83> l<15:19> el<15:21>
                          n<> u<78> t<Constant_primary> p<79> c<77> l<15:19> el<15:21>
                            n<> u<77> t<Primary_literal> p<78> c<76> l<15:19> el<15:21>
                              n<15> u<76> t<INT_CONST> p<77> l<15:19> el<15:21>
                        n<> u<83> t<Constant_expression> p<84> c<82> l<15:22> el<15:23>
                          n<> u<82> t<Constant_primary> p<83> c<81> l<15:22> el<15:23>
                            n<> u<81> t<Primary_literal> p<82> c<80> l<15:22> el<15:23>
                              n<0> u<80> t<INT_CONST> p<81> l<15:22> el<15:23>
              n<out5> u<89> t<STRING_CONST> p<90> l<15:25> el<15:29>
            n<> u<107> t<Ansi_port_declaration> p<108> c<105> l<16:5> el<16:28>
              n<> u<105> t<Net_port_header> p<107> c<91> s<106> l<16:5> el<16:23>
                n<> u<91> t<PortDir_Out> p<105> s<104> l<16:5> el<16:11>
                n<> u<104> t<Net_port_type> p<105> c<92> l<16:12> el<16:23>
                  n<> u<92> t<NetType_Wire> p<104> s<103> l<16:12> el<16:16>
                  n<> u<103> t<Data_type_or_implicit> p<104> c<102> l<16:17> el<16:23>
                    n<> u<102> t<Packed_dimension> p<103> c<101> l<16:17> el<16:23>
                      n<> u<101> t<Constant_range> p<102> c<96> l<16:18> el<16:22>
                        n<> u<96> t<Constant_expression> p<101> c<95> s<100> l<16:18> el<16:20>
                          n<> u<95> t<Constant_primary> p<96> c<94> l<16:18> el<16:20>
                            n<> u<94> t<Primary_literal> p<95> c<93> l<16:18> el<16:20>
                              n<15> u<93> t<INT_CONST> p<94> l<16:18> el<16:20>
                        n<> u<100> t<Constant_expression> p<101> c<99> l<16:21> el<16:22>
                          n<> u<99> t<Constant_primary> p<100> c<98> l<16:21> el<16:22>
                            n<> u<98> t<Primary_literal> p<99> c<97> l<16:21> el<16:22>
                              n<0> u<97> t<INT_CONST> p<98> l<16:21> el<16:22>
              n<out6> u<106> t<STRING_CONST> p<107> l<16:24> el<16:28>
        n<// 8-bit wide outputs.> u<110> t<LINE_COMMENT> p<278> s<131> l<19:3> el<19:25>
        n<> u<131> t<Non_port_module_item> p<278> c<130> s<132> l<20:3> el<20:25>
          n<> u<130> t<Module_or_generate_item> p<131> c<129> l<20:3> el<20:25>
            n<> u<129> t<Module_common_item> p<130> c<128> l<20:3> el<20:25>
              n<> u<128> t<Continuous_assign> p<129> c<127> l<20:3> el<20:25>
                n<> u<127> t<Net_assignment_list> p<128> c<126> l<20:10> el<20:24>
                  n<> u<126> t<Net_assignment> p<127> c<115> l<20:10> el<20:24>
                    n<> u<115> t<Net_lvalue> p<126> c<112> s<125> l<20:10> el<20:14>
                      n<> u<112> t<Ps_or_hierarchical_identifier> p<115> c<111> s<114> l<20:10> el<20:14>
                        n<out1> u<111> t<STRING_CONST> p<112> l<20:10> el<20:14>
                      n<> u<114> t<Constant_select> p<115> c<113> l<20:15> el<20:15>
                        n<> u<113> t<Constant_bit_select> p<114> l<20:15> el<20:15>
                    n<> u<125> t<Expression> p<126> c<119> l<20:17> el<20:24>
                      n<> u<119> t<Expression> p<125> c<118> s<124> l<20:17> el<20:18>
                        n<> u<118> t<Primary> p<119> c<117> l<20:17> el<20:18>
                          n<> u<117> t<Primary_literal> p<118> c<116> l<20:17> el<20:18>
                            n<1> u<116> t<INT_CONST> p<117> l<20:17> el<20:18>
                      n<> u<124> t<BinOp_ShiftLeft> p<125> s<123> l<20:19> el<20:21>
                      n<> u<123> t<Expression> p<125> c<122> l<20:22> el<20:24>
                        n<> u<122> t<Primary> p<123> c<121> l<20:22> el<20:24>
                          n<> u<121> t<Primary_literal> p<122> c<120> l<20:22> el<20:24>
                            n<15> u<120> t<INT_CONST> p<121> l<20:22> el<20:24>
        n<// Expected 8'b00000000; OK> u<132> t<LINE_COMMENT> p<278> s<159> l<20:27> el<20:54>
        n<> u<159> t<Non_port_module_item> p<278> c<158> s<160> l<21:3> el<21:29>
          n<> u<158> t<Module_or_generate_item> p<159> c<157> l<21:3> el<21:29>
            n<> u<157> t<Module_common_item> p<158> c<156> l<21:3> el<21:29>
              n<> u<156> t<Continuous_assign> p<157> c<155> l<21:3> el<21:29>
                n<> u<155> t<Net_assignment_list> p<156> c<154> l<21:10> el<21:28>
                  n<> u<154> t<Net_assignment> p<155> c<137> l<21:10> el<21:28>
                    n<> u<137> t<Net_lvalue> p<154> c<134> s<153> l<21:10> el<21:14>
                      n<> u<134> t<Ps_or_hierarchical_identifier> p<137> c<133> s<136> l<21:10> el<21:14>
                        n<out2> u<133> t<STRING_CONST> p<134> l<21:10> el<21:14>
                      n<> u<136> t<Constant_select> p<137> c<135> l<21:15> el<21:15>
                        n<> u<135> t<Constant_bit_select> p<136> l<21:15> el<21:15>
                    n<> u<153> t<Expression> p<154> c<152> l<21:17> el<21:28>
                      n<> u<152> t<Primary> p<153> c<151> l<21:17> el<21:28>
                        n<> u<151> t<Cast> p<152> c<140> l<21:17> el<21:28>
                          n<> u<140> t<Casting_type> p<151> c<139> s<150> l<21:17> el<21:18>
                            n<> u<139> t<Primary_literal> p<140> c<138> l<21:17> el<21:18>
                              n<8> u<138> t<INT_CONST> p<139> l<21:17> el<21:18>
                          n<> u<150> t<Expression> p<151> c<144> l<21:20> el<21:27>
                            n<> u<144> t<Expression> p<150> c<143> s<149> l<21:20> el<21:21>
                              n<> u<143> t<Primary> p<144> c<142> l<21:20> el<21:21>
                                n<> u<142> t<Primary_literal> p<143> c<141> l<21:20> el<21:21>
                                  n<1> u<141> t<INT_CONST> p<142> l<21:20> el<21:21>
                            n<> u<149> t<BinOp_ShiftLeft> p<150> s<148> l<21:22> el<21:24>
                            n<> u<148> t<Expression> p<150> c<147> l<21:25> el<21:27>
                              n<> u<147> t<Primary> p<148> c<146> l<21:25> el<21:27>
                                n<> u<146> t<Primary_literal> p<147> c<145> l<21:25> el<21:27>
                                  n<15> u<145> t<INT_CONST> p<146> l<21:25> el<21:27>
        n<// Expected 8'b00000000; OK> u<160> t<LINE_COMMENT> p<278> s<161> l<21:31> el<21:58>
        n<// 16-bit wide outputs.> u<161> t<LINE_COMMENT> p<278> s<182> l<23:3> el<23:26>
        n<> u<182> t<Non_port_module_item> p<278> c<181> s<183> l<24:3> el<24:25>
          n<> u<181> t<Module_or_generate_item> p<182> c<180> l<24:3> el<24:25>
            n<> u<180> t<Module_common_item> p<181> c<179> l<24:3> el<24:25>
              n<> u<179> t<Continuous_assign> p<180> c<178> l<24:3> el<24:25>
                n<> u<178> t<Net_assignment_list> p<179> c<177> l<24:10> el<24:24>
                  n<> u<177> t<Net_assignment> p<178> c<166> l<24:10> el<24:24>
                    n<> u<166> t<Net_lvalue> p<177> c<163> s<176> l<24:10> el<24:14>
                      n<> u<163> t<Ps_or_hierarchical_identifier> p<166> c<162> s<165> l<24:10> el<24:14>
                        n<out3> u<162> t<STRING_CONST> p<163> l<24:10> el<24:14>
                      n<> u<165> t<Constant_select> p<166> c<164> l<24:15> el<24:15>
                        n<> u<164> t<Constant_bit_select> p<165> l<24:15> el<24:15>
                    n<> u<176> t<Expression> p<177> c<170> l<24:17> el<24:24>
                      n<> u<170> t<Expression> p<176> c<169> s<175> l<24:17> el<24:18>
                        n<> u<169> t<Primary> p<170> c<168> l<24:17> el<24:18>
                          n<> u<168> t<Primary_literal> p<169> c<167> l<24:17> el<24:18>
                            n<1> u<167> t<INT_CONST> p<168> l<24:17> el<24:18>
                      n<> u<175> t<BinOp_ShiftLeft> p<176> s<174> l<24:19> el<24:21>
                      n<> u<174> t<Expression> p<176> c<173> l<24:22> el<24:24>
                        n<> u<173> t<Primary> p<174> c<172> l<24:22> el<24:24>
                          n<> u<172> t<Primary_literal> p<173> c<171> l<24:22> el<24:24>
                            n<15> u<171> t<INT_CONST> p<172> l<24:22> el<24:24>
        n<// Expected 16'b1000000000000000; OK> u<183> t<LINE_COMMENT> p<278> s<210> l<24:27> el<24:63>
        n<> u<210> t<Non_port_module_item> p<278> c<209> s<211> l<25:3> el<25:29>
          n<> u<209> t<Module_or_generate_item> p<210> c<208> l<25:3> el<25:29>
            n<> u<208> t<Module_common_item> p<209> c<207> l<25:3> el<25:29>
              n<> u<207> t<Continuous_assign> p<208> c<206> l<25:3> el<25:29>
                n<> u<206> t<Net_assignment_list> p<207> c<205> l<25:10> el<25:28>
                  n<> u<205> t<Net_assignment> p<206> c<188> l<25:10> el<25:28>
                    n<> u<188> t<Net_lvalue> p<205> c<185> s<204> l<25:10> el<25:14>
                      n<> u<185> t<Ps_or_hierarchical_identifier> p<188> c<184> s<187> l<25:10> el<25:14>
                        n<out4> u<184> t<STRING_CONST> p<185> l<25:10> el<25:14>
                      n<> u<187> t<Constant_select> p<188> c<186> l<25:15> el<25:15>
                        n<> u<186> t<Constant_bit_select> p<187> l<25:15> el<25:15>
                    n<> u<204> t<Expression> p<205> c<203> l<25:17> el<25:28>
                      n<> u<203> t<Primary> p<204> c<202> l<25:17> el<25:28>
                        n<> u<202> t<Cast> p<203> c<191> l<25:17> el<25:28>
                          n<> u<191> t<Casting_type> p<202> c<190> s<201> l<25:17> el<25:18>
                            n<> u<190> t<Primary_literal> p<191> c<189> l<25:17> el<25:18>
                              n<8> u<189> t<INT_CONST> p<190> l<25:17> el<25:18>
                          n<> u<201> t<Expression> p<202> c<195> l<25:20> el<25:27>
                            n<> u<195> t<Expression> p<201> c<194> s<200> l<25:20> el<25:21>
                              n<> u<194> t<Primary> p<195> c<193> l<25:20> el<25:21>
                                n<> u<193> t<Primary_literal> p<194> c<192> l<25:20> el<25:21>
                                  n<1> u<192> t<INT_CONST> p<193> l<25:20> el<25:21>
                            n<> u<200> t<BinOp_ShiftLeft> p<201> s<199> l<25:22> el<25:24>
                            n<> u<199> t<Expression> p<201> c<198> l<25:25> el<25:27>
                              n<> u<198> t<Primary> p<199> c<197> l<25:25> el<25:27>
                                n<> u<197> t<Primary_literal> p<198> c<196> l<25:25> el<25:27>
                                  n<15> u<196> t<INT_CONST> p<197> l<25:25> el<25:27>
        n<// Expected 16'b0000000000000000; NOT OK> u<211> t<LINE_COMMENT> p<278> s<244> l<25:31> el<25:71>
        n<> u<244> t<Non_port_module_item> p<278> c<243> s<245> l<26:3> el<26:34>
          n<> u<243> t<Module_or_generate_item> p<244> c<242> l<26:3> el<26:34>
            n<> u<242> t<Module_common_item> p<243> c<241> l<26:3> el<26:34>
              n<> u<241> t<Continuous_assign> p<242> c<240> l<26:3> el<26:34>
                n<> u<240> t<Net_assignment_list> p<241> c<239> l<26:10> el<26:33>
                  n<> u<239> t<Net_assignment> p<240> c<216> l<26:10> el<26:33>
                    n<> u<216> t<Net_lvalue> p<239> c<213> s<238> l<26:10> el<26:14>
                      n<> u<213> t<Ps_or_hierarchical_identifier> p<216> c<212> s<215> l<26:10> el<26:14>
                        n<out5> u<212> t<STRING_CONST> p<213> l<26:10> el<26:14>
                      n<> u<215> t<Constant_select> p<216> c<214> l<26:15> el<26:15>
                        n<> u<214> t<Constant_bit_select> p<215> l<26:15> el<26:15>
                    n<> u<238> t<Expression> p<239> c<237> l<26:17> el<26:33>
                      n<> u<237> t<Primary> p<238> c<236> l<26:17> el<26:33>
                        n<> u<236> t<Cast> p<237> c<219> l<26:17> el<26:33>
                          n<> u<219> t<Casting_type> p<236> c<218> s<235> l<26:17> el<26:19>
                            n<> u<218> t<Primary_literal> p<219> c<217> l<26:17> el<26:19>
                              n<16> u<217> t<INT_CONST> p<218> l<26:17> el<26:19>
                          n<> u<235> t<Expression> p<236> c<234> l<26:21> el<26:32>
                            n<> u<234> t<Primary> p<235> c<233> l<26:21> el<26:32>
                              n<> u<233> t<Cast> p<234> c<222> l<26:21> el<26:32>
                                n<> u<222> t<Casting_type> p<233> c<221> s<232> l<26:21> el<26:22>
                                  n<> u<221> t<Primary_literal> p<222> c<220> l<26:21> el<26:22>
                                    n<8> u<220> t<INT_CONST> p<221> l<26:21> el<26:22>
                                n<> u<232> t<Expression> p<233> c<226> l<26:24> el<26:31>
                                  n<> u<226> t<Expression> p<232> c<225> s<231> l<26:24> el<26:25>
                                    n<> u<225> t<Primary> p<226> c<224> l<26:24> el<26:25>
                                      n<> u<224> t<Primary_literal> p<225> c<223> l<26:24> el<26:25>
                                        n<1> u<223> t<INT_CONST> p<224> l<26:24> el<26:25>
                                  n<> u<231> t<BinOp_ShiftLeft> p<232> s<230> l<26:26> el<26:28>
                                  n<> u<230> t<Expression> p<232> c<229> l<26:29> el<26:31>
                                    n<> u<229> t<Primary> p<230> c<228> l<26:29> el<26:31>
                                      n<> u<228> t<Primary_literal> p<229> c<227> l<26:29> el<26:31>
                                        n<15> u<227> t<INT_CONST> p<228> l<26:29> el<26:31>
        n<// Expected 16'b0000000000000000; NOT OK> u<245> t<LINE_COMMENT> p<278> s<274> l<26:36> el<26:76>
        n<> u<274> t<Non_port_module_item> p<278> c<273> s<275> l<27:3> el<27:31>
          n<> u<273> t<Module_or_generate_item> p<274> c<272> l<27:3> el<27:31>
            n<> u<272> t<Module_common_item> p<273> c<271> l<27:3> el<27:31>
              n<> u<271> t<Continuous_assign> p<272> c<270> l<27:3> el<27:31>
                n<> u<270> t<Net_assignment_list> p<271> c<269> l<27:10> el<27:30>
                  n<> u<269> t<Net_assignment> p<270> c<250> l<27:10> el<27:30>
                    n<> u<250> t<Net_lvalue> p<269> c<247> s<268> l<27:10> el<27:14>
                      n<> u<247> t<Ps_or_hierarchical_identifier> p<250> c<246> s<249> l<27:10> el<27:14>
                        n<out6> u<246> t<STRING_CONST> p<247> l<27:10> el<27:14>
                      n<> u<249> t<Constant_select> p<250> c<248> l<27:15> el<27:15>
                        n<> u<248> t<Constant_bit_select> p<249> l<27:15> el<27:15>
                    n<> u<268> t<Expression> p<269> c<267> l<27:17> el<27:30>
                      n<> u<267> t<Primary> p<268> c<266> l<27:17> el<27:30>
                        n<> u<266> t<Multiple_concatenation> p<267> c<254> l<27:17> el<27:30>
                          n<> u<254> t<Expression> p<266> c<253> s<265> l<27:18> el<27:19>
                            n<> u<253> t<Primary> p<254> c<252> l<27:18> el<27:19>
                              n<> u<252> t<Primary_literal> p<253> c<251> l<27:18> el<27:19>
                                n<8> u<251> t<INT_CONST> p<252> l<27:18> el<27:19>
                          n<> u<265> t<Concatenation> p<266> c<264> l<27:19> el<27:29>
                            n<> u<264> t<Expression> p<265> c<263> l<27:20> el<27:28>
                              n<> u<263> t<Primary> p<264> c<262> l<27:20> el<27:28>
                                n<> u<262> t<Cast> p<263> c<257> l<27:20> el<27:28>
                                  n<> u<257> t<Casting_type> p<262> c<256> s<261> l<27:20> el<27:21>
                                    n<> u<256> t<Primary_literal> p<257> c<255> l<27:20> el<27:21>
                                      n<2> u<255> t<INT_CONST> p<256> l<27:20> el<27:21>
                                  n<> u<261> t<Expression> p<262> c<260> l<27:23> el<27:27>
                                    n<> u<260> t<Primary> p<261> c<259> l<27:23> el<27:27>
                                      n<> u<259> t<Primary_literal> p<260> c<258> l<27:23> el<27:27>
                                        n<> u<258> t<Number_1Tickb1> p<259> l<27:23> el<27:27>
        n<// Expected 16'b0101010101010101; NOT OK> u<275> t<LINE_COMMENT> p<278> s<277> l<27:33> el<27:73>
        n<> u<277> t<ENDMODULE> p<278> s<276> l<29:1> el<29:10>
        n<static_size_casting> u<276> t<STRING_CONST> p<278> l<29:13> el<29:32>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ContAssignConst/dut.sv:10:1: No timescale set for "static_size_casting".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ContAssignConst/dut.sv:10:1: Compile module "work@static_size_casting".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitTypespec                                            1
Constant                                              41
ContAssign                                             6
Design                                                 1
Identifier                                             1
IntTypespec                                           40
IntegerTypespec                                        5
LogicTypespec                                         12
Module                                                 1
ModuleTypespec                                         1
Net                                                    6
Operation                                             12
Port                                                   6
Range                                                 12
RefObj                                                 6
RefTypespec                                           58
SourceFile                                             1
------------------------------------------------------------
Total:                                               210
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ContAssignConst/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@static_size_casting), line:10:8, endln:10:27
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:work@static_size_casting
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
  |vpiTypespec:
  \_IntegerTypespec: , line:21:17, endln:21:18
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiValue:
    \_Constant: , line:21:17, endln:21:18
      |vpiParent:
      \_IntegerTypespec: , line:21:17, endln:21:18
      |vpiTypespec:
      \_RefTypespec: (work@static_size_casting), line:21:17, endln:21:18
        |vpiParent:
        \_Constant: , line:21:17, endln:21:18
        |vpiFullName:work@static_size_casting
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:6
      |vpiSize:1
      |vpiDecompile:1'd8
      |vpiValue:8
  |vpiTypespec:
  \_IntegerTypespec: , line:26:17, endln:26:19
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiValue:
    \_Constant: , line:26:17, endln:26:19
      |vpiParent:
      \_IntegerTypespec: , line:26:17, endln:26:19
      |vpiTypespec:
      \_RefTypespec: (work@static_size_casting), line:26:17, endln:26:19
        |vpiParent:
        \_Constant: , line:26:17, endln:26:19
        |vpiFullName:work@static_size_casting
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:6
      |vpiSize:2
      |vpiDecompile:2'd16
      |vpiValue:16
  |vpiTypespec:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
  |vpiTypespec:
  \_IntegerTypespec: , line:27:20, endln:27:21
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiValue:
    \_Constant: , line:27:20, endln:27:21
      |vpiParent:
      \_IntegerTypespec: , line:27:20, endln:27:21
      |vpiTypespec:
      \_RefTypespec: (work@static_size_casting), line:27:20, endln:27:21
        |vpiParent:
        \_Constant: , line:27:20, endln:27:21
        |vpiFullName:work@static_size_casting
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:6
      |vpiSize:1
      |vpiDecompile:1'd2
      |vpiValue:2
  |vpiTypespec:
  \_LogicTypespec: , line:11:13, endln:11:17
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:11:18, endln:11:24
      |vpiParent:
      \_LogicTypespec: , line:11:13, endln:11:17
      |vpiLeftRange:
      \_Constant: , line:11:20, endln:11:21
        |vpiParent:
        \_Range: , line:11:18, endln:11:24
        |vpiTypespec:
        \_RefTypespec: (work@static_size_casting), line:11:20, endln:11:21
          |vpiParent:
          \_Constant: , line:11:20, endln:11:21
          |vpiFullName:work@static_size_casting
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:7
        |vpiValue:7
      |vpiRightRange:
      \_Constant: , line:11:22, endln:11:23
        |vpiParent:
        \_Range: , line:11:18, endln:11:24
        |vpiTypespec:
        \_RefTypespec: (work@static_size_casting), line:11:22, endln:11:23
          |vpiParent:
          \_Constant: , line:11:22, endln:11:23
          |vpiFullName:work@static_size_casting
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiTypespec:
  \_LogicTypespec: , line:13:13, endln:13:17
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiRange:
    \_Range: , line:13:18, endln:13:24
      |vpiParent:
      \_LogicTypespec: , line:13:13, endln:13:17
      |vpiLeftRange:
      \_Constant: , line:13:19, endln:13:21
        |vpiParent:
        \_Range: , line:13:18, endln:13:24
        |vpiTypespec:
        \_RefTypespec: (work@static_size_casting), line:13:19, endln:13:21
          |vpiParent:
          \_Constant: , line:13:19, endln:13:21
          |vpiFullName:work@static_size_casting
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:15
        |vpiValue:15
      |vpiRightRange:
      \_Constant: , line:13:22, endln:13:23
        |vpiParent:
        \_Range: , line:13:18, endln:13:24
        |vpiTypespec:
        \_RefTypespec: (work@static_size_casting), line:13:22, endln:13:23
          |vpiParent:
          \_Constant: , line:13:22, endln:13:23
          |vpiFullName:work@static_size_casting
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |vpiValue:0
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntegerTypespec: , line:21:17, endln:21:18
  |vpiImportTypespec:
  \_IntegerTypespec: , line:26:17, endln:26:19
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_IntegerTypespec: , line:27:20, endln:27:21
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:13, endln:11:17
  |vpiImportTypespec:
  \_Net: (work@static_size_casting.out1), line:11:25, endln:11:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out1), line:11:13, endln:11:17
      |vpiParent:
      \_Net: (work@static_size_casting.out1), line:11:25, endln:11:29
      |vpiFullName:work@static_size_casting.out1
      |vpiActual:
      \_LogicTypespec: , line:11:13, endln:11:17
    |vpiName:out1
    |vpiFullName:work@static_size_casting.out1
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@static_size_casting.out2), line:12:25, endln:12:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out2), line:12:13, endln:12:17
      |vpiParent:
      \_Net: (work@static_size_casting.out2), line:12:25, endln:12:29
      |vpiFullName:work@static_size_casting.out2
      |vpiActual:
      \_LogicTypespec: , line:11:13, endln:11:17
    |vpiName:out2
    |vpiFullName:work@static_size_casting.out2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:13, endln:13:17
  |vpiImportTypespec:
  \_Net: (work@static_size_casting.out3), line:13:25, endln:13:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out3), line:13:13, endln:13:17
      |vpiParent:
      \_Net: (work@static_size_casting.out3), line:13:25, endln:13:29
      |vpiFullName:work@static_size_casting.out3
      |vpiActual:
      \_LogicTypespec: , line:13:13, endln:13:17
    |vpiName:out3
    |vpiFullName:work@static_size_casting.out3
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@static_size_casting.out4), line:14:24, endln:14:28
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out4), line:14:12, endln:14:16
      |vpiParent:
      \_Net: (work@static_size_casting.out4), line:14:24, endln:14:28
      |vpiFullName:work@static_size_casting.out4
      |vpiActual:
      \_LogicTypespec: , line:13:13, endln:13:17
    |vpiName:out4
    |vpiFullName:work@static_size_casting.out4
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@static_size_casting.out5), line:15:25, endln:15:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out5), line:15:13, endln:15:17
      |vpiParent:
      \_Net: (work@static_size_casting.out5), line:15:25, endln:15:29
      |vpiFullName:work@static_size_casting.out5
      |vpiActual:
      \_LogicTypespec: , line:13:13, endln:13:17
    |vpiName:out5
    |vpiFullName:work@static_size_casting.out5
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@static_size_casting.out6), line:16:24, endln:16:28
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out6), line:16:12, endln:16:16
      |vpiParent:
      \_Net: (work@static_size_casting.out6), line:16:24, endln:16:28
      |vpiFullName:work@static_size_casting.out6
      |vpiActual:
      \_LogicTypespec: , line:13:13, endln:13:17
    |vpiName:out6
    |vpiFullName:work@static_size_casting.out6
    |vpiNetType:1
  |vpiDefName:work@static_size_casting
  |vpiNet:
  \_Net: (work@static_size_casting.out1), line:11:25, endln:11:29
  |vpiNet:
  \_Net: (work@static_size_casting.out2), line:12:25, endln:12:29
  |vpiNet:
  \_Net: (work@static_size_casting.out3), line:13:25, endln:13:29
  |vpiNet:
  \_Net: (work@static_size_casting.out4), line:14:24, endln:14:28
  |vpiNet:
  \_Net: (work@static_size_casting.out5), line:15:25, endln:15:29
  |vpiNet:
  \_Net: (work@static_size_casting.out6), line:16:24, endln:16:28
  |vpiPort:
  \_Port: (out1), line:11:25, endln:11:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out1), line:11:13, endln:11:17
      |vpiParent:
      \_Port: (out1), line:11:25, endln:11:29
      |vpiFullName:work@static_size_casting.out1
      |vpiActual:
      \_LogicTypespec: , line:11:13, endln:11:17
  |vpiPort:
  \_Port: (out2), line:12:25, endln:12:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out2
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out2), line:12:13, endln:12:17
      |vpiParent:
      \_Port: (out2), line:12:25, endln:12:29
      |vpiFullName:work@static_size_casting.out2
      |vpiActual:
      \_LogicTypespec: , line:11:13, endln:11:17
  |vpiPort:
  \_Port: (out3), line:13:25, endln:13:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out3
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out3), line:13:13, endln:13:17
      |vpiParent:
      \_Port: (out3), line:13:25, endln:13:29
      |vpiFullName:work@static_size_casting.out3
      |vpiActual:
      \_LogicTypespec: , line:13:13, endln:13:17
  |vpiPort:
  \_Port: (out4), line:14:24, endln:14:28
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out4
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out4), line:14:12, endln:14:16
      |vpiParent:
      \_Port: (out4), line:14:24, endln:14:28
      |vpiFullName:work@static_size_casting.out4
      |vpiActual:
      \_LogicTypespec: , line:13:13, endln:13:17
  |vpiPort:
  \_Port: (out5), line:15:25, endln:15:29
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out5
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out5), line:15:13, endln:15:17
      |vpiParent:
      \_Port: (out5), line:15:25, endln:15:29
      |vpiFullName:work@static_size_casting.out5
      |vpiActual:
      \_LogicTypespec: , line:13:13, endln:13:17
  |vpiPort:
  \_Port: (out6), line:16:24, endln:16:28
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiName:out6
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@static_size_casting.out6), line:16:12, endln:16:16
      |vpiParent:
      \_Port: (out6), line:16:24, endln:16:28
      |vpiFullName:work@static_size_casting.out6
      |vpiActual:
      \_LogicTypespec: , line:13:13, endln:13:17
  |vpiContAssign:
  \_ContAssign: , line:20:10, endln:20:24
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiLhs:
    \_RefObj: (work@static_size_casting.out1), line:20:10, endln:20:14
      |vpiParent:
      \_ContAssign: , line:20:10, endln:20:24
      |vpiName:out1
      |vpiFullName:work@static_size_casting.out1
      |vpiActual:
      \_Net: (work@static_size_casting.out1), line:11:25, endln:11:29
    |vpiRhs:
    \_Operation: , line:20:17, endln:20:24
      |vpiParent:
      \_ContAssign: , line:20:10, endln:20:24
      |vpiOpType:22
      |vpiOperand:
      \_Constant: , line:20:17, endln:20:18
        |vpiParent:
        \_Operation: , line:20:17, endln:20:24
        |vpiTypespec:
        \_RefTypespec: (work@static_size_casting), line:20:17, endln:20:18
          |vpiParent:
          \_Constant: , line:20:17, endln:20:18
          |vpiFullName:work@static_size_casting
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:1
        |vpiValue:1
      |vpiOperand:
      \_Constant: , line:20:22, endln:20:24
        |vpiParent:
        \_Operation: , line:20:17, endln:20:24
        |vpiTypespec:
        \_RefTypespec: (work@static_size_casting), line:20:22, endln:20:24
          |vpiParent:
          \_Constant: , line:20:22, endln:20:24
          |vpiFullName:work@static_size_casting
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:15
        |vpiValue:15
  |vpiContAssign:
  \_ContAssign: , line:21:10, endln:21:28
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiLhs:
    \_RefObj: (work@static_size_casting.out2), line:21:10, endln:21:14
      |vpiParent:
      \_ContAssign: , line:21:10, endln:21:28
      |vpiName:out2
      |vpiFullName:work@static_size_casting.out2
      |vpiActual:
      \_Net: (work@static_size_casting.out2), line:12:25, endln:12:29
    |vpiRhs:
    \_Operation: , line:21:17, endln:21:28
      |vpiParent:
      \_ContAssign: , line:21:10, endln:21:28
      |vpiTypespec:
      \_RefTypespec: (work@static_size_casting), line:21:17, endln:21:18
        |vpiParent:
        \_Operation: , line:21:17, endln:21:28
        |vpiFullName:work@static_size_casting
        |vpiActual:
        \_IntegerTypespec: , line:21:17, endln:21:18
      |vpiOpType:67
      |vpiOperand:
      \_Operation: , line:21:20, endln:21:27
        |vpiParent:
        \_Operation: , line:21:17, endln:21:28
        |vpiOpType:22
        |vpiOperand:
        \_Constant: , line:21:20, endln:21:21
          |vpiParent:
          \_Operation: , line:21:20, endln:21:27
          |vpiTypespec:
          \_RefTypespec: (work@static_size_casting), line:21:20, endln:21:21
            |vpiParent:
            \_Constant: , line:21:20, endln:21:21
            |vpiFullName:work@static_size_casting
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |vpiValue:1
        |vpiOperand:
        \_Constant: , line:21:25, endln:21:27
          |vpiParent:
          \_Operation: , line:21:20, endln:21:27
          |vpiTypespec:
          \_RefTypespec: (work@static_size_casting), line:21:25, endln:21:27
            |vpiParent:
            \_Constant: , line:21:25, endln:21:27
            |vpiFullName:work@static_size_casting
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:15
          |vpiValue:15
  |vpiContAssign:
  \_ContAssign: , line:24:10, endln:24:24
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiLhs:
    \_RefObj: (work@static_size_casting.out3), line:24:10, endln:24:14
      |vpiParent:
      \_ContAssign: , line:24:10, endln:24:24
      |vpiName:out3
      |vpiFullName:work@static_size_casting.out3
      |vpiActual:
      \_Net: (work@static_size_casting.out3), line:13:25, endln:13:29
    |vpiRhs:
    \_Operation: , line:24:17, endln:24:24
      |vpiParent:
      \_ContAssign: , line:24:10, endln:24:24
      |vpiOpType:22
      |vpiOperand:
      \_Constant: , line:24:17, endln:24:18
        |vpiParent:
        \_Operation: , line:24:17, endln:24:24
        |vpiTypespec:
        \_RefTypespec: (work@static_size_casting), line:24:17, endln:24:18
          |vpiParent:
          \_Constant: , line:24:17, endln:24:18
          |vpiFullName:work@static_size_casting
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:1
        |vpiValue:1
      |vpiOperand:
      \_Constant: , line:24:22, endln:24:24
        |vpiParent:
        \_Operation: , line:24:17, endln:24:24
        |vpiTypespec:
        \_RefTypespec: (work@static_size_casting), line:24:22, endln:24:24
          |vpiParent:
          \_Constant: , line:24:22, endln:24:24
          |vpiFullName:work@static_size_casting
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:15
        |vpiValue:15
  |vpiContAssign:
  \_ContAssign: , line:25:10, endln:25:28
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiLhs:
    \_RefObj: (work@static_size_casting.out4), line:25:10, endln:25:14
      |vpiParent:
      \_ContAssign: , line:25:10, endln:25:28
      |vpiName:out4
      |vpiFullName:work@static_size_casting.out4
      |vpiActual:
      \_Net: (work@static_size_casting.out4), line:14:24, endln:14:28
    |vpiRhs:
    \_Operation: , line:25:17, endln:25:28
      |vpiParent:
      \_ContAssign: , line:25:10, endln:25:28
      |vpiTypespec:
      \_RefTypespec: (work@static_size_casting), line:25:17, endln:25:18
        |vpiParent:
        \_Operation: , line:25:17, endln:25:28
        |vpiFullName:work@static_size_casting
        |vpiActual:
        \_IntegerTypespec: , line:21:17, endln:21:18
      |vpiOpType:67
      |vpiOperand:
      \_Operation: , line:25:20, endln:25:27
        |vpiParent:
        \_Operation: , line:25:17, endln:25:28
        |vpiOpType:22
        |vpiOperand:
        \_Constant: , line:25:20, endln:25:21
          |vpiParent:
          \_Operation: , line:25:20, endln:25:27
          |vpiTypespec:
          \_RefTypespec: (work@static_size_casting), line:25:20, endln:25:21
            |vpiParent:
            \_Constant: , line:25:20, endln:25:21
            |vpiFullName:work@static_size_casting
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:1
          |vpiValue:1
        |vpiOperand:
        \_Constant: , line:25:25, endln:25:27
          |vpiParent:
          \_Operation: , line:25:20, endln:25:27
          |vpiTypespec:
          \_RefTypespec: (work@static_size_casting), line:25:25, endln:25:27
            |vpiParent:
            \_Constant: , line:25:25, endln:25:27
            |vpiFullName:work@static_size_casting
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:15
          |vpiValue:15
  |vpiContAssign:
  \_ContAssign: , line:26:10, endln:26:33
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiLhs:
    \_RefObj: (work@static_size_casting.out5), line:26:10, endln:26:14
      |vpiParent:
      \_ContAssign: , line:26:10, endln:26:33
      |vpiName:out5
      |vpiFullName:work@static_size_casting.out5
      |vpiActual:
      \_Net: (work@static_size_casting.out5), line:15:25, endln:15:29
    |vpiRhs:
    \_Operation: , line:26:17, endln:26:33
      |vpiParent:
      \_ContAssign: , line:26:10, endln:26:33
      |vpiTypespec:
      \_RefTypespec: (work@static_size_casting), line:26:17, endln:26:19
        |vpiParent:
        \_Operation: , line:26:17, endln:26:33
        |vpiFullName:work@static_size_casting
        |vpiActual:
        \_IntegerTypespec: , line:26:17, endln:26:19
      |vpiOpType:67
      |vpiOperand:
      \_Operation: , line:26:21, endln:26:32
        |vpiParent:
        \_Operation: , line:26:17, endln:26:33
        |vpiTypespec:
        \_RefTypespec: (work@static_size_casting), line:26:21, endln:26:22
          |vpiParent:
          \_Operation: , line:26:21, endln:26:32
          |vpiFullName:work@static_size_casting
          |vpiActual:
          \_IntegerTypespec: , line:21:17, endln:21:18
        |vpiOpType:67
        |vpiOperand:
        \_Operation: , line:26:24, endln:26:31
          |vpiParent:
          \_Operation: , line:26:21, endln:26:32
          |vpiOpType:22
          |vpiOperand:
          \_Constant: , line:26:24, endln:26:25
            |vpiParent:
            \_Operation: , line:26:24, endln:26:31
            |vpiTypespec:
            \_RefTypespec: (work@static_size_casting), line:26:24, endln:26:25
              |vpiParent:
              \_Constant: , line:26:24, endln:26:25
              |vpiFullName:work@static_size_casting
              |vpiActual:
              \_IntTypespec: 
            |vpiConstType:9
            |vpiSize:64
            |vpiDecompile:1
            |vpiValue:1
          |vpiOperand:
          \_Constant: , line:26:29, endln:26:31
            |vpiParent:
            \_Operation: , line:26:24, endln:26:31
            |vpiTypespec:
            \_RefTypespec: (work@static_size_casting), line:26:29, endln:26:31
              |vpiParent:
              \_Constant: , line:26:29, endln:26:31
              |vpiFullName:work@static_size_casting
              |vpiActual:
              \_IntTypespec: 
            |vpiConstType:9
            |vpiSize:64
            |vpiDecompile:15
            |vpiValue:15
  |vpiContAssign:
  \_ContAssign: , line:27:10, endln:27:30
    |vpiParent:
    \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
    |vpiLhs:
    \_RefObj: (work@static_size_casting.out6), line:27:10, endln:27:14
      |vpiParent:
      \_ContAssign: , line:27:10, endln:27:30
      |vpiName:out6
      |vpiFullName:work@static_size_casting.out6
      |vpiActual:
      \_Net: (work@static_size_casting.out6), line:16:24, endln:16:28
    |vpiRhs:
    \_Operation: , line:27:17, endln:27:30
      |vpiParent:
      \_ContAssign: , line:27:10, endln:27:30
      |vpiOpType:34
      |vpiOperand:
      \_Constant: , line:27:18, endln:27:19
        |vpiParent:
        \_Operation: , line:27:17, endln:27:30
        |vpiTypespec:
        \_RefTypespec: (work@static_size_casting), line:27:18, endln:27:19
          |vpiParent:
          \_Constant: , line:27:18, endln:27:19
          |vpiFullName:work@static_size_casting
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:8
        |vpiValue:8
      |vpiOperand:
      \_Operation: , line:27:19, endln:27:29
        |vpiParent:
        \_Operation: , line:27:17, endln:27:30
        |vpiOpType:33
        |vpiOperand:
        \_Operation: , line:27:20, endln:27:28
          |vpiParent:
          \_Operation: , line:27:19, endln:27:29
          |vpiTypespec:
          \_RefTypespec: (work@static_size_casting), line:27:20, endln:27:21
            |vpiParent:
            \_Operation: , line:27:20, endln:27:28
            |vpiFullName:work@static_size_casting
            |vpiActual:
            \_IntegerTypespec: , line:27:20, endln:27:21
          |vpiOpType:67
          |vpiOperand:
          \_Constant: , line:27:23, endln:27:27
            |vpiParent:
            \_Operation: , line:27:20, endln:27:28
            |vpiTypespec:
            \_RefTypespec: (work@static_size_casting), line:27:23, endln:27:27
              |vpiParent:
              \_Constant: , line:27:23, endln:27:27
              |vpiFullName:work@static_size_casting
              |vpiActual:
              \_BitTypespec: 
            |vpiConstType:3
            |vpiSize:1
            |vpiDecompile:1'b1
            |vpiValue:1
  |vpiEndLabel:static_size_casting
|vpiTypespec:
\_ModuleTypespec: (work@static_size_casting)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@static_size_casting
  |vpiModule:
  \_Module: work@static_size_casting (work@static_size_casting), file:${SURELOG_DIR}/tests/ContAssignConst/dut.sv, line:10:1, endln:29:32
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/ContAssignConst/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/ContAssignConst/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
Constant                            19      14       6        11
IntTypespec                          1       2       1         0
Operation                           12       2       0        10
RefTypespec                         36      22       2        16
----------------------------------------------------------------
Others                              37      37       0         0
----------------------------------------------------------------
                                   105      77       9        37
===================== END REDUCTION RESULT =====================
