/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [9:0] _03_;
  wire [2:0] _04_;
  wire [6:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [38:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [30:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [21:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = celloutsig_0_33z ? celloutsig_0_8z[9] : celloutsig_0_23z[0];
  assign celloutsig_0_6z = ~(celloutsig_0_0z[2] | celloutsig_0_3z);
  assign celloutsig_1_1z = ~(in_data[127] | celloutsig_1_0z);
  assign celloutsig_1_10z = ~(celloutsig_1_4z | celloutsig_1_6z);
  assign celloutsig_1_13z = ~(celloutsig_1_2z[9] | celloutsig_1_12z[4]);
  assign celloutsig_0_24z = ~(_00_ | celloutsig_0_19z);
  assign celloutsig_0_36z = celloutsig_0_1z[4] | ~(celloutsig_0_15z[2]);
  assign celloutsig_0_21z = celloutsig_0_9z[6] | ~(in_data[45]);
  assign celloutsig_0_30z = celloutsig_0_16z | ~(celloutsig_0_0z[1]);
  assign celloutsig_0_32z = celloutsig_0_14z | celloutsig_0_16z;
  assign celloutsig_0_33z = celloutsig_0_4z | celloutsig_0_15z[1];
  assign celloutsig_0_16z = celloutsig_0_10z[2] | celloutsig_0_8z[0];
  assign celloutsig_0_3z = ~(celloutsig_0_1z[2] ^ celloutsig_0_2z[26]);
  assign celloutsig_0_70z = ~(celloutsig_0_25z ^ celloutsig_0_27z);
  assign celloutsig_0_19z = ~(_01_ ^ celloutsig_0_8z[3]);
  assign celloutsig_0_27z = ~(celloutsig_0_5z ^ in_data[26]);
  assign celloutsig_0_0z = in_data[9:3] + in_data[55:49];
  assign celloutsig_0_39z = { celloutsig_0_8z[8:5], celloutsig_0_27z } + { celloutsig_0_2z[18:15], celloutsig_0_24z };
  assign celloutsig_1_12z = { celloutsig_1_9z[3], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z } + { celloutsig_1_2z[7], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_14z[8:1], celloutsig_1_1z, celloutsig_1_0z } + in_data[126:117];
  reg [3:0] _25_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_11z)
    if (!celloutsig_1_11z) _25_ <= 4'h0;
    else _25_ <= { celloutsig_0_55z, celloutsig_0_46z, celloutsig_0_55z, celloutsig_0_40z };
  assign out_data[35:32] = _25_;
  reg [9:0] _26_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_11z)
    if (!celloutsig_1_11z) _26_ <= 10'h000;
    else _26_ <= { in_data[71], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z };
  assign { _03_[9], _02_[6:5], _00_, _02_[3:0], _03_[1:0] } = _26_;
  reg [2:0] _27_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 3'h0;
    else _27_ <= { _02_[1:0], _03_[1] };
  assign { _04_[2], _01_, _04_[0] } = _27_;
  assign celloutsig_0_9z = in_data[87:70] & { in_data[30:17], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_8z[7:3], celloutsig_0_5z, celloutsig_0_12z } & { celloutsig_0_13z[19:14], celloutsig_0_16z };
  assign celloutsig_0_8z = in_data[10:1] / { 1'h1, in_data[59:52], celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[11:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[34:12], celloutsig_0_0z[6:1], in_data[0] };
  assign celloutsig_0_12z = in_data[9:4] <= celloutsig_0_9z[12:7];
  assign celloutsig_0_35z = { celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_7z } || { _01_, _04_[0], celloutsig_0_27z };
  assign celloutsig_0_31z = { celloutsig_0_8z[8:5], celloutsig_0_21z, celloutsig_0_6z } < { celloutsig_0_9z[4:2], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_0_40z = { _02_[3:0], _03_[1:0], celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_36z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_12z } < { _02_[3:2], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_0z, _04_[2], _01_, _04_[0] };
  assign celloutsig_0_4z = { in_data[87:86], celloutsig_0_1z } < { in_data[53:48], celloutsig_0_3z };
  assign celloutsig_1_8z = celloutsig_1_5z < celloutsig_1_7z[10:2];
  assign celloutsig_0_20z = { _01_, _04_[0], celloutsig_0_5z, celloutsig_0_15z } < celloutsig_0_2z[12:6];
  assign celloutsig_1_9z = { celloutsig_1_7z[10:7], celloutsig_1_4z, celloutsig_1_6z } % { 1'h1, celloutsig_1_2z[3:0], in_data[96] };
  assign celloutsig_0_13z = { _02_[5], _00_, _02_[3:0], _03_[1], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_6z } % { 1'h1, celloutsig_0_1z, _03_[9], _02_[6:5], _00_, _02_[3:0], _03_[1:0], _03_[9], _02_[6:5], _00_, _02_[3:0], _03_[1:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_15z = celloutsig_0_0z[3:0] % { 1'h1, celloutsig_0_0z[5:3] };
  assign celloutsig_1_2z = in_data[116] ? in_data[175:166] : { in_data[165:159], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = - { in_data[128:124], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_55z = | { celloutsig_0_3z, celloutsig_0_39z, celloutsig_0_27z };
  assign celloutsig_0_7z = | { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_4z = | { celloutsig_1_2z[6:0], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_22z = | { celloutsig_0_2z[19:8], celloutsig_0_10z };
  assign celloutsig_0_5z = celloutsig_0_1z[1] & celloutsig_0_0z[4];
  assign celloutsig_1_3z = celloutsig_1_0z & in_data[133];
  assign celloutsig_1_11z = celloutsig_1_2z[9] & celloutsig_1_0z;
  assign celloutsig_1_0z = ~^ in_data[180:178];
  assign celloutsig_1_6z = ~^ { celloutsig_1_5z[4:3], celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_5z[1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z } >> { celloutsig_1_5z[8], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = celloutsig_0_0z[5:1] >> celloutsig_0_0z[4:0];
  assign celloutsig_0_10z = celloutsig_0_2z[10:5] >>> celloutsig_0_2z[20:15];
  assign celloutsig_1_5z = in_data[144:136] ^ { celloutsig_1_2z[8:5], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = ~((celloutsig_0_5z & celloutsig_0_8z[5]) | (celloutsig_0_9z[4] & celloutsig_0_12z));
  assign celloutsig_0_25z = ~((celloutsig_0_19z & celloutsig_0_13z[4]) | (_04_[2] & celloutsig_0_5z));
  assign _02_[4] = _00_;
  assign _03_[8:2] = { _02_[6:5], _00_, _02_[3:0] };
  assign _04_[1] = _01_;
  assign { out_data[128], out_data[105:96], out_data[0] } = { celloutsig_1_11z, celloutsig_1_19z, celloutsig_0_70z };
endmodule
