Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat May 31 20:06:20 2025
| Host         : DESKTOP-NAEKFD8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file async_fifo_timing_summary_routed.rpt -pb async_fifo_timing_summary_routed.pb -rpx async_fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : async_fifo
| Device       : xa7a12t-cpg238
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  166         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (166)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (354)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (166)
--------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: rd_clk (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: wr_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (354)
--------------------------------------------------
 There are 354 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  365          inf        0.000                      0                  365           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           365 Endpoints
Min Delay           365 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 4.446ns (48.753%)  route 4.673ns (51.247%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE                         0.000     0.000 r  wr_ptr_reg[2]/C
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.398     0.398 r  wr_ptr_reg[2]/Q
                         net (fo=25, routed)          0.645     1.043    wr_ptr_reg[2]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.248     1.291 r  fifo_full_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.821     2.112    fifo_full_OBUF_inst_i_6_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I2_O)        0.274     2.386 r  fifo_full_OBUF_inst_i_2/O
                         net (fo=17, routed)          0.675     3.060    fifo_full_OBUF_inst_i_2_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I0_O)        0.264     3.324 r  fifo_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.533     5.857    fifo_full_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.262     9.119 r  fifo_full_OBUF_inst/O
                         net (fo=0)                   0.000     9.119    fifo_full
    A18                                                               r  fifo_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.409ns  (logic 4.021ns (47.817%)  route 4.388ns (52.183%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE                         0.000     0.000 r  rd_ptr_reg[2]/C
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  rd_ptr_reg[2]/Q
                         net (fo=23, routed)          1.301     1.649    rd_ptr_reg[2]
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.252     1.901 r  data_out_valid_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.087     4.988    data_out_valid_OBUF
    U6                   OBUF (Prop_obuf_I_O)         3.421     8.409 r  data_out_valid_OBUF_inst/O
                         net (fo=0)                   0.000     8.409    data_out_valid
    U6                                                                r  data_out_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 3.618ns (53.285%)  route 3.172ns (46.715%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE                         0.000     0.000 r  dout_reg[4]/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dout_reg[4]/Q
                         net (fo=1, routed)           3.172     3.551    dout_OBUF[4]
    G1                   OBUF (Prop_obuf_I_O)         3.239     6.790 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.790    dout[4]
    G1                                                                r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.742ns  (logic 3.622ns (53.715%)  route 3.121ns (46.285%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE                         0.000     0.000 r  dout_reg[3]/C
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dout_reg[3]/Q
                         net (fo=1, routed)           3.121     3.500    dout_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.243     6.742 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.742    dout[3]
    G2                                                                r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.579ns  (logic 3.825ns (58.135%)  route 2.754ns (41.865%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE                         0.000     0.000 r  rd_ptr_reg[2]/C
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  rd_ptr_reg[2]/Q
                         net (fo=23, routed)          1.301     1.649    rd_ptr_reg[2]
    SLICE_X2Y26          LUT5 (Prop_lut5_I1_O)        0.239     1.888 r  fifo_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.454     3.341    fifo_empty_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.238     6.579 r  fifo_empty_OBUF_inst/O
                         net (fo=0)                   0.000     6.579    fifo_empty
    P19                                                               r  fifo_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.614ns (55.100%)  route 2.945ns (44.900%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE                         0.000     0.000 r  dout_reg[0]/C
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dout_reg[0]/Q
                         net (fo=1, routed)           2.945     3.324    dout_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         3.235     6.559 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.559    dout[0]
    L3                                                                r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.511ns  (logic 3.675ns (56.441%)  route 2.836ns (43.559%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE                         0.000     0.000 r  dout_reg[2]/C
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dout_reg[2]/Q
                         net (fo=1, routed)           2.836     3.269    dout_OBUF[2]
    L1                   OBUF (Prop_obuf_I_O)         3.242     6.511 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.511    dout[2]
    L1                                                                r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.470ns  (logic 3.663ns (56.608%)  route 2.807ns (43.392%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE                         0.000     0.000 r  dout_reg[1]/C
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dout_reg[1]/Q
                         net (fo=1, routed)           2.807     3.240    dout_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.230     6.470 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.470    dout[1]
    L2                                                                r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.410ns  (logic 3.692ns (57.603%)  route 2.718ns (42.397%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE                         0.000     0.000 r  dout_reg[5]/C
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dout_reg[5]/Q
                         net (fo=1, routed)           2.718     3.151    dout_OBUF[5]
    V3                   OBUF (Prop_obuf_I_O)         3.259     6.410 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.410    dout[5]
    V3                                                                r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.375ns  (logic 3.630ns (56.942%)  route 2.745ns (43.058%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE                         0.000     0.000 r  dout_reg[7]/C
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dout_reg[7]/Q
                         net (fo=1, routed)           2.745     3.124    dout_OBUF[7]
    W3                   OBUF (Prop_obuf_I_O)         3.251     6.375 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.375    dout[7]
    W3                                                                r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rd_ptr_gray_sync1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rd_ptr_gray_sync2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  rd_ptr_gray_sync1_reg[1]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rd_ptr_gray_sync1_reg[1]/Q
                         net (fo=1, routed)           0.055     0.196    rd_ptr_gray_sync1[1]
    SLICE_X3Y27          FDCE                                         r  rd_ptr_gray_sync2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_ptr_gray_sync1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rd_ptr_gray_sync2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  rd_ptr_gray_sync1_reg[2]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rd_ptr_gray_sync1_reg[2]/Q
                         net (fo=1, routed)           0.055     0.196    rd_ptr_gray_sync1[2]
    SLICE_X3Y27          FDCE                                         r  rd_ptr_gray_sync2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_ptr_gray_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rd_ptr_gray_sync1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE                         0.000     0.000 r  rd_ptr_gray_reg[0]/C
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rd_ptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    rd_ptr_gray[0]
    SLICE_X3Y27          FDCE                                         r  rd_ptr_gray_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_ptr_gray_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wr_ptr_gray_sync1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.148ns (56.868%)  route 0.112ns (43.132%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE                         0.000     0.000 r  wr_ptr_gray_reg[2]/C
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  wr_ptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.112     0.260    wr_ptr_gray[2]
    SLICE_X2Y26          FDCE                                         r  wr_ptr_gray_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_ptr_gray_sync1_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wr_ptr_gray_sync2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE                         0.000     0.000 r  wr_ptr_gray_sync1_reg[1]/C
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  wr_ptr_gray_sync1_reg[1]/Q
                         net (fo=1, routed)           0.108     0.272    wr_ptr_gray_sync1[1]
    SLICE_X2Y26          FDCE                                         r  wr_ptr_gray_sync2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_ptr_gray_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rd_ptr_gray_sync1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.766%)  route 0.137ns (49.234%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE                         0.000     0.000 r  rd_ptr_gray_reg[2]/C
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rd_ptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.137     0.278    rd_ptr_gray[2]
    SLICE_X3Y27          FDCE                                         r  rd_ptr_gray_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_ptr_gray_sync1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wr_ptr_gray_sync2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.663%)  route 0.142ns (46.337%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE                         0.000     0.000 r  wr_ptr_gray_sync1_reg[0]/C
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  wr_ptr_gray_sync1_reg[0]/Q
                         net (fo=1, routed)           0.142     0.306    wr_ptr_gray_sync1[0]
    SLICE_X2Y27          FDCE                                         r  wr_ptr_gray_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_ptr_gray_sync1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wr_ptr_gray_sync2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.663%)  route 0.142ns (46.337%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE                         0.000     0.000 r  wr_ptr_gray_sync1_reg[2]/C
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  wr_ptr_gray_sync1_reg[2]/Q
                         net (fo=1, routed)           0.142     0.306    wr_ptr_gray_sync1[2]
    SLICE_X2Y26          FDCE                                         r  wr_ptr_gray_sync2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_ptr_gray_sync1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wr_ptr_gray_sync2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.488%)  route 0.143ns (46.512%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE                         0.000     0.000 r  wr_ptr_gray_sync1_reg[3]/C
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  wr_ptr_gray_sync1_reg[3]/Q
                         net (fo=1, routed)           0.143     0.307    wr_ptr_gray_sync1[3]
    SLICE_X2Y26          FDCE                                         r  wr_ptr_gray_sync2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_ptr_gray_sync1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rd_ptr_gray_sync2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.470%)  route 0.169ns (54.530%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  rd_ptr_gray_sync1_reg[0]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rd_ptr_gray_sync1_reg[0]/Q
                         net (fo=1, routed)           0.169     0.310    rd_ptr_gray_sync1[0]
    SLICE_X3Y27          FDCE                                         r  rd_ptr_gray_sync2_reg[0]/D
  -------------------------------------------------------------------    -------------------





