Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Thu Feb  5 02:55:33 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.829ns (16.015%)  route 4.347ns (83.985%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X39Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/Q
                         net (fo=10, routed)          2.007     2.140    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]_0
    SLICE_X32Y64         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.318 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1/O
                         net (fo=8, routed)           1.708     4.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]_0
    SLICE_X35Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.217 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.245    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_n_0
    SLICE_X35Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.268 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.296    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0_n_0
    SLICE_X35Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.319 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.347    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1_n_0
    SLICE_X35Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.370 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.398    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2_n_0
    SLICE_X35Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.514 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3/CO[4]
                         net (fo=38, routed)          0.460     4.974    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3_n_3
    SLICE_X33Y128        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     5.153 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][3]_i_1__0/O
                         net (fo=1, routed)           0.060     5.213    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][3]_i_1__0_n_0
    SLICE_X33Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X33Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X33Y128        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    10.017    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 0.845ns (16.394%)  route 4.309ns (83.606%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X39Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/Q
                         net (fo=10, routed)          2.007     2.140    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]_0
    SLICE_X32Y64         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.318 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1/O
                         net (fo=8, routed)           1.708     4.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]_0
    SLICE_X35Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.217 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.245    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_n_0
    SLICE_X35Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.268 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.296    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0_n_0
    SLICE_X35Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.319 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.347    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1_n_0
    SLICE_X35Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.370 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.398    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2_n_0
    SLICE_X35Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.514 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3/CO[4]
                         net (fo=38, routed)          0.460     4.974    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3_n_3
    SLICE_X33Y128        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.195     5.169 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][4]_i_1__0/O
                         net (fo=1, routed)           0.022     5.191    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][4]_i_1__0_n_0
    SLICE_X33Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X33Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][4]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X33Y128        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.017    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][4]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -5.191    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 0.824ns (16.019%)  route 4.320ns (83.981%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X39Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/Q
                         net (fo=10, routed)          2.007     2.140    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]_0
    SLICE_X32Y64         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.318 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1/O
                         net (fo=8, routed)           1.708     4.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]_0
    SLICE_X35Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.217 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.245    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_n_0
    SLICE_X35Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.268 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.296    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0_n_0
    SLICE_X35Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.319 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.347    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1_n_0
    SLICE_X35Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.370 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.398    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2_n_0
    SLICE_X35Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.514 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3/CO[4]
                         net (fo=38, routed)          0.433     4.948    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3_n_3
    SLICE_X33Y129        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174     5.122 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][5]_i_1__0/O
                         net (fo=1, routed)           0.059     5.181    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][5]_i_1__0_n_0
    SLICE_X33Y129        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X33Y129        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][5]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X33Y129        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    10.016    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][5]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 0.845ns (16.476%)  route 4.284ns (83.524%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X39Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/Q
                         net (fo=10, routed)          2.007     2.140    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]_0
    SLICE_X32Y64         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.318 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1/O
                         net (fo=8, routed)           1.708     4.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]_0
    SLICE_X35Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.217 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.245    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_n_0
    SLICE_X35Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.268 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.296    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0_n_0
    SLICE_X35Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.319 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.347    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1_n_0
    SLICE_X35Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.370 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.398    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2_n_0
    SLICE_X35Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.514 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3/CO[4]
                         net (fo=38, routed)          0.433     4.948    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3_n_3
    SLICE_X33Y129        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.143 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][6]_i_1__0/O
                         net (fo=1, routed)           0.023     5.166    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][6]_i_1__0_n_0
    SLICE_X33Y129        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X33Y129        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][6]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X33Y129        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    10.016    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][6]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.166    
  -------------------------------------------------------------------
                         slack                                  4.850    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/col_sum_27_fu_410_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.270ns (5.367%)  route 4.761ns (94.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_clk
    SLICE_X23Y142        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/b_reg_6267_pp0_iter41_reg_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y142        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/b_reg_6267_pp0_iter41_reg_reg[1]__0/Q
                         net (fo=101, routed)         1.057     1.189    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/col_sum_fu_518_reg[23]_0
    SLICE_X29Y138        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.174     1.363 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U/col_sum_24_fu_422[23]_i_1/O
                         net (fo=192, routed)         3.704     5.067    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/flow_control_loop_pipe_sequential_init_U_n_11
    SLICE_X16Y158        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/col_sum_27_fu_410_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/ap_clk
    SLICE_X16Y158        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/col_sum_27_fu_410_reg[17]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X16Y158        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/col_sum_27_fu_410_reg[17]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 0.824ns (16.159%)  route 4.275ns (83.841%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X39Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/Q
                         net (fo=10, routed)          2.007     2.140    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]_0
    SLICE_X32Y64         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.318 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1/O
                         net (fo=8, routed)           1.674     3.992    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]_0
    SLICE_X25Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.183 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.211    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_n_0
    SLICE_X25Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.234 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.262    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0_n_0
    SLICE_X25Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.285 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.313    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1_n_0
    SLICE_X25Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.336 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2_n_0
    SLICE_X25Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.480 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3/CO[4]
                         net (fo=38, routed)          0.400     4.880    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3_n_3
    SLICE_X24Y133        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     5.054 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][3]_i_1__1/O
                         net (fo=1, routed)           0.082     5.136    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][3]_i_1__1_n_0
    SLICE_X24Y133        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y133        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X24Y133        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][3]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.136    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 0.766ns (15.039%)  route 4.327ns (84.961%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X39Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/Q
                         net (fo=10, routed)          2.007     2.140    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]_0
    SLICE_X32Y64         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.318 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1/O
                         net (fo=8, routed)           1.708     4.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]_0
    SLICE_X35Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.217 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.245    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_n_0
    SLICE_X35Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.268 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.296    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0_n_0
    SLICE_X35Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.319 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.347    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1_n_0
    SLICE_X35Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.370 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.398    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2_n_0
    SLICE_X35Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.514 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3/CO[4]
                         net (fo=38, routed)          0.442     4.956    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3_n_3
    SLICE_X33Y128        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.116     5.072 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][7]_i_1__0/O
                         net (fo=1, routed)           0.058     5.130    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][7]_i_1__0_n_0
    SLICE_X33Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X33Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][7]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X33Y128        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    10.016    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][7]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.763ns (14.998%)  route 4.324ns (85.002%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X39Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/Q
                         net (fo=10, routed)          2.007     2.140    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]_0
    SLICE_X32Y64         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.318 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1/O
                         net (fo=8, routed)           1.674     3.992    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]_0
    SLICE_X25Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.183 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.211    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_n_0
    SLICE_X25Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.234 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.262    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0_n_0
    SLICE_X25Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.285 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.313    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1_n_0
    SLICE_X25Y136        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.336 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.364    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2_n_0
    SLICE_X25Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.480 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3/CO[4]
                         net (fo=38, routed)          0.454     4.934    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3_n_3
    SLICE_X24Y134        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     5.047 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][15]_i_1__1/O
                         net (fo=1, routed)           0.077     5.124    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][15]_i_1__1_n_0
    SLICE_X24Y134        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X24Y134        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][15]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X24Y134        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U14/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][15]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.766ns (15.080%)  route 4.314ns (84.920%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X39Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/Q
                         net (fo=10, routed)          2.007     2.140    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]_0
    SLICE_X32Y64         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.318 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1/O
                         net (fo=8, routed)           1.708     4.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]_0
    SLICE_X35Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.217 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.245    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_n_0
    SLICE_X35Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.268 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.296    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0_n_0
    SLICE_X35Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.319 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.347    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1_n_0
    SLICE_X35Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.370 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.398    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2_n_0
    SLICE_X35Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.514 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3/CO[4]
                         net (fo=38, routed)          0.426     4.941    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3_n_3
    SLICE_X33Y127        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     5.057 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][1]_i_1__0/O
                         net (fo=1, routed)           0.060     5.117    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][1]_i_1__0_n_0
    SLICE_X33Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X33Y127        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][1]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X33Y127        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    10.017    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][1]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -5.117    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 0.786ns (15.480%)  route 4.291ns (84.520%))
  Logic Levels:           7  (CARRY8=5 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 10.024 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X39Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.133 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]/Q
                         net (fo=10, routed)          2.007     2.140    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].divisor_tmp_reg[25][0]_0
    SLICE_X32Y64         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.318 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U15/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_i_1/O
                         net (fo=8, routed)           1.708     4.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]_0
    SLICE_X35Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     4.217 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry/CO[7]
                         net (fo=1, routed)           0.028     4.245    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry_n_0
    SLICE_X35Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.268 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0/CO[7]
                         net (fo=1, routed)           0.028     4.296    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__0_n_0
    SLICE_X35Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.319 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1/CO[7]
                         net (fo=1, routed)           0.028     4.347    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__1_n_0
    SLICE_X35Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.370 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2/CO[7]
                         net (fo=1, routed)           0.028     4.398    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__2_n_0
    SLICE_X35Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     4.514 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3/CO[4]
                         net (fo=38, routed)          0.442     4.956    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/cal_tmp[25]_carry__3_n_3
    SLICE_X33Y128        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     5.092 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][8]_i_1__0/O
                         net (fo=1, routed)           0.022     5.114    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][8]_i_1__0_n_0
    SLICE_X33Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=23005, unset)        0.024    10.024    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X33Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]/C
                         clock pessimism              0.000    10.024    
                         clock uncertainty           -0.035     9.989    
    SLICE_X33Y128        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.016    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_442/sdiv_38ns_24s_38_42_1_U13/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][8]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  4.901    




