begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 2008-2010 Atheros Communications Inc.  * Copyright (c) 2011 Adrian Chadd, Xenion Pty Ltd.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * $FreeBSD$  */
end_comment

begin_include
include|#
directive|include
file|"opt_ah.h"
end_include

begin_include
include|#
directive|include
file|"ah.h"
end_include

begin_include
include|#
directive|include
file|"ah_desc.h"
end_include

begin_include
include|#
directive|include
file|"ah_internal.h"
end_include

begin_include
include|#
directive|include
file|"ah_eeprom_v4k.h"
end_include

begin_include
include|#
directive|include
file|"ar9002/ar9280.h"
end_include

begin_include
include|#
directive|include
file|"ar9002/ar9285.h"
end_include

begin_include
include|#
directive|include
file|"ar5416/ar5416reg.h"
end_include

begin_include
include|#
directive|include
file|"ar5416/ar5416phy.h"
end_include

begin_include
include|#
directive|include
file|"ar9002/ar9285phy.h"
end_include

begin_include
include|#
directive|include
file|"ar9002/ar9285_phy.h"
end_include

begin_include
include|#
directive|include
file|"ar9002/ar9285_diversity.h"
end_include

begin_comment
comment|/*  * Set the antenna switch to control RX antenna diversity.  *  * If a fixed configuration is used, the LNA and div bias  * settings are fixed and the antenna diversity scanning routine  * is disabled.  *  * If a variable configuration is used, a default is programmed  * in and sampling commences per RXed packet.  *  * Since this is called from ar9285SetBoardValues() to setup  * diversity, it means that after a reset or scan, any current  * software diversity combining settings will be lost and won't  * re-appear until after the first successful sample run.  * Please keep this in mind if you're seeing weird performance  * that happens to relate to scan/diversity timing.  */
end_comment

begin_function
name|HAL_BOOL
name|ar9285SetAntennaSwitch
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|HAL_ANT_SETTING
name|settings
parameter_list|)
block|{
name|int
name|regVal
decl_stmt|;
specifier|const
name|HAL_EEPROM_v4k
modifier|*
name|ee
init|=
name|AH_PRIVATE
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_eeprom
decl_stmt|;
specifier|const
name|MODAL_EEP4K_HEADER
modifier|*
name|pModal
init|=
operator|&
name|ee
operator|->
name|ee_base
operator|.
name|modalHeader
decl_stmt|;
name|uint8_t
name|ant_div_control1
decl_stmt|,
name|ant_div_control2
decl_stmt|;
if|if
condition|(
name|pModal
operator|->
name|version
operator|<
literal|3
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_DIVERSITY
argument_list|,
literal|"%s: not supported\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
return|return
name|AH_FALSE
return|;
comment|/* Can't do diversity */
block|}
comment|/* Store settings */
name|AH5212
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_antControl
operator|=
name|settings
expr_stmt|;
name|AH5212
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_diversity
operator|=
operator|(
name|settings
operator|==
name|HAL_ANT_VARIABLE
operator|)
expr_stmt|;
comment|/* XXX don't fiddle if the PHY is in sleep mode or ! chan */
comment|/* Begin setting the relevant registers */
name|ant_div_control1
operator|=
name|pModal
operator|->
name|antdiv_ctl1
expr_stmt|;
name|ant_div_control2
operator|=
name|pModal
operator|->
name|antdiv_ctl2
expr_stmt|;
name|regVal
operator|=
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_PHY_MULTICHAIN_GAIN_CTL
argument_list|)
expr_stmt|;
name|regVal
operator|&=
operator|(
operator|~
operator|(
name|AR_PHY_9285_ANT_DIV_CTL_ALL
operator|)
operator|)
expr_stmt|;
comment|/* enable antenna diversity only if diversityControl == HAL_ANT_VARIABLE */
if|if
condition|(
name|settings
operator|==
name|HAL_ANT_VARIABLE
condition|)
name|regVal
operator||=
name|SM
argument_list|(
name|ant_div_control1
argument_list|,
name|AR_PHY_9285_ANT_DIV_CTL
argument_list|)
expr_stmt|;
if|if
condition|(
name|settings
operator|==
name|HAL_ANT_VARIABLE
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_DIVERSITY
argument_list|,
literal|"%s: HAL_ANT_VARIABLE\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
name|regVal
operator||=
name|SM
argument_list|(
name|ant_div_control2
argument_list|,
name|AR_PHY_9285_ANT_DIV_ALT_LNACONF
argument_list|)
expr_stmt|;
name|regVal
operator||=
name|SM
argument_list|(
operator|(
name|ant_div_control2
operator|>>
literal|2
operator|)
argument_list|,
name|AR_PHY_9285_ANT_DIV_MAIN_LNACONF
argument_list|)
expr_stmt|;
name|regVal
operator||=
name|SM
argument_list|(
operator|(
name|ant_div_control1
operator|>>
literal|1
operator|)
argument_list|,
name|AR_PHY_9285_ANT_DIV_ALT_GAINTB
argument_list|)
expr_stmt|;
name|regVal
operator||=
name|SM
argument_list|(
operator|(
name|ant_div_control1
operator|>>
literal|2
operator|)
argument_list|,
name|AR_PHY_9285_ANT_DIV_MAIN_GAINTB
argument_list|)
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
name|settings
operator|==
name|HAL_ANT_FIXED_A
condition|)
block|{
comment|/* Diversity disabled, RX = LNA1 */
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_DIVERSITY
argument_list|,
literal|"%s: HAL_ANT_FIXED_A\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
name|regVal
operator||=
name|SM
argument_list|(
name|HAL_ANT_DIV_COMB_LNA2
argument_list|,
name|AR_PHY_9285_ANT_DIV_ALT_LNACONF
argument_list|)
expr_stmt|;
name|regVal
operator||=
name|SM
argument_list|(
name|HAL_ANT_DIV_COMB_LNA1
argument_list|,
name|AR_PHY_9285_ANT_DIV_MAIN_LNACONF
argument_list|)
expr_stmt|;
name|regVal
operator||=
name|SM
argument_list|(
name|AR_PHY_9285_ANT_DIV_GAINTB_0
argument_list|,
name|AR_PHY_9285_ANT_DIV_ALT_GAINTB
argument_list|)
expr_stmt|;
name|regVal
operator||=
name|SM
argument_list|(
name|AR_PHY_9285_ANT_DIV_GAINTB_1
argument_list|,
name|AR_PHY_9285_ANT_DIV_MAIN_GAINTB
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|settings
operator|==
name|HAL_ANT_FIXED_B
condition|)
block|{
comment|/* Diversity disabled, RX = LNA2 */
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_DIVERSITY
argument_list|,
literal|"%s: HAL_ANT_FIXED_B\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
name|regVal
operator||=
name|SM
argument_list|(
name|HAL_ANT_DIV_COMB_LNA1
argument_list|,
name|AR_PHY_9285_ANT_DIV_ALT_LNACONF
argument_list|)
expr_stmt|;
name|regVal
operator||=
name|SM
argument_list|(
name|HAL_ANT_DIV_COMB_LNA2
argument_list|,
name|AR_PHY_9285_ANT_DIV_MAIN_LNACONF
argument_list|)
expr_stmt|;
name|regVal
operator||=
name|SM
argument_list|(
name|AR_PHY_9285_ANT_DIV_GAINTB_1
argument_list|,
name|AR_PHY_9285_ANT_DIV_ALT_GAINTB
argument_list|)
expr_stmt|;
name|regVal
operator||=
name|SM
argument_list|(
name|AR_PHY_9285_ANT_DIV_GAINTB_0
argument_list|,
name|AR_PHY_9285_ANT_DIV_MAIN_GAINTB
argument_list|)
expr_stmt|;
block|}
block|}
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_PHY_MULTICHAIN_GAIN_CTL
argument_list|,
name|regVal
argument_list|)
expr_stmt|;
name|regVal
operator|=
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_PHY_MULTICHAIN_GAIN_CTL
argument_list|)
expr_stmt|;
name|regVal
operator|=
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_PHY_CCK_DETECT
argument_list|)
expr_stmt|;
name|regVal
operator|&=
operator|(
operator|~
name|AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV
operator|)
expr_stmt|;
if|if
condition|(
name|settings
operator|==
name|HAL_ANT_VARIABLE
condition|)
name|regVal
operator||=
name|SM
argument_list|(
operator|(
name|ant_div_control1
operator|>>
literal|3
operator|)
argument_list|,
name|AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_PHY_CCK_DETECT
argument_list|,
name|regVal
argument_list|)
expr_stmt|;
name|regVal
operator|=
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_PHY_CCK_DETECT
argument_list|)
expr_stmt|;
comment|/* 	 * If Diversity combining is available and the diversity setting 	 * is to allow variable diversity, enable it by default. 	 * 	 * This will be eventually overridden by the software antenna 	 * diversity logic. 	 * 	 * Note that yes, this following section overrides the above 	 * settings for the LNA configuration and fast-bias. 	 */
if|if
condition|(
name|ar9285_check_div_comb
argument_list|(
name|ah
argument_list|)
operator|&&
name|AH5212
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_diversity
operator|==
name|AH_TRUE
condition|)
block|{
comment|// If support DivComb, set MAIN to LNA1 and ALT to LNA2 at the first beginning
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_DIVERSITY
argument_list|,
literal|"%s: Enable initial settings for combined diversity\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
name|regVal
operator|=
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_PHY_MULTICHAIN_GAIN_CTL
argument_list|)
expr_stmt|;
name|regVal
operator|&=
operator|(
operator|~
operator|(
name|AR_PHY_9285_ANT_DIV_MAIN_LNACONF
operator||
name|AR_PHY_9285_ANT_DIV_ALT_LNACONF
operator|)
operator|)
expr_stmt|;
name|regVal
operator||=
operator|(
name|HAL_ANT_DIV_COMB_LNA1
operator|<<
name|AR_PHY_9285_ANT_DIV_MAIN_LNACONF_S
operator|)
expr_stmt|;
name|regVal
operator||=
operator|(
name|HAL_ANT_DIV_COMB_LNA2
operator|<<
name|AR_PHY_9285_ANT_DIV_ALT_LNACONF_S
operator|)
expr_stmt|;
name|regVal
operator|&=
operator|(
operator|~
operator|(
name|AR_PHY_9285_FAST_DIV_BIAS
operator|)
operator|)
expr_stmt|;
name|regVal
operator||=
operator|(
literal|0
operator|<<
name|AR_PHY_9285_FAST_DIV_BIAS_S
operator|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_PHY_MULTICHAIN_GAIN_CTL
argument_list|,
name|regVal
argument_list|)
expr_stmt|;
block|}
return|return
name|AH_TRUE
return|;
block|}
end_function

end_unit

