{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555748934774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555748934774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 13:58:54 2019 " "Processing started: Sat Apr 20 13:58:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555748934774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555748934774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assignment1 -c Assignment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment1 -c Assignment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555748934774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555748935684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555748935684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitadder-Equations " "Found design unit 1: eightbitadder-Equations" {  } { { "eightbitadder.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/eightbitadder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950804 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightbitadder " "Found entity 1: eightbitadder" {  } { { "eightbitadder.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/eightbitadder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555748950804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950809 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555748950809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950811 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555748950811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-arc " "Found design unit 1: mux2-arc" {  } { { "mux2.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/mux2.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950811 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/mux2.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555748950811 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhdl " "Entity \"mux\" obtained from \"mux.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/mux.vhdl" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1555748950827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arc " "Found design unit 1: mux-arc" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/mux.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/mux.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555748950827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Full_Adder-Struct " "Found design unit 10: Full_Adder-Struct" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_ENTITY_NAME" "9 Full_Adder " "Found entity 9: Full_Adder" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555748950827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_multiplier8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file booth_multiplier8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_multiplier8-Behavioral " "Found design unit 1: booth_multiplier8-Behavioral" {  } { { "booth_multiplier8.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/booth_multiplier8.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_multiplier8 " "Found entity 1: booth_multiplier8" {  } { { "booth_multiplier8.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/booth_multiplier8.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555748950827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_adder16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bit_adder16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_adder16-arc " "Found design unit 1: bit_adder16-arc" {  } { { "bit_adder16.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/bit_adder16.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950845 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_adder16 " "Found entity 1: bit_adder16" {  } { { "bit_adder16.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/bit_adder16.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555748950845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555748950845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555748950924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_multiplier8 booth_multiplier8:add_instance " "Elaborating entity \"booth_multiplier8\" for hierarchy \"booth_multiplier8:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/DUT.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555748950970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitadder booth_multiplier8:add_instance\|eightbitadder:minusA4_instance " "Elaborating entity \"eightbitadder\" for hierarchy \"booth_multiplier8:add_instance\|eightbitadder:minusA4_instance\"" {  } { { "booth_multiplier8.vhdl" "minusA4_instance" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/booth_multiplier8.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555748951002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C8 eightbitadder.vhdl(14) " "Verilog HDL or VHDL warning at eightbitadder.vhdl(14): object \"C8\" assigned a value but never read" {  } { { "eightbitadder.vhdl" "" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/eightbitadder.vhdl" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555748951018 "|DUT|booth_multiplier8:add_instance|eightbitadder:minusA4_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER booth_multiplier8:add_instance\|eightbitadder:minusA4_instance\|HALF_ADDER:FA0 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"booth_multiplier8:add_instance\|eightbitadder:minusA4_instance\|HALF_ADDER:FA0\"" {  } { { "eightbitadder.vhdl" "FA0" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/eightbitadder.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555748951018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder booth_multiplier8:add_instance\|eightbitadder:minusA4_instance\|Full_Adder:FA1 " "Elaborating entity \"Full_Adder\" for hierarchy \"booth_multiplier8:add_instance\|eightbitadder:minusA4_instance\|Full_Adder:FA1\"" {  } { { "eightbitadder.vhdl" "FA1" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/eightbitadder.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555748951049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 booth_multiplier8:add_instance\|eightbitadder:minusA4_instance\|Full_Adder:FA1\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"booth_multiplier8:add_instance\|eightbitadder:minusA4_instance\|Full_Adder:FA1\|AND_2:a1\"" {  } { { "Gates.vhdl" "a1" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555748951065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 booth_multiplier8:add_instance\|eightbitadder:minusA4_instance\|Full_Adder:FA1\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"booth_multiplier8:add_instance\|eightbitadder:minusA4_instance\|Full_Adder:FA1\|OR_2:o1\"" {  } { { "Gates.vhdl" "o1" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555748951095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 booth_multiplier8:add_instance\|eightbitadder:minusA4_instance\|Full_Adder:FA1\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"booth_multiplier8:add_instance\|eightbitadder:minusA4_instance\|Full_Adder:FA1\|XOR_2:x1\"" {  } { { "Gates.vhdl" "x1" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/Gates.vhdl" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555748951111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 booth_multiplier8:add_instance\|mux2:Muxnot2 " "Elaborating entity \"mux2\" for hierarchy \"booth_multiplier8:add_instance\|mux2:Muxnot2\"" {  } { { "booth_multiplier8.vhdl" "Muxnot2" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/booth_multiplier8.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555748951174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux booth_multiplier8:add_instance\|mux:M1 " "Elaborating entity \"mux\" for hierarchy \"booth_multiplier8:add_instance\|mux:M1\"" {  } { { "booth_multiplier8.vhdl" "M1" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/booth_multiplier8.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555748951220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_adder16 booth_multiplier8:add_instance\|bit_adder16:Add1 " "Elaborating entity \"bit_adder16\" for hierarchy \"booth_multiplier8:add_instance\|bit_adder16:Add1\"" {  } { { "booth_multiplier8.vhdl" "Add1" { Text "C:/intelFPGA_lite/18.1/Projects/EE224_A1/booth_multiplier8.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555748951268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555748952454 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555748952454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555748952454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555748952454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555748953247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 13:59:13 2019 " "Processing ended: Sat Apr 20 13:59:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555748953247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555748953247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555748953247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555748953247 ""}
