
*** Running vivado
    with args -log pr_darius_wrapper_bd_debug_inst_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_darius_wrapper_bd_debug_inst_1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pr_darius_wrapper_bd_debug_inst_1_0.tcl -notrace
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1265.234 ; gain = 0.000 ; free physical = 16457 ; free virtual = 55521
Command: synth_design -top pr_darius_wrapper_bd_debug_inst_1_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15470 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:01:05 . Memory (MB): peak = 1437.113 ; gain = 144.000 ; free physical = 17541 ; free virtual = 56615
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pr_darius_wrapper_bd_debug_inst_1_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/synth/pr_darius_wrapper_bd_debug_inst_1_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'darius_wrapper_bd_debug' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:13]
INFO: [Synth 8-6157] synthesizing module 'darius_wrapper_bd_debug_axi_interconnect_control_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:938]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1TX0TU1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:3352]
INFO: [Synth 8-6157] synthesizing module 'darius_wrapper_bd_debug_auto_pc_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_auto_pc_0/synth/darius_wrapper_bd_debug_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_axi_protocol_converter' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_aw_channel' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_cmd_translator' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_incr_cmd' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_incr_cmd' (1#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wrap_cmd' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wrap_cmd' (2#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_cmd_translator' (3#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm' (4#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_aw_channel' (5#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_b_channel' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo' (6#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0' (6#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_b_channel' (7#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_ar_channel' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm' (8#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_ar_channel' (9#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_r_channel' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1' (9#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2' (9#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_r_channel' (10#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' (11#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized0' (11#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized1' (11#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized2' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized2' (11#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (12#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice' (14#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized3' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized3' (14#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized4' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized4' (14#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized5' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized5' (14#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized6' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized6' (14#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized0' (14#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s' (15#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_axi_protocol_converter' (16#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'darius_wrapper_bd_debug_auto_pc_0' (17#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_auto_pc_0/synth/darius_wrapper_bd_debug_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'darius_wrapper_bd_debug_auto_pc_0' requires 60 connections, but only 58 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:3583]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1TX0TU1' (18#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:3352]
INFO: [Synth 8-6155] done synthesizing module 'darius_wrapper_bd_debug_axi_interconnect_control_0' (19#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:938]
INFO: [Synth 8-6157] synthesizing module 'darius_wrapper_bd_debug_axi_interconnect_mem_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:1238]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_17XBLC5' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:2694]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_17XBLC5' (20#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:2694]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1NP3L6G' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:2980]
INFO: [Synth 8-6157] synthesizing module 'darius_wrapper_bd_debug_auto_us_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_auto_us_0/synth/darius_wrapper_bd_debug_auto_us_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_16_top' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_16_axi_upsizer' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_16_w_upsizer' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_16_w_upsizer' (21#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_16_a_upsizer' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 0 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (22#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' (22#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_16_a_upsizer' (23#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_16_r_upsizer' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_16_r_upsizer' (24#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized7' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized7' (24#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized8' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized8' (24#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized9' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized9' (24#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized10' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 516 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized10' (24#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (24#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 516 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 516 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (24#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized1' (24#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_16_a_upsizer__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_16_a_upsizer__parameterized0' (24#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized2' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized11' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized11' (24#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized12' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized12' (24#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized2' (24#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_16_axi_upsizer' (25#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_16_top' (26#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'darius_wrapper_bd_debug_auto_us_0' (27#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_auto_us_0/synth/darius_wrapper_bd_debug_auto_us_0.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'darius_wrapper_bd_debug_auto_us_0' requires 76 connections, but only 74 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:3275]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1NP3L6G' (28#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:2980]
INFO: [Synth 8-6157] synthesizing module 'darius_wrapper_bd_debug_s00_mmu_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_s00_mmu_0/synth/darius_wrapper_bd_debug_s00_mmu_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_14_top' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:557]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 16 - type: integer 
	Parameter C_USES_DEST bound to: 0 - type: integer 
	Parameter C_DEST_WIDTH bound to: 1 - type: integer 
	Parameter C_DEST bound to: 1'b0 
	Parameter C_PREFIX_WIDTH bound to: 1 - type: integer 
	Parameter C_PREFIX bound to: 1'b0 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_NUM_RANGES_LOG bound to: 1 - type: integer 
	Parameter W_IDLE bound to: 2'b00 
	Parameter W_PENDING bound to: 2'b01 
	Parameter W_DECERR bound to: 2'b11 
	Parameter R_IDLE bound to: 2'b00 
	Parameter R_PENDING bound to: 2'b01 
	Parameter R_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_14_addr_decoder' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:63]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_RANGES_LOG bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 16 - type: integer 
	Parameter C_RANGE_QUAL bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_14_addr_decoder' (29#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_14_decerr_slave' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:201]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:362]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_14_decerr_slave' (30#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:201]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized3' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized13' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized13' (30#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized14' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized14' (30#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized15' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized15' (30#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized16' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized16' (30#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (30#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (30#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized3' (30#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_14_top' (31#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:557]
INFO: [Synth 8-6155] done synthesizing module 'darius_wrapper_bd_debug_s00_mmu_0' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_s00_mmu_0/synth/darius_wrapper_bd_debug_s00_mmu_0.v:58]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1QNSJRF' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:3644]
INFO: [Synth 8-6157] synthesizing module 'darius_wrapper_bd_debug_auto_us_1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_auto_us_1/synth/darius_wrapper_bd_debug_auto_us_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_16_top__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_16_axi_upsizer__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_16_w_upsizer__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_16_w_upsizer__parameterized0' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_16_a_upsizer__parameterized1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 8 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized1' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_16_a_upsizer__parameterized1' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_16_r_upsizer__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_16_r_upsizer__parameterized0' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_16_a_upsizer__parameterized2' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 8 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_16_a_upsizer__parameterized2' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized4' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized17' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 145 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized17' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized18' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 132 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized18' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized4' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_16_axi_upsizer__parameterized0' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_16_top__parameterized0' (32#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/2c2b/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'darius_wrapper_bd_debug_auto_us_1' (33#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_auto_us_1/synth/darius_wrapper_bd_debug_auto_us_1.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'darius_wrapper_bd_debug_auto_us_1' requires 72 connections, but only 70 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:3923]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1QNSJRF' (34#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:3644]
INFO: [Synth 8-6157] synthesizing module 'darius_wrapper_bd_debug_s01_mmu_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_s01_mmu_0/synth/darius_wrapper_bd_debug_s01_mmu_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_14_top__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:557]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 32 - type: integer 
	Parameter C_USES_DEST bound to: 0 - type: integer 
	Parameter C_DEST_WIDTH bound to: 1 - type: integer 
	Parameter C_DEST bound to: 1'b0 
	Parameter C_PREFIX_WIDTH bound to: 1 - type: integer 
	Parameter C_PREFIX bound to: 1'b0 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_NUM_RANGES_LOG bound to: 1 - type: integer 
	Parameter W_IDLE bound to: 2'b00 
	Parameter W_PENDING bound to: 2'b01 
	Parameter W_DECERR bound to: 2'b11 
	Parameter R_IDLE bound to: 2'b00 
	Parameter R_PENDING bound to: 2'b01 
	Parameter R_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_14_addr_decoder__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:63]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_RANGES_LOG bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 32 - type: integer 
	Parameter C_RANGE_QUAL bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_14_addr_decoder__parameterized0' (34#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_14_decerr_slave__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:201]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:362]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_14_decerr_slave__parameterized0' (34#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:201]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized5' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized19' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 145 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized19' (34#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized20' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 132 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized20' (34#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (34#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 132 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 144 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 145 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 145 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 128 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 130 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 131 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 132 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (34#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized5' (34#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_14_top__parameterized0' (34#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:557]
INFO: [Synth 8-6155] done synthesizing module 'darius_wrapper_bd_debug_s01_mmu_0' (35#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_s01_mmu_0/synth/darius_wrapper_bd_debug_s01_mmu_0.v:58]
WARNING: [Synth 8-350] instance 's01_mmu' of module 'darius_wrapper_bd_debug_s01_mmu_0' requires 68 connections, but only 66 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:2419]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1FTH9GE' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:3996]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1FTH9GE' (36#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:3996]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_12WBH7X' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:4142]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_12WBH7X' (37#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:4142]
INFO: [Synth 8-6157] synthesizing module 's04_couplers_imp_3L4H84' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:4288]
INFO: [Synth 8-6155] done synthesizing module 's04_couplers_imp_3L4H84' (38#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:4288]
INFO: [Synth 8-6157] synthesizing module 'darius_wrapper_bd_debug_xbar_1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_xbar_1/synth/darius_wrapper_bd_debug_xbar_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_axi_crossbar' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 5 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 160'b0000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 31 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 31 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 2 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 2 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 320'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 320'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_crossbar' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 5 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000111111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 320'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 320'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 31 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 31 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 2 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 2 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_R_ACCEPT_WIDTH bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 98 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 98 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000011111 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000000011111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 160'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 160'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_si_transactor' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 3'b000 
	Parameter C_HIGH_ID bound to: 3'b000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000111111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 519 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_addr_decoder' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000111111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 62'b00000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 11 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (39#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (40#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_addr_decoder' (41#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl' (42#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo' (43#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 519 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (44#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_issue.debug_r_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4084]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_si_transactor' (45#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b000 
	Parameter C_HIGH_ID bound to: 3'b000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000111111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (45#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_issue.debug_r_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4084]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_si_transactor__parameterized0' (45#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_splitter' (46#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 3'b001 
	Parameter C_HIGH_ID bound to: 3'b001 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000111111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 519 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b001 
	Parameter C_HIGH_ID bound to: 3'b001 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000111111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 3'b010 
	Parameter C_HIGH_ID bound to: 3'b010 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000111111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 519 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b010 
	Parameter C_HIGH_ID bound to: 3'b010 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000111111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 3 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 3'b011 
	Parameter C_HIGH_ID bound to: 3'b011 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000111111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 519 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 3 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b011 
	Parameter C_HIGH_ID bound to: 3'b011 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000111111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 4 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 3'b100 
	Parameter C_HIGH_ID bound to: 3'b100 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000111111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 519 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 4 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 3'b100 
	Parameter C_HIGH_ID bound to: 3'b100 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000111111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 7 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 5 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 6'b011111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 5 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 578 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 518 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 518 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 33 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 518 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 518 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 518 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 518 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 518 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 29 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 5 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 518 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 518 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 5 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
	Parameter C_AXI_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 5 - type: integer 
	Parameter C_NUM_S_LOG bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 98 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 5'b00000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 98 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '5' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_bresp' does not match port width (10) of module 'darius_wrapper_bd_debug_xbar_1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:2680]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_rresp' does not match port width (10) of module 'darius_wrapper_bd_debug_xbar_1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:2685]
WARNING: [Synth 8-350] instance 'xbar' of module 'darius_wrapper_bd_debug_xbar_1' requires 78 connections, but only 76 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:2615]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 5 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0A0A - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 5 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 13 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 13 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000101000001010 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1024 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1024 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1024 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 1024 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1024 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1024 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1024 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1024 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1024 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1024 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1024 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1024 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 1024 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 54 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0A0A - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 2 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 4 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 64 - type: integer 
	Parameter FIFO_SIZE bound to: 704 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 54 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 4 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 61 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 61 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000101000001010 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 704 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 11 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 11 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 11 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 11 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 11 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 11 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:457]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter PIPE_STAGES bound to: 1 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 1014 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0A0A - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 2 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 31 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 1014 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 31 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1021 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1021 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000101000001010 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 49152 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 48 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 48 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 48 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 48 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 48 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 48 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 48 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 48 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 48 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 48 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 48 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 48 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 48 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 9 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0A0A - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 8192 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 7 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000101000001010 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 512 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 512 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 512 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 512 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 512 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 512 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 512 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 512 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 512 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 512 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1284]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1160]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1217]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1256]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:925]
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 579 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 579 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 296448 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 296448 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 579 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 579 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 579 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 579 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 579 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 579 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 579 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 579 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 579 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 579 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 579 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 579 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 579 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1284]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1160]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1217]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1256]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:498]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:925]
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 73 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 73 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 1168 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1168 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 73 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 73 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 73 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 73 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 73 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 73 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 73 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 73 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 73 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 73 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 73 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 73 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 73 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:457]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1284]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1160]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1217]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1256]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:498]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:925]
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 514 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 514 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 263168 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 263168 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 514 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 514 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 514 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 514 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 514 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 514 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 514 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 514 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 514 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 514 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 514 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 514 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 514 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1284]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1160]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1217]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1256]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:498]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:925]
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-350] instance 'cnn_dataflow_v2_0_inst' of module 'darius_wrapper_bd_debug_cnn_dataflow_v2_0_inst_0' requires 96 connections, but only 95 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:643]
	Parameter C_M_AXI_MEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DARIUS_DRIVER_CACHE_VALUE bound to: 3 - type: integer 
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper.v:236]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_flodEe.v:22]
INFO: [Synth 8-3876] $readmem data file './dariusWrapper_flodEe_ram.dat' is read successfully [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_flodEe.v:25]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_floeOg.v:22]
INFO: [Synth 8-3876] $readmem data file './dariusWrapper_floeOg_ram.dat' is read successfully [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_floeOg.v:25]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_int_requbkb.v:22]
INFO: [Synth 8-3876] $readmem data file './MPI_Recv_int_requbkb_ram.dat' is read successfully [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_int_requbkb.v:25]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_intmb6.v:22]
INFO: [Synth 8-3876] $readmem data file './dariusWrapper_intmb6_ram.dat' is read successfully [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_intmb6.v:25]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_cumCeG.v:22]
	Parameter ap_ST_fsm_state1 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 76'b0000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 76'b0000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 76'b0000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 76'b0000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 76'b0000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 76'b0000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 76'b0000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 76'b0000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 76'b0000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 76'b0000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 76'b0000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 76'b0000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 76'b0000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 76'b0000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 76'b0000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 76'b0000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 76'b0000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 76'b0000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 76'b0000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 76'b0000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 76'b0000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 76'b0000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 76'b0000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 76'b0000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 76'b0000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 76'b0000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 76'b0000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 76'b0000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 76'b0000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 76'b0000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 76'b0000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 76'b0000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 76'b0000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 76'b0000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 76'b0000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 76'b0000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 76'b0000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 76'b0000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 76'b0000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 76'b0000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 76'b0000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 76'b0000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 76'b0000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 76'b0000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 76'b0000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 76'b0000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 76'b0000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 76'b0000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 76'b0000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 76'b0000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 76'b0000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 76'b0000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 76'b0000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 76'b0000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 76'b0000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 76'b0000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 76'b0000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 76'b0001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 76'b0010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 76'b0100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 76'b1000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv40_0 bound to: 40'b0000000000000000000000000000000000000000 
	Parameter ap_const_lv129_lc_1 bound to: 129'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:511]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 12 - type: integer 
	Parameter out_WIDTH bound to: 12 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 12 - type: integer 
	Parameter out_WIDTH bound to: 12 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3464]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3819]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_state6 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_state7 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 34'b1000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3187]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3189]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3191]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3193]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3195]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3197]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3199]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3257]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3261]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3293]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3301]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:3325]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_state6 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_state7 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 34'b1000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3102]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3110]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:3206]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_state6 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_state7 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 34'b1000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:3003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:3005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:3063]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:3065]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:3101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:3267]
	Parameter ap_ST_fsm_state1 bound to: 35'b00000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 35'b00000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 35'b00000000000000000000000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 35'b00000000000000000000000000000001000 
	Parameter ap_ST_fsm_state6 bound to: 35'b00000000000000000000000000000010000 
	Parameter ap_ST_fsm_state7 bound to: 35'b00000000000000000000000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 35'b00000000000000000000000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 35'b00000000000000000000000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 35'b00000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 35'b00000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 35'b00000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 35'b00000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 35'b00000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 35'b00000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 35'b00000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 35'b00000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 35'b00000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 35'b00000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 35'b00000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 35'b00000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 35'b00000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 35'b00000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 35'b00000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 35'b00000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 35'b00000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 35'b00000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 35'b00000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 35'b00000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 35'b00000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 35'b00000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 35'b00001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 35'b00010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 35'b00100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 35'b01000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 35'b10000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2.v:524]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/p_hls_fptosi_float_i.v:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/p_hls_fptosi_float_i.v:131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/p_hls_fptosi_float_i.v:139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/p_hls_fptosi_float_i.v:149]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_WIDTH bound to: 97 - type: integer 
	Parameter MAX_REQUEST bound to: 32 - type: integer 
	Parameter DATA_BITS bound to: 97 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter DATA_BUF_BYTES bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter PREP bound to: 4'b0001 
	Parameter ADDR bound to: 4'b0010 
	Parameter DATA bound to: 4'b0011 
	Parameter LOOP bound to: 4'b0100 
	Parameter MAX_BEATS bound to: 9'b100000000 
	Parameter BOUNDARY bound to: 16'b0000010000000000 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter PREP bound to: 4'b0001 
	Parameter ADDR bound to: 4'b0010 
	Parameter LOOP bound to: 4'b0011 
	Parameter MAX_BEATS bound to: 9'b100000000 
	Parameter BOUNDARY bound to: 16'b0000010000000000 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter DATA_BUF_WIDTH bound to: 32 - type: integer 
	Parameter DATA_VALID_BITS bound to: 1 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 32 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_WIDTH bound to: 97 - type: integer 
	Parameter MAX_REQUEST bound to: 32 - type: integer 
	Parameter DATA_BITS bound to: 97 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter DATA_BUF_BYTES bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter PREP bound to: 4'b0001 
	Parameter ADDR bound to: 4'b0010 
	Parameter DATA bound to: 4'b0011 
	Parameter LOOP bound to: 4'b0100 
	Parameter MAX_BEATS bound to: 9'b100000000 
	Parameter BOUNDARY bound to: 16'b0000010000000000 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter PREP bound to: 4'b0001 
	Parameter ADDR bound to: 4'b0010 
	Parameter LOOP bound to: 4'b0011 
	Parameter MAX_BEATS bound to: 9'b100000000 
	Parameter BOUNDARY bound to: 16'b0000010000000000 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter DATA_BUF_WIDTH bound to: 32 - type: integer 
	Parameter DATA_VALID_BITS bound to: 1 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 32 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
	Parameter N bound to: 129 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter N bound to: 129 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug.v:833]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/darius_wrapper_bd_debug_system_ila_0_0.v:542]
	Parameter C_NUM_MONITOR_SLOTS bound to: 6 - type: integer 
	Parameter C_MUX_LEVEL bound to: 1 - type: integer 
	Parameter C_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SYNC_EN bound to: 1'b0 
	Parameter C_SLOT_0_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_0_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_1_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_1_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_2_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_2_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_3_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_3_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_4_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_4_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_5_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_5_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_6_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_6_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_7_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_7_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_8_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_8_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_9_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_9_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_10_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_10_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_11_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_11_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_12_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_12_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_13_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_13_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_14_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_14_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_CH_SEL bound to: ALL - type: string 
	Parameter C_SLOT_15_AXI_AW_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_AR_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_W_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_R_SEL bound to: 1 - type: string 
	Parameter C_SLOT_15_AXI_B_SEL bound to: 1 - type: string 
	Parameter C_SLOT_0_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_1_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_2_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_3_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_4_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_5_MON_MODE bound to: FT - type: string 
	Parameter C_SLOT_6_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_7_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_8_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_9_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_10_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_11_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_12_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_13_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_14_MON_MODE bound to: RT - type: string 
	Parameter C_SLOT_15_MON_MODE bound to: RT - type: string 
	Parameter C_MUX_0_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_0_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_0_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_1_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_2_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MUX_3_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_MUX_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_BURST bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_PROT bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_QOS bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_REGION bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_MUX_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_MUX_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_MUX_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_OF_PROBES bound to: 0 - type: integer 
	Parameter C_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE128_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE129_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE130_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE131_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE132_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE133_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE134_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE135_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE136_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE137_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE138_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE139_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE140_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE141_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE142_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE143_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE144_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE145_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE146_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE147_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE148_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE149_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE150_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE151_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE152_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE153_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE154_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE155_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE156_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE157_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE158_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE159_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE160_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE161_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE162_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE163_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE164_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE165_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE166_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE167_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE168_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE169_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE170_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE171_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE172_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE173_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE174_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE175_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE176_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE177_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE178_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE179_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE180_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE181_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE182_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE183_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE184_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE185_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE186_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE187_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE188_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE189_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE190_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE191_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE192_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE193_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE194_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE195_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE196_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE197_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE198_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE199_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE200_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE201_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE202_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE203_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE204_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE205_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE206_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE207_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE208_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE209_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE210_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE211_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE212_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE213_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE214_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE215_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE216_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE217_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE218_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE219_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE220_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE221_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE222_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE223_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE224_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE225_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE226_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE227_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE228_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE229_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE230_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE231_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE232_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE233_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE234_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE235_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE236_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE237_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE238_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE239_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE240_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE241_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE242_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE243_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE244_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE245_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE246_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE247_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE248_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE249_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE250_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE251_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE252_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE253_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE254_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE255_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE256_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE257_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE258_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE259_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE260_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE261_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE262_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE263_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE264_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE265_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE266_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE267_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE268_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE269_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE270_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE271_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE272_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE273_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE274_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE275_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE276_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE277_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE278_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE279_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE280_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE281_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE282_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE283_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE284_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE285_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE286_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE287_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE288_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE289_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE290_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE291_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE292_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE293_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE294_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE295_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE296_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE297_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE298_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE299_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE300_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE301_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE302_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE303_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE304_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE305_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE306_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE307_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE308_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE309_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE310_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE311_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE312_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE313_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE314_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE315_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE316_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE317_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE318_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE319_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE320_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE321_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE322_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE323_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE324_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE325_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE326_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE327_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE328_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE329_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE330_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE331_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE332_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE333_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE334_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE335_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE336_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE337_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE338_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE339_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE340_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE341_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE342_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE343_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE344_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE345_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE346_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE347_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE348_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE349_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE350_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE351_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE352_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE353_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE354_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE355_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE356_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE357_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE358_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE359_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE360_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE361_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE362_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE363_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE364_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE365_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE366_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE367_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE368_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE369_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE370_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE371_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE372_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE373_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE374_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE375_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE376_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE377_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE378_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE379_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE380_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE381_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE382_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE383_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE384_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE385_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE386_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE387_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE388_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE389_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE390_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE391_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE392_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE393_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE394_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE395_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE396_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE397_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE398_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE399_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE400_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE401_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE402_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE403_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE404_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE405_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE406_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE407_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE408_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE409_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE410_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE411_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE412_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE413_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE414_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE415_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE416_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE417_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE418_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE419_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE420_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE421_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE422_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE423_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE424_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE425_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE426_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE427_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE428_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE429_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE430_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE431_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE432_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE433_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE434_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE435_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE436_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE437_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE438_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE439_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE440_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE441_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE442_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE443_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE444_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE445_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE446_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE447_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE448_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE449_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE450_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE451_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE452_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE453_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE454_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE455_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE456_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE457_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE458_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE459_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE460_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE461_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE462_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE463_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE464_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE465_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE466_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE467_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE468_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE469_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE470_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE471_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE472_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE473_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE474_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE475_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE476_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE477_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE478_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE479_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE480_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE481_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE482_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE483_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE484_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE485_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE486_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE487_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE488_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE489_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE490_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE491_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE492_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE493_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE494_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE495_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE496_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE497_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE498_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE499_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE500_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE501_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE502_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE503_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE504_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE505_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE506_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE507_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE508_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE509_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE510_WIDTH bound to: 1 - type: integer 
	Parameter C_PROBE511_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE0_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE1_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE2_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE3_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE4_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE5_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE6_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE7_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE8_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE9_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE10_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE11_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE12_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE13_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE14_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE15_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE16_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE17_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE18_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE19_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE20_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE21_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE22_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE23_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE24_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE25_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE26_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE27_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE28_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE29_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE30_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE31_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE32_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE33_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE34_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE35_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE36_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE37_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE38_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE39_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE40_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE41_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE42_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE43_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE44_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE45_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE46_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE47_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE48_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE49_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE50_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE51_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE52_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE53_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE54_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE55_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE56_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE57_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE58_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE59_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE60_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE61_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE62_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE63_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE64_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE65_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE66_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE67_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE68_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE69_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE70_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE71_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE72_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE73_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE74_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE75_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE76_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE77_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE78_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE79_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE80_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE81_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE82_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE83_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE84_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE85_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE86_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE87_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE88_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE89_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE90_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE91_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE92_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE93_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE94_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE95_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE96_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE97_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE98_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE99_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE100_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE101_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE102_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE103_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE104_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE105_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE106_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE107_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE108_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE109_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE110_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE111_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE112_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE113_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE114_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE115_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE116_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE117_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE118_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE119_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE120_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE121_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE122_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE123_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE124_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE125_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE126_WIDTH bound to: 1 - type: integer 
	Parameter C_MUX_PROBE127_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_0_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_PROTOCOL bound to: AXI4S - type: string 
	Parameter C_SLOT_0_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_0_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_0_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_0_HAS_TSTRB bound to: 0 - type: integer 
	Parameter C_SLOT_0_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_0_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_0_AXIS_TDEST_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_0_AXIS_TUSER_WIDTH bound to: 40 - type: integer 
	Parameter C_SLOT_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_1_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_PROTOCOL bound to: AXI4S - type: string 
	Parameter C_SLOT_1_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_1_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_1_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_1_HAS_TSTRB bound to: 0 - type: integer 
	Parameter C_SLOT_1_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_1_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_1_AXIS_TDEST_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_1_AXIS_TUSER_WIDTH bound to: 40 - type: integer 
	Parameter C_SLOT_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SLOT_2_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_2_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_2_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_2_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_2_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_BRESP bound to: 0 - type: integer 
	Parameter C_SLOT_2_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_2_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_2_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_2_HAS_PROT bound to: 0 - type: integer 
	Parameter C_SLOT_2_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_2_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_2_HAS_RRESP bound to: 0 - type: integer 
	Parameter C_SLOT_2_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_2_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_3_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_SLOT_3_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_3_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_3_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_3_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_3_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_BRESP bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_PROT bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_RRESP bound to: 0 - type: integer 
	Parameter C_SLOT_3_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_3_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_4_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_SLOT_4_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_4_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_4_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_4_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_4_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_BRESP bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_PROT bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_RRESP bound to: 0 - type: integer 
	Parameter C_SLOT_4_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_4_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_SLOT_5_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_SLOT_5_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_5_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_5_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_5_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_5_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_5_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_5_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_5_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_5_MAX_RD_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_5_MAX_WR_BURSTS bound to: 1 - type: integer 
	Parameter C_SLOT_5_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_BRESP bound to: 0 - type: integer 
	Parameter C_SLOT_5_HAS_BURST bound to: 0 - type: integer 
	Parameter C_SLOT_5_HAS_CACHE bound to: 0 - type: integer 
	Parameter C_SLOT_5_HAS_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_5_HAS_PROT bound to: 0 - type: integer 
	Parameter C_SLOT_5_HAS_QOS bound to: 0 - type: integer 
	Parameter C_SLOT_5_HAS_REGION bound to: 0 - type: integer 
	Parameter C_SLOT_5_HAS_RRESP bound to: 0 - type: integer 
	Parameter C_SLOT_5_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_5_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_6_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_6_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_6_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_6_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_7_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_7_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_7_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_7_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_7_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_8_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_8_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_8_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_8_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_8_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_8_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_9_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_9_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_9_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_9_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_9_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_9_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_10_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_10_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_10_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_10_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_10_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_10_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_10_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_11_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_11_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_11_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_11_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_11_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_11_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_11_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_12_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_12_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_12_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_12_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_12_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_12_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_12_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_13_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_13_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_13_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_13_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_13_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_13_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_13_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_14_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_14_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_14_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_14_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_14_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_14_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_14_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_SLOT_15_AXI_AXLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_15_MAX_RD_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_MAX_WR_BURSTS bound to: 5 - type: integer 
	Parameter C_SLOT_15_TXN_CNTR_EN bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_BURST bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_CACHE bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_LOCK bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_PROT bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_QOS bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_REGION bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_RRESP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_WSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TKEEP bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TSTRB bound to: 1 - type: integer 
	Parameter C_SLOT_15_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_15_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_15_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_EN_GIGAMUX bound to: 1'b0 
WARNING: [Synth 8-3848] Net probe_out0 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1985]
WARNING: [Synth 8-3848] Net probe_out1 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1986]
WARNING: [Synth 8-3848] Net probe_out2 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1987]
WARNING: [Synth 8-3848] Net probe_out3 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1988]
WARNING: [Synth 8-3848] Net probe_out4 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1989]
WARNING: [Synth 8-3848] Net probe_out5 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1990]
WARNING: [Synth 8-3848] Net probe_out6 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1991]
WARNING: [Synth 8-3848] Net probe_out7 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1992]
WARNING: [Synth 8-3848] Net probe_out8 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1993]
WARNING: [Synth 8-3848] Net probe_out9 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1994]
WARNING: [Synth 8-3848] Net probe_out10 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1995]
WARNING: [Synth 8-3848] Net probe_out11 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1996]
WARNING: [Synth 8-3848] Net probe_out12 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1997]
WARNING: [Synth 8-3848] Net probe_out13 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1998]
WARNING: [Synth 8-3848] Net probe_out14 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:1999]
WARNING: [Synth 8-3848] Net probe_out15 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2000]
WARNING: [Synth 8-3848] Net probe_out16 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2001]
WARNING: [Synth 8-3848] Net probe_out17 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2002]
WARNING: [Synth 8-3848] Net probe_out18 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2003]
WARNING: [Synth 8-3848] Net probe_out19 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2004]
WARNING: [Synth 8-3848] Net probe_out20 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2005]
WARNING: [Synth 8-3848] Net probe_out21 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2006]
WARNING: [Synth 8-3848] Net probe_out22 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2007]
WARNING: [Synth 8-3848] Net probe_out23 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2008]
WARNING: [Synth 8-3848] Net probe_out24 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2009]
WARNING: [Synth 8-3848] Net probe_out25 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2010]
WARNING: [Synth 8-3848] Net probe_out26 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2011]
WARNING: [Synth 8-3848] Net probe_out27 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2012]
WARNING: [Synth 8-3848] Net probe_out28 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2013]
WARNING: [Synth 8-3848] Net probe_out29 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2014]
WARNING: [Synth 8-3848] Net probe_out30 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2015]
WARNING: [Synth 8-3848] Net probe_out31 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2016]
WARNING: [Synth 8-3848] Net probe_out32 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2017]
WARNING: [Synth 8-3848] Net probe_out33 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2018]
WARNING: [Synth 8-3848] Net probe_out34 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2019]
WARNING: [Synth 8-3848] Net probe_out35 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2020]
WARNING: [Synth 8-3848] Net probe_out36 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2021]
WARNING: [Synth 8-3848] Net probe_out37 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2022]
WARNING: [Synth 8-3848] Net probe_out38 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2023]
WARNING: [Synth 8-3848] Net probe_out39 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2024]
WARNING: [Synth 8-3848] Net probe_out40 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2025]
WARNING: [Synth 8-3848] Net probe_out41 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2026]
WARNING: [Synth 8-3848] Net probe_out42 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2027]
WARNING: [Synth 8-3848] Net probe_out43 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2028]
WARNING: [Synth 8-3848] Net probe_out44 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2029]
WARNING: [Synth 8-3848] Net probe_out45 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2030]
WARNING: [Synth 8-3848] Net probe_out46 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2031]
WARNING: [Synth 8-3848] Net probe_out47 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2032]
WARNING: [Synth 8-3848] Net probe_out48 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2033]
WARNING: [Synth 8-3848] Net probe_out49 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2034]
WARNING: [Synth 8-3848] Net probe_out50 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2035]
WARNING: [Synth 8-3848] Net probe_out51 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2036]
WARNING: [Synth 8-3848] Net probe_out52 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2037]
WARNING: [Synth 8-3848] Net probe_out53 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2038]
WARNING: [Synth 8-3848] Net probe_out54 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2039]
WARNING: [Synth 8-3848] Net probe_out55 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2040]
WARNING: [Synth 8-3848] Net probe_out56 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2041]
WARNING: [Synth 8-3848] Net probe_out57 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2042]
WARNING: [Synth 8-3848] Net probe_out58 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2043]
WARNING: [Synth 8-3848] Net probe_out59 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2044]
WARNING: [Synth 8-3848] Net probe_out60 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2045]
WARNING: [Synth 8-3848] Net probe_out61 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2046]
WARNING: [Synth 8-3848] Net probe_out62 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2047]
WARNING: [Synth 8-3848] Net probe_out63 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2048]
WARNING: [Synth 8-3848] Net probe_out64 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2049]
WARNING: [Synth 8-3848] Net probe_out65 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2050]
WARNING: [Synth 8-3848] Net probe_out66 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2051]
WARNING: [Synth 8-3848] Net probe_out67 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2052]
WARNING: [Synth 8-3848] Net probe_out68 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2053]
WARNING: [Synth 8-3848] Net probe_out69 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2054]
WARNING: [Synth 8-3848] Net probe_out70 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2055]
WARNING: [Synth 8-3848] Net probe_out71 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2056]
WARNING: [Synth 8-3848] Net probe_out72 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2057]
WARNING: [Synth 8-3848] Net probe_out73 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2058]
WARNING: [Synth 8-3848] Net probe_out74 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2059]
WARNING: [Synth 8-3848] Net probe_out75 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2060]
WARNING: [Synth 8-3848] Net probe_out76 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2061]
WARNING: [Synth 8-3848] Net probe_out77 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2062]
WARNING: [Synth 8-3848] Net probe_out78 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2063]
WARNING: [Synth 8-3848] Net probe_out79 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2064]
WARNING: [Synth 8-3848] Net probe_out80 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2065]
WARNING: [Synth 8-3848] Net probe_out81 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2066]
WARNING: [Synth 8-3848] Net probe_out82 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2067]
WARNING: [Synth 8-3848] Net probe_out83 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2068]
WARNING: [Synth 8-3848] Net probe_out84 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2069]
WARNING: [Synth 8-3848] Net probe_out85 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2070]
WARNING: [Synth 8-3848] Net probe_out86 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2071]
WARNING: [Synth 8-3848] Net probe_out87 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2072]
WARNING: [Synth 8-3848] Net probe_out88 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2073]
WARNING: [Synth 8-3848] Net probe_out89 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2074]
WARNING: [Synth 8-3848] Net probe_out90 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2075]
WARNING: [Synth 8-3848] Net probe_out91 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2076]
WARNING: [Synth 8-3848] Net probe_out92 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2077]
WARNING: [Synth 8-3848] Net probe_out93 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2078]
WARNING: [Synth 8-3848] Net probe_out94 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2079]
WARNING: [Synth 8-3848] Net probe_out95 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2080]
WARNING: [Synth 8-3848] Net probe_out96 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2081]
WARNING: [Synth 8-3848] Net probe_out97 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2082]
WARNING: [Synth 8-3848] Net probe_out98 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2083]
WARNING: [Synth 8-3848] Net probe_out99 in module/entity bd_0745_g_inst_0_gigantic_mux does not have driver. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_g_inst_0_gigantic_mux.v:2084]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:776]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_6_ila' requires 1033 connections, but only 1027 given [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745_ila_lib_0.v:3383]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'g_inst'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:557]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:776]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_2_aw'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:870]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_2_w'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:883]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_2_b'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:874]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_2_ar'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:866]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_2_r'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:878]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_3_aw'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:892]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_3_w'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:905]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_3_b'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:896]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_3_ar'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:888]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_3_r'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:900]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_4_aw'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:914]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_4_w'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:927]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_4_b'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:918]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_4_ar'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:910]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_4_r'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:922]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_5_aw'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:936]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_5_w'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:949]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_5_b'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:940]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_5_ar'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:932]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'slot_5_r'. This will prevent further optimization [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ipshared/c35c/src/bd_0745.v:944]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13 has unconnected port INJECTSBITERR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:15 ; elapsed = 00:06:31 . Memory (MB): peak = 2503.238 ; gain = 1210.125 ; free physical = 20457 ; free virtual = 59557
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[15] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[14] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[13] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[12] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[11] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[10] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[9] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[8] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[7] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[6] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[5] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[4] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[3] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[2] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[1] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[31]:dina[0] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[15] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[14] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[13] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[12] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[11] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[10] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[9] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[8] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[7] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[6] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[5] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[4] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[3] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[2] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[1] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[30]:dina[0] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[15] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[14] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[13] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[12] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[11] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[10] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[9] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[8] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[7] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[6] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[5] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[4] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[3] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[2] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[1] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[29]:dina[0] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[15] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[14] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[13] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[12] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[11] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[10] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[9] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[8] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[7] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[6] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[5] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[4] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[3] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[2] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[1] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[28]:dina[0] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[15] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[14] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[13] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[12] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[11] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[10] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[9] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[8] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[7] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[6] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[5] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[4] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[3] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[2] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[1] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[27]:dina[0] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[15] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[14] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[13] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[12] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[11] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[10] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[9] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[8] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[7] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[6] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[5] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[4] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[3] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[2] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[1] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[26]:dina[0] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[25]:dina[15] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[25]:dina[14] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[25]:dina[13] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
WARNING: [Synth 8-3295] tying undriven pin inst_circ_buff_memory[25]:dina[12] to constant 0 [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6878]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:19 ; elapsed = 00:06:35 . Memory (MB): peak = 2503.238 ; gain = 1210.125 ; free physical = 20613 ; free virtual = 59713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:19 ; elapsed = 00:06:35 . Memory (MB): peak = 2503.238 ; gain = 1210.125 ; free physical = 20613 ; free virtual = 59713
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/bd_0745_ila_lib_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/bd_0745_ila_lib_0_ooc.xdc:67]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/bd_0745_ila_lib_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/bd_0745_ila_lib_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/pr_darius_wrapper_bd_debug_inst_1_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/bd_0745_ooc.xdc] for cell 'inst/system_ila_0/inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/bd_0745_ooc.xdc] for cell 'inst/system_ila_0/inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_system_ila_0_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_system_ila_0_0_ooc.xdc:55]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_system_ila_0_0_ooc.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_system_ila_0_0_ooc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/pr_darius_wrapper_bd_debug_inst_1_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_ooc.xdc] for cell 'inst'
CRITICAL WARNING: [Constraints 18-1056] Clock 'CLK' completely overrides clock 'clk'.
New: create_clock -period 6.400 -name CLK [get_ports CLK], [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_ooc.xdc:9]
Previous: create_clock -period 6.400 -name clk [get_ports CLK], [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/bd_0745_ooc.xdc:9]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/darius_wrapper_bd_debug_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/ila.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/src/ila.xdc] for cell 'inst'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.runs/pr_darius_wrapper_bd_debug_inst_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.runs/pr_darius_wrapper_bd_debug_inst_1_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/Inst_host_cmd_rd/inst_xpm_fifo_sync/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/Inst_host_cmd_rd/inst_xpm_fifo_sync/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_addr_gen/inst_xpm_fifo_sync/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_addr_gen/inst_xpm_fifo_sync/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_addr_gen/inst_pool_xpm_fifo_sync/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_addr_gen/inst_pool_xpm_fifo_sync/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[0]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[0]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[10]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[10]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[11]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[11]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[12]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[12]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[13]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[13]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[14]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[14]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[15]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[15]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[16]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[16]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[17]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[17]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[18]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[18]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[19]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[19]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[1]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[1]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[20]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[20]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[21]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[21]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[22]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[22]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[23]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[23]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[24]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[24]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[25]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[25]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[26]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[26]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[27]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[27]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[28]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[28]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[29]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[29]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[2]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[2]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[30]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[30]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[31]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[31]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[3]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[3]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[4]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[4]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[5]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[5]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[6]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[6]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[7]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[7]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[8]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[8]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[9]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[9]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_xpm_fifo_sync/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_xpm_fifo_sync/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_datamover/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_datamover/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_weight_datamover/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_weight_datamover/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_datamover/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_datamover/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_datamover/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_datamover/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pr_darius_wrapper_bd_debug_inst_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pr_darius_wrapper_bd_debug_inst_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[0]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[0]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[0]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[0]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[10]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[10]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[10]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[10]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[11]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[11]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[11]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[11]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[12]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[12]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[12]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[12]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[13]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[13]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[13]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[13]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[14]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[14]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[14]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[14]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[15]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[15]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[15]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[15]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[16]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[16]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[16]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[16]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[17]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[17]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[17]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[17]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[18]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[18]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[18]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[18]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[19]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[19]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[19]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[19]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[1]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[1]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[1]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[1]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[20]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[20]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[20]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[20]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[21]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[21]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[21]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[21]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[22]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[22]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[22]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[22]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[23]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[23]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[23]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[23]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[24]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[24]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[24]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[24]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[25]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[25]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[25]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[25]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[26]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[26]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[26]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[26]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[27]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[27]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[27]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[27]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[28]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[28]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[28]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[28]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[29]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[29]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[29]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[29]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[2]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[2]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[2]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[2]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[30]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[30]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[30]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[30]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[31]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[31]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[31]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[31]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[3]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[3]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[3]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[3]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[4]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[4]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[4]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[4]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[5]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[5]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[5]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[5]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[6]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[6]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[6]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[6]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[7]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[7]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[7]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[7]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[8]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[8]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[8]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[8]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[9]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[9]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[9]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[9]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[0]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[0]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[0]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[0]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[10]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[10]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[10]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[10]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[11]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[11]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[11]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[11]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[12]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[12]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[12]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[12]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[13]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[13]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[13]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[13]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[14]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[14]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[14]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[14]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[15]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[15]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[15]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[15]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[16]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[16]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[16]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[16]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[17]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[17]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[17]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[17]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[18]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[18]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[18]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[18]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[19]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[19]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[19]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[19]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[1]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[1]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[1]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[1]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[20]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[20]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[20]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[20]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[21]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[21]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[21]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[21]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[22]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[22]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[22]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[22]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[23]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[23]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[23]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[23]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[24]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[24]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[24]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[24]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[25]/inst_xpm_ping_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[25]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[25]/inst_xpm_pong_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[25]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[26]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[26]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[26]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[26]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[27]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[27]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[27]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[27]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[28]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[28]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[28]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[28]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[29]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[29]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[29]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[29]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[2]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[2]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[2]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[2]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[30]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[30]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[30]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[30]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[3]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[3]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[3]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[3]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[4]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[4]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[4]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[4]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[5]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[5]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[5]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[5]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[6]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[6]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[6]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[6]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[7]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[7]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[7]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[7]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[8]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[8]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[8]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[8]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[9]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[9]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[9]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[9]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[0]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[0]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[10]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[10]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[11]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[11]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[12]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[12]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[13]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[13]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[14]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[14]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[15]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[15]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[16]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[16]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[17]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[17]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[18]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[18]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[19]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[19]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[1]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[1]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[20]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[20]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[21]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[21]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[22]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[22]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[23]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[23]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[24]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[24]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[25]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[25]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[26]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[26]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[27]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[27]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[28]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[28]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[29]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[29]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[2]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[2]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[30]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[30]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[31]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[31]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[3]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[3]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[4]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[4]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[5]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[5]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[6]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[6]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[7]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[7]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[8]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[8]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[9]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[9]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[0]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[0]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[10]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[10]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[11]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[11]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[12]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[12]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[13]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[13]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[14]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[14]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[15]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[15]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[16]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[16]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[17]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[17]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[18]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[18]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[19]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[19]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[1]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[1]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[20]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[20]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[21]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[21]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[22]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[22]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[23]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[23]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[24]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[24]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[25]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[25]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[26]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[26]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[27]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[27]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[28]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[28]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[29]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[29]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[2]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[2]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[30]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[30]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[31]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[31]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[3]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[3]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[4]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[4]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[5]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[5]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[6]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[6]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[7]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[7]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[8]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[8]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[9]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[9]'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pr_darius_wrapper_bd_debug_inst_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pr_darius_wrapper_bd_debug_inst_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3536 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 2420 instances
  CFGLUT5 => SRLC32E: 92 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1024 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:01 . Memory (MB): peak = 4784.453 ; gain = 0.000 ; free physical = 17803 ; free virtual = 56905
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:07:51 ; elapsed = 00:08:27 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 19942 ; free virtual = 59044
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'gen_axi.gen_read.s_axi_rvalid_i_reg' into 'gen_axi.gen_read.read_cs_reg[0:0]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:415]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_14_decerr_slave__parameterized0'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:924]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/fed1/hdl/axi_mmu_v2_1_vl_rfs.v:918]
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_14_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_14_top__parameterized0'
INFO: [Synth 8-5546] ROM "r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_17_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'darius_v2_0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'darius_v2_0_control_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "single_transaction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'darius_v2_0_general_controller'
INFO: [Synth 8-5544] ROM "partial_acc_delay" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'darius_v2_0_request_generator_datapath'
INFO: [Synth 8-5546] ROM "cntr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_sel1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lsig_length_adjust_us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc2_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_xfer_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc__parameterized0'
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_xfer_len_eq_0_im2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc2_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_xfer_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_ms_strb_index" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_srecud.v:45]
INFO: [Synth 8-4471] merging register 'temp_diff_src_or_typ_74_reg_3406_reg[15:8]' into 'error_DEST_V_reg_3299_reg[15:8]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3652]
INFO: [Synth 8-4471] merging register 'temp_diff_src_or_typ_reg_3436_reg[15:8]' into 'error_DEST_V_reg_3299_reg[15:8]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3630]
INFO: [Synth 8-4471] merging register 'j_cast_reg_3793_reg[31:31]' into 'tmp_75_reg_3757_reg[0:0]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3839]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:3750]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_reg_3389_reg' and it is trimmed from '29' to '14' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:1550]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_227_reg_3467_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:1472]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_220_reg_3489_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:1448]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_216_reg_3618_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:1436]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_209_reg_3640_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:1418]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_78_reg_3762_reg' and it is trimmed from '64' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:1194]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_1728_reg' and it is trimmed from '129' to '97' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:1340]
WARNING: [Synth 8-3936] Found unconnected internal register 'envlp_DEST_V_1_reg' and it is trimmed from '16' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:1000]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_160_reg_3806_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv.v:1376]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_194_fu_1682_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1688_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_232_fu_2353_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_169_fu_2169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_194_fu_1682_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1688_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_232_fu_2353_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_169_fu_2169_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_129_reg_3565_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:1373]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_123_reg_3588_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:1355]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_119_reg_3713_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:1343]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_112_reg_3736_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:1325]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp155_reg_3347_reg' and it is trimmed from '129' to '97' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:1301]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_reg_3335_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2209.v:1457]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_70_fu_2580_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_72_fu_2714_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_2725_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_101_fu_1706_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1718_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1776_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_79_fu_2090_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_85_fu_2096_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_fu_2580_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_72_fu_2714_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_2725_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_101_fu_1706_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1718_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1776_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_79_fu_2090_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_85_fu_2096_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_141_reg_3254_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:1292]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_134_reg_3277_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:1274]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_130_reg_3402_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:1262]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_122_reg_3425_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:1244]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp155_reg_3036_reg' and it is trimmed from '129' to '97' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:1220]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_63_reg_3024_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_1.v:1370]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_70_fu_2314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_72_fu_2448_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_2459_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_103_fu_1603_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1615_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1665_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1677_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_79_fu_1964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_85_fu_1970_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_fu_2314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_72_fu_2448_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_2459_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_103_fu_1603_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1615_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1665_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1677_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_79_fu_1964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_85_fu_1970_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_78_reg_2921_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:1309]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_72_reg_2944_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:1291]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_68_reg_3069_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_61_reg_3092_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:1261]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp155_reg_2703_reg' and it is trimmed from '129' to '97' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:1147]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_2691_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2210.v:1165]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_28_fu_2033_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_2167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_31_fu_2178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_fu_1505_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1537_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1549_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_32_fu_1841_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_37_fu_1847_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_2033_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_2167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_31_fu_2178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_fu_1505_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1511_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1537_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1549_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_32_fu_1841_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_37_fu_1847_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_115_reg_2676_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2.v:1139]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_107_reg_2699_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2.v:1115]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_reg_2824_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2.v:1103]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_96_reg_2847_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2.v:1325]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_1436_reg' and it is trimmed from '129' to '97' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2.v:1078]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_49_reg_2453_reg' and it is trimmed from '31' to '9' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/MPI_Recv_1_2.v:1217]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_56_fu_1999_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_1491_p2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_71_fu_1380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1386_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_fu_1412_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_60_fu_1717_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_s_fu_1491_p2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'darius_info_float_0_reg_1001_reg[31:0]' into 'darius_info_float_0_1_fu_182_reg[31:0]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper.v:2408]
INFO: [Synth 8-4471] merging register 'darius_info_float_1_reg_1006_reg[31:0]' into 'darius_info_float_1_1_fu_186_reg[31:0]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper.v:2410]
INFO: [Synth 8-4471] merging register 'data_mem_info_float_9_reg_960_reg[31:0]' into 'data_mem_info_float_1_fu_170_reg[31:0]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper.v:2421]
INFO: [Synth 8-4471] merging register 'data_mem_info_float_s_fu_166_reg[31:0]' into 'data_mem_info_float_8_reg_955_reg[31:0]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper.v:1500]
INFO: [Synth 8-4471] merging register 'parameter_mem_info_f_5_reg_890_reg[31:0]' into 'parameter_mem_info_f_1_fu_158_reg[31:0]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper.v:2430]
INFO: [Synth 8-4471] merging register 'parameter_mem_info_f_fu_154_reg[31:0]' into 'parameter_mem_info_f_4_reg_885_reg[31:0]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper.v:1846]
INFO: [Synth 8-4471] merging register 'tmp_19_reg_1035_reg[63:62]' into 'tmp_6_reg_898_reg[63:62]' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper.v:4491]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_662_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_9_fu_742_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_13_fu_796_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_662_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_9_fu_742_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_13_fu_796_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_mem_if.v:1318]
INFO: [Synth 8-5545] ROM "tmp_size" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_mem_if.v:521]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dariusWrapper_mem_write'
INFO: [Synth 8-5545] ROM "enough_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dariusWrapper_mem_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_mem_if.v:1318]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_mem_if.v:1118]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dariusWrapper_mem_read'
INFO: [Synth 8-5545] ROM "next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_darius_driver_if.v:1318]
INFO: [Synth 8-5545] ROM "tmp_size" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_darius_driver_if.v:521]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dariusWrapper_darius_driver_write'
INFO: [Synth 8-5545] ROM "enough_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dariusWrapper_darius_driver_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_darius_driver_if.v:1318]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/dbdb/hdl/verilog/dariusWrapper_darius_driver_if.v:1118]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dariusWrapper_darius_driver_read'
INFO: [Synth 8-5545] ROM "next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dariusWrapper_stream_in_V_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dariusWrapper_stream_out_V_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized88'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized45'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized46'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized47'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized48'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized49'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized50'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized51'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized52'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized53'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized54'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized55'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized56'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized57'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized58'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized59'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized60'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized61'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized62'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized63'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized64'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized65'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized66'
INFO: [Common 17-14] Message 'Synth 8-802' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_14_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
*
               R_PENDING |                               01 |                              001
                R_DECERR |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'sequential' in module 'axi_mmu_v2_1_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_14_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_14_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               R_PENDING |                              010 |                              001
                R_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_14_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_17_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
               SM_WRIDLE |                             0010 |                               00
               SM_WRDATA |                             0100 |                               01
               SM_WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'darius_v2_0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               11
*
               SM_RDIDLE |                              010 |                               00
               SM_RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'darius_v2_0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              100 |                             0000
*
                    IDLE |                              000 |                             0001
                 RUNNING |                              011 |                             0010
                   DELAY |                              010 |                             0100
                    DONE |                              001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'darius_v2_0_general_controller'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3C9DBB800'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                    PREP |                              100 |                             0001
                    ADDR |                              010 |                             0010
                    DATA |                              011 |                             0011
                    LOOP |                              001 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dariusWrapper_mem_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dariusWrapper_mem_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                    PREP |                               11 |                             0001
                    ADDR |                               10 |                             0010
                    LOOP |                               01 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dariusWrapper_mem_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                    PREP |                              100 |                             0001
                    ADDR |                              010 |                             0010
                    DATA |                              011 |                             0011
                    LOOP |                              001 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dariusWrapper_darius_driver_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dariusWrapper_darius_driver_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                    PREP |                               11 |                             0001
                    ADDR |                               10 |                             0010
                    LOOP |                               01 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dariusWrapper_darius_driver_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dariusWrapper_stream_in_V_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dariusWrapper_stream_out_V_reg_slice'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm46B400B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm49CDB2E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm49CD80B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4B19C3C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm43C79B200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm43C785D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm38505E400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm38504B000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm488A11300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm456752900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm33DC7FA00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4C7D18C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm43C117600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm43C100000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4877B4F00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm448D65D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm448D4C600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm477220B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm47F010200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm47EFE8F00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm487D2C000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2F4A37B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm17C0ABB00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4C1C1B200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm571384200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2F3586E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2F359AD00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm38612FD00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm45D9AB500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm47AB91800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3B7ED9C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3C8FDE400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm39F5F1300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm39F604700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3D2922100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm349A1CE00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4CD9E6300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm48A2F3F00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm428843C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm43A7D5500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm43A7C0B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4C5714400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3CD745D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm46AE77B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm46AE53F00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3C5786800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E2FA5200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4810BB800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4810A5800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm48A319C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm46E081B00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm31E5A6E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2FE41EF00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2FE403700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm331BAE100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3EFB17000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4CBB38600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3EBA32900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm30B8B2900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm31148EC00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm31146E700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm39CBE9A00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm5986C7300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm461449400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm461428400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4C5EE0500'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3FDDE7300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm34DE35A00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm34DE04D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4CBB2C000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4A58A3C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm435C43C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3613D0200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3613DA700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm38ECD2900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3E45EF700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm463BD0D00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3B7026E00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4766CD600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4C870CB00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm4C86E8400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm48D58F200'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm57DEFB800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3A83B8C00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3D1522100'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm340046800'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm49A7AC600'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm45E28F700'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm349A07900'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm3554DA200'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:21 ; elapsed = 00:09:00 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 17219 ; free virtual = 56341
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-14] Message 'Synth 8-5775' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |darius_wrapper_bd_debug_axi_interconnect_mem_0__GB0 |           1|     42607|
|2     |darius_wrapper_bd_debug_axi_interconnect_mem_0__GB1 |           1|     14768|
|3     |darius_v2_0_weight_block__GB0                       |           1|     22694|
|4     |darius_v2_0_weight_block__GB1                       |           1|      5121|
|5     |array__GB0                                          |           1|     34554|
|6     |array__GB1                                          |           1|     13290|
|7     |array__GB2                                          |           1|     15948|
|8     |array__GB3                                          |           1|     21264|
|9     |reg__1626                                           |           1|        32|
|10    |array__GB0__1                                       |           1|     26880|
|11    |array__GB1__1                                       |           1|      6720|
|12    |array__GB2__1                                       |           1|      9408|
|13    |darius_v2_0_accumulation_reduction_wrapper__GC0     |           1|      3006|
|14    |axi_datamover_pcc                                   |           2|     17771|
|15    |axi_datamover_mm2s_full_wrap__xdcDup__1__GC0        |           1|      4908|
|16    |axi_datamover_s2mm_full_wrap__GB0                   |           1|     22143|
|17    |axi_datamover_s2mm_full_wrap__GB1                   |           1|     15979|
|18    |axi_datamover_mm2s_full_wrap__GC0                   |           1|      4908|
|19    |darius_v2_0_top__GCB0                               |           1|     30824|
|20    |darius_v2_0_top__GCB1                               |           1|     16576|
|21    |darius_v2_0__GC0                                    |           1|      5536|
|22    |dariusWrapper__GB0                                  |           1|     20237|
|23    |dariusWrapper__GB1                                  |           1|     17874|
|24    |dariusWrapper__GB2                                  |           1|     12251|
|25    |dariusWrapper__GB3                                  |           1|     11989|
|26    |dariuswrapper_top__GC0                              |           1|      8639|
|27    |ila_v6_2_6_ila_core__GB0                            |           1|     26484|
|28    |ila_v6_2_6_ila_core__GB1                            |           1|     22641|
|29    |ila_v6_2_6_ila_core__GB2                            |           1|     39170|
|30    |ila_v6_2_6_ila_core__GB3                            |           1|     12271|
|31    |ila_v6_2_6_ila__GC0                                 |           1|         7|
|32    |bd_0745__GC0                                        |           1|       688|
|33    |darius_wrapper_bd_debug__GC0                        |           1|      2262|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 32    
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 74    
	   3 Input     32 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 25    
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 4     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 9     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 14    
	   4 Input     11 Bit       Adders := 64    
	   2 Input     11 Bit       Adders := 41    
	   4 Input     10 Bit       Adders := 172   
	   3 Input     10 Bit       Adders := 34    
	   2 Input     10 Bit       Adders := 58    
	   4 Input      9 Bit       Adders := 15    
	   3 Input      9 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 17    
	   2 Input      8 Bit       Adders := 40    
	   2 Input      7 Bit       Adders := 25    
	   3 Input      7 Bit       Adders := 5     
	   4 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 122   
	   4 Input      6 Bit       Adders := 10    
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 22    
	   4 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 101   
	   3 Input      4 Bit       Adders := 6     
	   4 Input      4 Bit       Adders := 15    
	   3 Input      3 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 53    
	   4 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 13    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 104   
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 141   
+---Registers : 
	             4416 Bit    Registers := 1     
	             4414 Bit    Registers := 9     
	             1536 Bit    Registers := 2     
	             1024 Bit    Registers := 3     
	              864 Bit    Registers := 2     
	              579 Bit    Registers := 4     
	              577 Bit    Registers := 4     
	              518 Bit    Registers := 4     
	              516 Bit    Registers := 4     
	              514 Bit    Registers := 2     
	              512 Bit    Registers := 33    
	              288 Bit    Registers := 2     
	              256 Bit    Registers := 4     
	              145 Bit    Registers := 2     
	              132 Bit    Registers := 2     
	              129 Bit    Registers := 5     
	              128 Bit    Registers := 9     
	               98 Bit    Registers := 2     
	               97 Bit    Registers := 5     
	               88 Bit    Registers := 1     
	               76 Bit    Registers := 1     
	               73 Bit    Registers := 3     
	               64 Bit    Registers := 49    
	               63 Bit    Registers := 4     
	               62 Bit    Registers := 12    
	               48 Bit    Registers := 736   
	               47 Bit    Registers := 2     
	               45 Bit    Registers := 2     
	               40 Bit    Registers := 4     
	               39 Bit    Registers := 1     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 4     
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 7     
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 224   
	               31 Bit    Registers := 62    
	               30 Bit    Registers := 5     
	               29 Bit    Registers := 4     
	               27 Bit    Registers := 2048  
	               23 Bit    Registers := 10    
	               21 Bit    Registers := 4     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 2093  
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 115   
	               10 Bit    Registers := 958   
	                9 Bit    Registers := 98    
	                8 Bit    Registers := 377   
	                7 Bit    Registers := 29    
	                6 Bit    Registers := 194   
	                5 Bit    Registers := 68    
	                4 Bit    Registers := 175   
	                3 Bit    Registers := 124   
	                2 Bit    Registers := 225   
	                1 Bit    Registers := 11347 
+---RAMs : 
	             289K Bit         RAMs := 2     
	             257K Bit         RAMs := 1     
	              48K Bit         RAMs := 64    
	              16K Bit         RAMs := 96    
	               8K Bit         RAMs := 40    
	               4K Bit         RAMs := 9     
	               2K Bit         RAMs := 6     
	               1K Bit         RAMs := 1     
	              704 Bit         RAMs := 2     
+---Muxes : 
	   2 Input   4414 Bit        Muxes := 1     
	   2 Input    577 Bit        Muxes := 4     
	   2 Input    518 Bit        Muxes := 4     
	   2 Input    516 Bit        Muxes := 4     
	   2 Input    512 Bit        Muxes := 6     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input    145 Bit        Muxes := 2     
	   2 Input    132 Bit        Muxes := 2     
	   2 Input    129 Bit        Muxes := 6     
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     89 Bit        Muxes := 2     
	   5 Input     76 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 2     
	  77 Input     76 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     67 Bit        Muxes := 5     
	   4 Input     67 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 32    
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 5     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   3 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 97    
	   2 Input     47 Bit        Muxes := 4     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 12    
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 191   
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 4     
	   3 Input     31 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 6     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 68    
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 7     
	   3 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 10    
	   4 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 5     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 4     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 3     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     18 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 17    
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 326   
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 90    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 14    
	   2 Input     11 Bit        Muxes := 4     
	   5 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 111   
	   5 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 194   
	   8 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 397   
	   8 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 25    
	   3 Input      7 Bit        Muxes := 5     
	  65 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 99    
	   8 Input      6 Bit        Muxes := 10    
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 27    
	   6 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 345   
	   4 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 90    
	   2 Input      3 Bit        Muxes := 133   
	   3 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 4     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 460   
	   3 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 42    
	   5 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 2678  
	   3 Input      1 Bit        Muxes := 130   
	   4 Input      1 Bit        Muxes := 32    
	   8 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_dwidth_converter_v2_1_16_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 129   
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 133   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 130   
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 323   
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_16_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_16_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	              577 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    577 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	              516 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_16_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_17_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               98 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_17_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               98 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_17_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_17_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_addr_decoder__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_decoder__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_addr_decoder__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_splitter__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_decoder__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_addr_decoder__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_splitter__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_decoder__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_addr_decoder__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_splitter__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_decoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_17_si_transactor__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized24__1 
Detailed RTL Component Info : 
+---Registers : 
	              518 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    518 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_17_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	              518 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    518 Bit        Muxes := 2     
Module axi_crossbar_v2_1_17_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module axi_mmu_v2_1_14_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_mmu_v2_1_14_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 4     
Module axi_dwidth_converter_v2_1_16_w_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 129   
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 133   
+---Muxes : 
	   2 Input      8 Bit        Muxes := 130   
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 323   
Module generic_baseblocks_v2_1_0_command_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_16_a_upsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_16_r_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	              577 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    577 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	              516 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_16_a_upsizer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	              145 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    145 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    132 Bit        Muxes := 2     
Module axi_mmu_v2_1_14_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module axi_mmu_v2_1_14_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module axi_mmu_v2_1_14_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_mmu_v2_1_14_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__32 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__32 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__32 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__62 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__94 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__94 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__94 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__93 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__93 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__93 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__61 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__92 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__92 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__92 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__91 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__91 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__91 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__60 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__90 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__90 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__90 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__89 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__89 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__89 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__59 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__88 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__88 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__88 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__87 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__87 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__87 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__58 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__86 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__86 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__86 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__85 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__85 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__85 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__57 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__84 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__84 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__84 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__83 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__83 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__83 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__56 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__82 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__82 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__82 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__81 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__81 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__81 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__55 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__80 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__80 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__80 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__79 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__79 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__79 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__54 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__78 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__78 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__78 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__77 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__77 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__77 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__53 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__76 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__76 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__76 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__75 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__75 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__75 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__52 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__74 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__74 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__74 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__73 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__73 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__73 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__51 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__72 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__72 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__72 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__71 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__71 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__71 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__50 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__70 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__70 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__70 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__69 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__69 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__69 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__49 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__68 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__68 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__68 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__67 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__67 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__67 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__48 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__66 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__66 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__66 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__65 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__65 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__65 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__47 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__64 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__64 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__64 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__63 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__63 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__63 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__46 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__62 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__62 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__62 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__61 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__61 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__61 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__45 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__60 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__60 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__60 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__59 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__59 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__59 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__44 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__58 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__58 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__58 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__57 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__57 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__57 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__43 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__56 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__56 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__56 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__55 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__55 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__55 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__42 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__54 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__54 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__54 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__53 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__53 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__53 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__41 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__52 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__52 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__52 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__51 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__51 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__51 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__40 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__50 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__50 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__50 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__49 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__49 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__49 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__39 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__48 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__48 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__48 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__47 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__47 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__47 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__38 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__46 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__46 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__46 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__45 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__45 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__45 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__37 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__44 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__44 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__44 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__43 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__43 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__43 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__36 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__42 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__42 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__42 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__41 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__41 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__41 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__35 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__40 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__40 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__40 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__39 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__39 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__39 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__34 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__38 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__38 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__38 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__37 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__37 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__37 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__33 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__36 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__36 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__36 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__35 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__35 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__35 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__parameterized7__32 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__34 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_memory_base__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__34 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__34 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized8__33 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized9__33 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized10__33 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_weight_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              864 Bit    Registers := 2     
	              512 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 64    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module darius_v2_0_multadd_wrapper__63 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__62 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__61 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__60 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__59 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__58 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__57 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__56 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__55 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__54 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__53 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__52 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__51 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__50 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__49 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__48 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__47 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__46 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__45 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__44 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__43 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__42 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__41 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__40 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__39 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__38 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__37 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__36 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__35 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__34 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__33 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__32 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__95 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__94 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__93 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__92 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__91 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__90 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__89 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__88 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__87 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__86 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__85 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__84 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__83 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__82 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__81 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__80 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__79 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__78 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__77 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__76 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__75 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__74 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__73 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__72 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__71 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__70 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__69 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__68 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__67 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__66 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__65 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__64 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__127 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__126 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__125 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__124 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__123 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__122 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__121 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__120 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__119 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__118 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__117 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__116 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__115 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__114 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__113 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__112 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__111 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__110 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__109 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__108 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__107 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__106 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__105 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__104 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__103 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__102 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__101 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__100 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__99 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__98 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__97 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__96 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__159 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__158 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__157 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__156 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__155 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__154 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__153 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__152 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__151 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__150 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__149 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__148 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__147 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__146 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__145 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__144 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__143 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__142 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__141 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__140 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__139 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__138 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__137 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__136 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__135 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__134 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__133 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__132 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__131 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__130 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__129 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__128 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__191 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__190 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__189 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__188 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__187 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__186 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__185 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__184 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__183 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__182 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__181 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__180 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__179 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__178 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__177 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__176 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__175 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__174 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__173 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__172 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__171 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__170 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__169 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__168 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__167 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__166 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__165 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__164 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__163 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__162 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__161 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__160 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__223 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__222 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__221 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__220 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__219 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__218 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__217 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__216 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__215 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__214 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__213 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__212 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__211 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__210 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__209 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__208 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__207 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__206 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__205 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__204 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__203 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__202 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__201 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__200 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__199 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__198 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__197 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__196 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__195 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__194 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__193 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__192 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__255 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__254 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__253 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__252 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__251 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__250 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__249 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__248 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__247 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__246 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__245 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__244 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__243 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__242 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__241 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__240 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__239 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__238 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__237 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__236 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__235 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__234 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__233 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__232 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__231 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__230 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__229 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__228 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__227 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__226 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__225 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__224 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__287 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__286 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__285 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__284 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__283 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__282 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__281 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__280 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__279 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__278 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__277 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__276 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__275 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__274 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__273 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__272 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__271 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__270 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__269 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__268 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__267 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__266 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__265 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__264 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__263 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__262 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__261 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__260 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__259 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__258 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__257 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__256 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__319 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__318 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__317 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__316 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__315 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__314 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__313 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__312 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__311 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__310 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__309 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__308 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__307 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__306 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__305 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__304 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__303 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__302 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__301 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__300 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__299 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__298 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__297 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__296 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__295 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__294 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__293 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__292 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__291 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__290 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__289 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__288 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__351 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__350 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__349 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__348 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__347 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__346 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__345 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__344 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__343 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__342 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__341 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__340 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__339 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__338 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__337 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__336 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__335 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__334 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__333 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__332 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__331 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__330 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__329 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__328 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__327 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__326 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__325 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__324 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__323 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__322 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__321 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__320 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__383 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__382 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__381 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__380 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__379 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__378 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__377 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__376 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__375 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__374 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__373 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__372 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__371 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__370 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__369 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__368 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__367 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__366 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__365 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__364 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__363 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__362 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__361 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__360 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__359 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__358 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__357 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__356 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__355 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__354 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__353 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__352 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__415 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__414 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__413 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__412 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__411 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__410 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__409 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__408 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__407 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__406 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__405 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__404 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__403 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__402 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__401 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__400 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__399 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__398 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__397 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__396 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__395 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__394 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__393 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__392 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__391 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__390 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__389 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__388 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__387 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__386 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__385 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__384 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__2 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__3 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__4 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__5 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__6 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__7 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__8 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__9 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__10 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__11 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__12 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__13 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__14 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__15 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__16 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__17 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__18 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__19 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__20 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__21 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__22 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__23 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__24 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__25 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__26 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__27 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__28 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__29 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__30 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__31 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__416 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__479 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__478 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__477 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__476 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__475 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__474 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__473 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__472 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__471 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__470 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__469 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__468 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__467 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__466 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__465 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__464 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__463 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__462 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__461 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__460 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__459 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__458 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__457 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__456 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__455 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__454 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__453 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__452 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__451 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__450 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__449 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__448 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__511 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__510 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__509 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__508 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__507 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__506 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__505 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__504 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__503 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__502 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__501 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__500 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__499 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__498 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__497 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__496 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__495 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__494 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__493 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__492 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__491 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__490 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__489 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__488 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__487 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__486 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__485 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__484 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__483 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__482 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__481 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__480 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__15 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__543 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__542 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__541 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__540 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__539 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__538 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__537 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__536 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__535 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__534 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__533 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__532 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__531 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__530 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__529 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__528 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__527 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__526 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__525 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__524 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__523 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__522 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__521 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__520 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__519 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__518 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__517 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__516 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__515 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__514 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__513 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__512 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__16 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__575 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__574 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__573 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__572 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__571 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__570 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__569 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__568 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__567 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__566 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__565 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__564 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__563 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__562 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__561 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__560 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__559 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__558 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__557 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__556 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__555 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__554 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__553 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__552 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__551 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__550 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__549 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__548 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__547 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__546 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__545 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__544 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__17 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__417 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__418 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__419 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__420 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__421 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__422 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__423 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__424 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__425 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__426 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__427 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__428 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__429 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__430 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__431 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__432 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__433 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__434 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__435 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__436 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__437 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__438 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__439 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__440 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__441 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__442 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__443 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__444 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__445 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__446 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__447 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__576 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__18 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__639 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__638 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__637 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__636 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__635 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__634 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__633 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__632 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__631 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__630 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__629 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__628 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__627 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__626 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__625 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__624 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__623 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__622 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__621 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__620 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__619 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__618 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__617 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__616 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__615 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__614 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__613 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__612 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__611 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__610 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__609 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__608 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__19 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__671 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__670 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__669 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__668 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__667 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__666 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__665 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__664 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__663 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__662 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__661 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__660 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__659 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__658 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__657 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__656 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__655 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__654 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__653 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__652 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__651 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__650 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__649 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__648 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__647 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__646 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__645 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__644 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__643 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__642 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__641 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__640 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__20 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__703 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__702 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__701 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__700 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__699 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__698 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__697 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__696 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__695 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__694 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__693 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__692 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__691 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__690 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__689 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__688 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__687 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__686 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__685 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__684 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__683 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__682 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__681 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__680 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__679 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__678 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__677 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__676 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__675 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__674 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__673 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__672 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__21 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__735 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__734 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__733 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__732 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__731 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__730 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__729 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__728 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__727 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__726 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__725 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__724 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__723 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__722 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__721 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__720 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__719 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__718 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__717 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__716 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__715 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__714 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__713 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__712 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__711 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__710 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__709 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__708 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__707 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__706 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__705 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__704 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__22 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__767 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__766 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__765 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__764 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__763 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__762 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__761 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__760 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__759 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__758 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__757 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__756 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__755 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__754 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__753 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__752 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__751 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__750 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__749 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__748 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__747 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__746 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__745 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__744 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__743 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__742 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__741 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__740 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__739 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__738 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__737 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__736 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__23 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__577 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__578 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__579 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__580 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__581 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__582 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__583 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__584 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__585 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__586 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__587 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__588 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__589 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__590 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__591 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__592 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__593 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__594 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__595 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__596 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__597 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__598 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__599 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__600 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__601 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__602 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__603 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__604 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__605 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__606 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__607 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__768 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__24 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__831 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__830 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__829 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__828 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__827 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__826 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__825 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__824 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__823 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__822 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__821 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__820 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__819 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__818 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__817 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__816 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__815 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__814 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__813 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__812 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__811 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__810 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__809 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__808 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__807 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__806 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__805 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__804 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__803 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__802 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__801 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__800 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__25 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__863 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__862 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__861 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__860 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__859 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__858 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__857 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__856 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__855 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__854 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__853 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__852 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__851 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__850 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__849 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__848 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__847 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__846 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__845 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__844 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__843 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__842 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__841 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__840 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__839 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__838 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__837 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__836 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__835 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__834 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__833 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__832 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__26 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__895 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__894 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__893 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__892 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__891 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__890 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__889 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__888 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__887 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__886 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__885 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__884 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__883 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__882 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__881 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__880 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__879 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__878 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__877 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__876 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__875 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__874 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__873 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__872 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__871 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__870 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__869 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__868 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__867 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__866 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__865 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__864 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__27 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__927 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__926 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__925 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__924 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__923 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__922 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__921 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__920 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__919 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__918 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__917 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__916 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__915 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__914 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__913 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__912 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__911 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__910 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__909 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__908 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__907 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__906 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__905 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__904 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__903 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__902 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__901 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__900 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__899 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__898 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__897 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__896 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__28 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__959 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__958 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__957 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__956 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__955 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__954 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__953 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__952 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__951 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__950 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__949 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__948 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__947 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__946 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__945 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__944 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__943 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__942 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__941 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__940 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__939 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__938 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__937 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__936 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__935 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__934 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__933 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__932 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__931 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__930 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__929 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__928 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__29 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__991 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__990 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__989 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__988 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__987 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__986 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__985 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__984 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__983 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__982 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__981 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__980 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__979 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__978 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__977 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__976 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__975 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__974 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__973 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__972 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__971 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__970 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__969 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__968 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__967 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__966 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__965 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__964 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__963 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__962 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__961 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__960 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__30 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__1023 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1022 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1021 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1020 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1019 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1018 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1017 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1016 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1015 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1014 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1013 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1012 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1011 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1010 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1009 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1008 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1007 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1006 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1005 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1004 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1003 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1002 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1001 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__1000 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__999 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__998 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__997 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__996 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__995 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__994 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__993 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__992 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols__31 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_multadd_wrapper__769 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__770 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__771 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__772 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__773 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__774 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__775 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__776 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__777 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__778 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__779 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__780 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__781 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__782 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__783 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__784 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__785 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__786 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__787 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__788 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__789 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__790 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__791 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__792 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__793 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__794 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__795 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__796 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__797 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__798 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper__799 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module darius_v2_0_multadd_cols 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module darius_v2_0_systolic_array 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module darius_v2_0_dsp48e2_add__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__70 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__71 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__68 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__69 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__66 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__67 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__64 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__65 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__62 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__63 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__60 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__61 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__58 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__59 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__20 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__80 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__81 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__21 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__78 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__79 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__22 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__76 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__77 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__23 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__74 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__75 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__24 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__72 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__73 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__25 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__94 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__26 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__92 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__93 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__27 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__90 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__91 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__28 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__88 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__89 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__29 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__86 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__87 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__30 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__84 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__85 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction__xdcDup__31 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 3     
Module xpm_memory_base__parameterized3__82 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module xpm_memory_base__parameterized3__83 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module darius_v2_0_accumulation_reduction 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_address_generator_controller__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 4     
Module darius_v2_0_counter__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_accumulation_reduction_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	             1536 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               10 Bit    Registers := 32    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_strb_gen2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
Module axi_datamover_reset__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_status_cntl__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module xpm_counter_updn__parameterized12__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized13__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_memory_base__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	              579 Bit    Registers := 2     
+---RAMs : 
	             289K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized11__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized14__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized15__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized13__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized14__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized15__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_fifo_base__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf__2 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_mm2s_full_wrap__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized12__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized13__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_memory_base__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              514 Bit    Registers := 2     
+---RAMs : 
	             257K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized11__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized14__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized15__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized13__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized14__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized15__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_fifo_base__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_wr_sf 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_strb_gen2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_pcc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module cntr_incr_decr_addn_f__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module axi_datamover_skid_buf__3 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	  65 Input      7 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized11__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module axi_datamover_reset__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module xpm_counter_updn__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized13__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_memory_base__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              579 Bit    Registers := 2     
+---RAMs : 
	             289K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized11__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized14__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized15__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_fifo_base__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module darius_v2_0_counter__parameterized3__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_relu 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_counter_updn__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
Module xpm_fifo_reg_bit__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module darius_v2_0_counter__parameterized3__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_multadd_internal__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 2     
	               10 Bit    Registers := 2     
Module darius_v2_0_pool_address_generator_datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 5     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module darius_v2_0_counter__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_pool_address_generator_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_memory_base__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---RAMs : 
	              704 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_pool_address_generator_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module darius_v2_0_counter__parameterized5__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized5__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized5__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized5__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized9__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_memory_base__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module darius_v2_0_pool_comparator__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_horizontal 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 6     
	              288 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module darius_v2_0_counter__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_memory_base__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module xpm_memory_base__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module darius_v2_0_pool_comparator__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_pool_comparator__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_vertical_pool 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 5     
	              256 Bit    Registers := 4     
	               32 Bit    Registers := 7     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 34    
Module darius_v2_0_counter__parameterized5__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized5__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_pool_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 34    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module darius_v2_0_ofm_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	             1536 Bit    Registers := 1     
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module darius_v2_0_counter__parameterized4__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module darius_v2_0_request_generator_datapath__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module darius_v2_0_request_generator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized7__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module darius_v2_0_counter__parameterized7__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module darius_v2_0_counter__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module darius_v2_0_counter__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module darius_v2_0_request_generator_datapath 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module darius_v2_0_request_generator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_dsp48e2_add__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
Module darius_v2_0_request_generator_datapath__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module darius_v2_0_request_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_multadd_internal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 2     
	               10 Bit    Registers := 2     
Module darius_v2_0_address_generator_datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 4     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   5 Input     11 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_address_generator_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---RAMs : 
	              704 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_rst__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_address_generator_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module darius_v2_0_counter__parameterized3__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer__xdcDup__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_memory_base__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module darius_v2_0_ping_pong_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module darius_v2_0_ifm_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	               10 Bit    Registers := 38    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module darius_v2_0_counter__parameterized3__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module darius_v2_0_counter__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module darius_v2_0_counter__parameterized4__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_address_generator_controller__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 6     
Module darius_v2_0_counter__parameterized3__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized3__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized4__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_general_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module darius_v2_0_top 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module darius_v2_0_control_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module darius_v2_0_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_axi_read_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_host_cmd_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module darius_v2_0_counter__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module darius_v2_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dariusWrapper_intmb6_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dariusWrapper_floeOg_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module dariusWrapper_flodEe_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MPI_Recv_int_requbkb_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module MPI_Recv_1_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   2 Input     31 Bit       Adders := 5     
+---Registers : 
	               97 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 25    
	               31 Bit    Registers := 12    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 34    
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
Module MPI_Recv_1_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   2 Input     31 Bit       Adders := 5     
	   2 Input     29 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               97 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               31 Bit    Registers := 11    
	               29 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 49    
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module MPI_Recv_1_2210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   2 Input     31 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               97 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 21    
	               31 Bit    Registers := 12    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 28    
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module dariusWrapper_floeOg_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module dariusWrapper_flodEe_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module MPI_Recv_int_requbkb_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dariusWrapper_intmb6_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MPI_Recv_int_requbkb_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dariusWrapper_floeOg_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module dariusWrapper_intmb6_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dariusWrapper_floeOg_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module MPI_Recv_int_requbkb_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module MPI_Recv_int_requbkb_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dariusWrapper_floeOg_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module dariusWrapper_floeOg_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module MPI_Recv_int_requbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module dariusWrapper_srecud_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module dariusWrapper_srecud_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
Module MPI_Recv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 13    
	   2 Input     31 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 2     
+---Registers : 
	              129 Bit    Registers := 1     
	               97 Bit    Registers := 1     
	               76 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               31 Bit    Registers := 11    
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     89 Bit        Muxes := 2     
	   5 Input     76 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 2     
	  77 Input     76 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     67 Bit        Muxes := 5     
	   4 Input     67 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   3 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     16 Bit        Muxes := 13    
	   2 Input      9 Bit        Muxes := 49    
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module dariusWrapper_cumCeG_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module dariusWrapper_flodEe_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module dariusWrapper_flodEe_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module dariusWrapper_flodEe_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module dariusWrapper_flodEe_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module dariusWrapper_flodEe_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module dariusWrapper_flodEe_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module dariusWrapper_flodEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module p_hls_fptosi_float_i__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module p_hls_fptosi_float_i 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module MPI_Recv_1_2209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   2 Input     31 Bit       Adders := 5     
+---Registers : 
	               97 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 29    
	               31 Bit    Registers := 12    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 40    
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
Module dariusWrapper_floeOg_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module dariusWrapper_floeOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module dariusWrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               30 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   5 Input      1 Bit        Muxes := 4     
Module dariusWrapper_mem_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dariusWrapper_mem_request_preprocessor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module dariusWrapper_mem_write 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module dariusWrapper_mem_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dariusWrapper_mem_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dariusWrapper_mem_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dariusWrapper_mem_read_data_align 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dariusWrapper_mem_read 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dariusWrapper_darius_driver_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dariusWrapper_darius_driver_request_preprocessor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module dariusWrapper_darius_driver_write 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module dariusWrapper_darius_driver_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dariusWrapper_darius_driver_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dariusWrapper_darius_driver_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dariusWrapper_darius_driver_read_data_align 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dariusWrapper_darius_driver_read 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dariusWrapper_stream_in_V_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dariusWrapper_stream_out_V_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	             4416 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized185 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized186 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized200 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized201 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized202 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized203 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized204 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized205 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized206 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized207 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized208 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized209 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized210 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized211 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_6_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_6_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_6_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_6_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_6_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_async_edge_xfer__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_6_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_6_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ila_v6_2_6_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	             4414 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   4414 Bit        Muxes := 1     
Module ila_v6_2_6_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gigantic_mux_v1_0_1_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module gigantic_mux_v1_0_1_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module gigantic_mux_v1_0_1_cntr__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gigantic_mux_v1_0_1_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gigantic_mux_v1_0_1_cntr__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gigantic_mux_v1_0_1_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_16_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_16_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_16_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_16_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_16_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "request_preprocessor/tmp_size" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bus_write/enough_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "request_preprocessor/tmp_size" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bus_write/enough_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 579 bits, new ram width 578 bits.
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 579 bits, new ram width 578 bits.
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[0]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[1]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[2]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[3]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[4]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[5]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[6]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[7]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[8]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[9]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[10]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[11]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[12]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[13]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[14]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[15]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[16]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[17]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[18]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[19]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[20]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[21]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[22]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[23]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[24]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[25]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[26]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[27]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[28]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[29]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[30]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_d_reg[31]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/data_mode_delay_pipe_a_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[0]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[1]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[2]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[3]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[4]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[5]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[6]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[15]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[16]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[17]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[18]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[27]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[28]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[29]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[30]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[31]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[32]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[33]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[42]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[43]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[44]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[45]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[54]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[55]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[56]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[57]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[58]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[59]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[60]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[69]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[70]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[70]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[71]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[72]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[72]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[73]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[81]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[81]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[82]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[82]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[83]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[83]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[84]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[84]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[85]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[85]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[86]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[86]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[87]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[87]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[96]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[97]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[97]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[98]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[98]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[99]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[99]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[100]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[108]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[108]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[109]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[109]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[110]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[110]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[111]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[111]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[112]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[112]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[113]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[113]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[114]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[114]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[123]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[124]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[124]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[125]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[125]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[126]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[126]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[127]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[135]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[135]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[136]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[136]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[137]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[137]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[138]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[138]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[139]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[139]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[140]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[140]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[141]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[141]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[150]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[151]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[151]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[152]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[152]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[153]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[153]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[154]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[162]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[162]'
INFO: [Synth 8-3886] merging instance 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_d_reg[163]' (FD) to 'inst/cnn_dataflow_v2_0_inst/inst/inst_weight_blki_14_2/weight_a_reg[163]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[5]) is unused and will be removed from module xpm_fifo_base__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[4]) is unused and will be removed from module xpm_fifo_base__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[3]) is unused and will be removed from module xpm_fifo_base__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[2]) is unused and will be removed from module xpm_fifo_base__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[1]) is unused and will be removed from module xpm_fifo_base__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized3__2.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized3.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[5]) is unused and will be removed from module xpm_fifo_base__parameterized3.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[4]) is unused and will be removed from module xpm_fifo_base__parameterized3.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[3]) is unused and will be removed from module xpm_fifo_base__parameterized3.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[2]) is unused and will be removed from module xpm_fifo_base__parameterized3.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[1]) is unused and will be removed from module xpm_fifo_base__parameterized3.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base__parameterized3.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/cnn_dataflow_v2_0_inst/inst/i_14_0/\Inst_host_cmd_rd/inst_axi_rd_master/final_burst_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/cnn_dataflow_v2_0_inst/inst/i_14_0/\Inst_host_cmd_rd/inst_axi_rd_master/final_burst_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/cnn_dataflow_v2_0_inst/inst/i_14_0/\Inst_host_cmd_rd/inst_axi_rd_master/final_burst_len_reg[2] )
WARNING: [Synth 8-3332] Sequential element (wrp_inst/count_value_i_reg[4]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (rdp_inst/count_value_i_reg[4]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (AXI4_WIDTH_ID.w_active_id_reg[0][0]) is unused and will be removed from module gigantic_mux_v1_0_1_cntr__1.
WARNING: [Synth 8-3332] Sequential element (AXI4_WIDTH_ID.w_active_id_reg[1][0]) is unused and will be removed from module gigantic_mux_v1_0_1_cntr__1.
WARNING: [Synth 8-3332] Sequential element (AXI4_WIDTH_ID.r_active_id_reg[0][0]) is unused and will be removed from module gigantic_mux_v1_0_1_cntr__1.
WARNING: [Synth 8-3332] Sequential element (AXI4_WIDTH_ID.r_active_id_reg[1][0]) is unused and will be removed from module gigantic_mux_v1_0_1_cntr__1.
WARNING: [Synth 8-3332] Sequential element (AXI4_WIDTH_ID.w_active_id_reg[0][0]) is unused and will be removed from module gigantic_mux_v1_0_1_cntr.
WARNING: [Synth 8-3332] Sequential element (AXI4_WIDTH_ID.w_active_id_reg[1][0]) is unused and will be removed from module gigantic_mux_v1_0_1_cntr.
WARNING: [Synth 8-3332] Sequential element (AXI4_WIDTH_ID.r_active_id_reg[0][0]) is unused and will be removed from module gigantic_mux_v1_0_1_cntr.
WARNING: [Synth 8-3332] Sequential element (AXI4_WIDTH_ID.r_active_id_reg[1][0]) is unused and will be removed from module gigantic_mux_v1_0_1_cntr.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[61]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[60]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[59]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[58]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[57]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[56]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[55]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[54]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[52]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[52]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module darius_wrapper_bd_debug_auto_pc_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/cnn_dataflow_v2_0_inst/inst/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_14_15 /\I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/cnn_dataflow_v2_0_inst/inst/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_14_15 /\I_RD_DATA_CNTL/sig_halt_reg_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/cnn_dataflow_v2_0_inst/inst/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_14_15 /\I_RD_DATA_CNTL/sig_halt_reg_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/cnn_dataflow_v2_0_inst/inst/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_14_12 /\I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/cnn_dataflow_v2_0_inst/inst/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_14_12 /\I_RD_DATA_CNTL/sig_halt_reg_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/cnn_dataflow_v2_0_inst/inst/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPERi_14_12 /\I_RD_DATA_CNTL/sig_halt_reg_dly1_reg )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[18]) is unused and will be removed from module axi_dwidth_converter_v2_1_16_a_upsizer.
INFO: [Synth 8-3332] Sequential element (GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[17]) is unused and will be removed from module axi_dwidth_converter_v2_1_16_a_upsizer.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/aresetn_d_reg[1]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/aresetn_d_reg[0]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/m_valid_i_reg) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/s_ready_i_reg) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[576]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[575]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[574]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[573]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[572]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[571]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[570]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[569]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[568]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[567]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[566]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[565]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[564]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[563]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[562]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[561]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[560]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[559]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[558]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[557]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[556]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[555]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[554]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[553]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[552]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[551]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[550]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[549]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (w.w_pipe/skid_buffer_reg[548]) is unused and will be removed from module axi_register_slice_v2_1_16_axi_register_slice__parameterized1__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[2].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[3].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[4].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[2].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[3].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[4].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /addr_arbiter_ar/\gen_arbiter.m_mesg_i_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xbar/\inst/gen_samd.crossbar_samd /addr_arbiter_aw/\gen_arbiter.m_mesg_i_reg[86] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (xbar/\inst/gen_samd.crossbar_samd /\gen_master_slots[1].reg_slice_mi /\b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (s01_mmu/\inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (s01_mmu/\inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_mmu/\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_inferred__0 /\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_mmu/\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_inferred__0 /\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_mmu/\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_inferred__0 /\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_mmu/\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_inferred__0 /\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_mmu/\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_inferred__0 /\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_mmu/\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_inferred__0 /\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_mmu/\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_inferred__0 /\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s01_mmu/\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_inferred__0 /\inst/decerr_slave_inst/gen_axi.gen_read.read_cnt_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[0].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[0].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[0].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[1].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[1].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[1].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[1].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[1].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[1].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[2].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[2].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[2].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[2].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[2].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[2].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[3].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[3].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[3].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[3].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[3].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[3].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[4].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[4].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[4].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[4].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[4].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[4].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[5].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[5].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[5].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[5].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[5].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[5].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[6].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[6].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[6].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[6].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[6].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[6].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[7].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[7].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[7].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[7].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[7].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[7].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[8].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[8].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[8].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[8].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[8].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[8].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[9].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[9].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[9].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[9].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[9].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[9].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[10].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[10].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[10].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[10].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[10].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[10].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[11].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[11].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[11].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[11].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[11].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[11].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[12].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[12].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[12].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[12].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[12].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[12].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[13].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[13].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[13].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[13].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[13].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[13].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[14].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[14].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[14].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[14].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[14].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[14].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[15].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[15].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[15].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[15].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[15].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[15].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[16].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[16].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[16].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[16].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[16].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[16].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[17].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[17].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[17].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[17].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[17].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[17].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[18].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[18].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[18].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[18].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[18].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[18].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[19].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[19].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[19].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[19].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[19].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[19].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[20].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[20].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[20].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[20].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[20].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[20].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[21].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[21].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[21].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[21].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[21].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[21].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[22].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[22].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[22].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[22].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[22].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[22].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[23].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[23].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[23].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[23].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[23].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[23].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[24].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[24].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[24].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[24].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[24].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[24].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[25].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[25].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[25].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[25].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[25].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[25].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[26].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[26].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[26].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[26].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[26].row/cep_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[26].row/cem_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5763]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[27].row/ceb_d1_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[27].row/ceb_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5761]
INFO: [Synth 8-4471] merging register 'inst_sys_arr_col[30]/inst_multadd_wrapper[27].row/cem_reg' into 'inst_sys_arr_col[31]/inst_multadd_wrapper[27].row/ceb_d1_reg' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:5762]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
WARNING: [Synth 8-3936] Found unconnected internal register 'first_acc_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:1279]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5775' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3917] design axi_datamover_pcc has port mstr2addr_len[7] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_pcc has port mstr2addr_len[6] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_pcc has port mstr2addr_size[2] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_pcc has port mstr2addr_size[1] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_pcc has port mstr2addr_size[0] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_pcc has port mstr2addr_burst[1] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_pcc has port mstr2data_len[7] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_pcc has port mstr2data_len[6] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port s2mm_sts_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port s2mm_sts_wlast driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port mstr2addr_len[7] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port mstr2addr_len[6] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port mstr2addr_size[2] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port mstr2addr_size[1] driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port mstr2addr_size[0] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port mstr2addr_burst[1] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port mstr2data_len[7] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port mstr2data_len[6] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port sig_data2addr_data_rdy driven by constant 1
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port sig_data2wsc_eop driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[22] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[21] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[20] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[19] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[18] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[17] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[16] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[15] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[14] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[13] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[12] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[11] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[10] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[9] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[8] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[7] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[6] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[5] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[4] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[3] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[2] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[1] driven by constant 0
INFO: [Synth 8-3917] design axi_datamover_s2mm_full_wrap__GB0 has port data2wsc_bytes_rcvd[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[7] )
INFO: [Synth 8-5545] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/I_MSSAI_DETECTION/var_ms_strb_index" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg )
WARNING: [Synth 8-3936] Found unconnected internal register 'accum_red_pixel_vld_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:8536]
WARNING: [Synth 8-3936] Found unconnected internal register 'start_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:8504]
WARNING: [Synth 8-3936] Found unconnected internal register 'circ_buff_rd_w_cntr_clr_delay_pipe_reg' and it is trimmed from '9' to '8' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:8515]
WARNING: [Synth 8-3936] Found unconnected internal register 'start_delay_pipe_reg' and it is trimmed from '11' to '10' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:10125]
WARNING: [Synth 8-3936] Found unconnected internal register 'circ_buff_rd_done_delay_pipe_reg' and it is trimmed from '12' to '11' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:10094]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buff_rd_done_delay_pipe_reg' and it is trimmed from '12' to '11' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:10162]
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_rd_h_cntr_sign_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:9069]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_pool_addr_gen/inst_pool_addr_gen_datapath/inst_multadd/p_reg_reg' and it is trimmed from '21' to '12' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:8026]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_pool_addr_gen/inst_pool_addr_gen_datapath/ifm_width_reg' and it is trimmed from '11' to '10' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:7641]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_pool_addr_gen/inst_pool_addr_gen_datapath/ifm_height_reg' and it is trimmed from '11' to '10' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:7640]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_pool_addr_gen/inst_pool_addr_gen_datapath/ofm_height_reg' and it is trimmed from '11' to '10' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:7639]
WARNING: [Synth 8-3936] Found unconnected internal register 'pool_horizontal_pkt_done_delay_pipe_reg' and it is trimmed from '12' to '11' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:9257]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buff_wr_en_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:9774]
WARNING: [Synth 8-3936] Found unconnected internal register 'start_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:9057]
WARNING: [Synth 8-3936] Found unconnected internal register 'circ_buff_rd_en_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:9188]
WARNING: [Synth 8-3936] Found unconnected internal register 'circ_buff_rd_of_cntr_en_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:9280]
WARNING: [Synth 8-3936] Found unconnected internal register 'pool_horizontal_start_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:9244]
WARNING: [Synth 8-3936] Found unconnected internal register 'is_pad_delay_pipe_reg' and it is trimmed from '8' to '7' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:9131]
DSP Report: Generating DSP inst_pool_addr_gen/inst_pool_addr_gen_datapath/inst_multadd/m, operation Mode is: A''*B''.
DSP Report: register inst_pool_addr_gen/inst_pool_addr_gen_datapath/ifm_width_reg is absorbed into DSP inst_pool_addr_gen/inst_pool_addr_gen_datapath/inst_multadd/m.
DSP Report: register inst_pool_addr_gen/inst_pool_addr_gen_datapath/inst_multadd/b_reg_reg is absorbed into DSP inst_pool_addr_gen/inst_pool_addr_gen_datapath/inst_multadd/m.
DSP Report: register inst_pool_addr_gen/inst_pool_addr_gen_datapath/height_fragmented_padded_reg is absorbed into DSP inst_pool_addr_gen/inst_pool_addr_gen_datapath/inst_multadd/m.
DSP Report: register inst_pool_addr_gen/inst_pool_addr_gen_datapath/inst_multadd/a_reg_reg is absorbed into DSP inst_pool_addr_gen/inst_pool_addr_gen_datapath/inst_multadd/m.
DSP Report: operator inst_pool_addr_gen/inst_pool_addr_gen_datapath/inst_multadd/m is absorbed into DSP inst_pool_addr_gen/inst_pool_addr_gen_datapath/inst_multadd/m.
WARNING: [Synth 8-3936] Found unconnected internal register 'read_done_delay_pipe_reg' and it is trimmed from '4' to '3' bits. [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.srcs/sources_1/bd/pr/ip/pr_darius_wrapper_bd_debug_inst_1_0/ipshared/0207/src/darius_v2_0.v:6241]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5775' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ofm_blk/inst_pool_top /\inst_pool_addr_gen/inst_pool_addr_gen_ctrl/kernel_height_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_ofm_blk/inst_pool_top /\inst_pool_addr_gen/inst_pool_addr_gen_datapath/pad_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP inst_add_gen_datapath/inst_multadd/m, operation Mode is: A''*B''.
DSP Report: register inst_add_gen_datapath/ifm_width_reg is absorbed into DSP inst_add_gen_datapath/inst_multadd/m.
DSP Report: register inst_add_gen_datapath/inst_multadd/b_reg_reg is absorbed into DSP inst_add_gen_datapath/inst_multadd/m.
DSP Report: register inst_add_gen_datapath/height_fragmented_padded_reg is absorbed into DSP inst_add_gen_datapath/inst_multadd/m.
DSP Report: register inst_add_gen_datapath/inst_multadd/a_reg_reg is absorbed into DSP inst_add_gen_datapath/inst_multadd/m.
DSP Report: operator inst_add_gen_datapath/inst_multadd/m is absorbed into DSP inst_add_gen_datapath/inst_multadd/m.
INFO: [Common 17-14] Message 'Synth 8-5775' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_s_fu_1491_p2" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_13_fu_796_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\j_cast_reg_3010_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2_fu_532/\j_cast_reg_2439_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\ap_return_0_preg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\temp_diff_src_or_typ_reg_3136_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2_fu_532/\temp_diff_src_or_typ_reg_2554_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\temp_diff_src_or_typ_reg_3136_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2_fu_532/\temp_diff_src_or_typ_reg_2554_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\temp_diff_src_or_typ_reg_3136_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2_fu_532/\temp_diff_src_or_typ_reg_2554_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\temp_diff_src_or_typ_reg_3136_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2_fu_532/\temp_diff_src_or_typ_reg_2554_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\temp_diff_src_or_typ_reg_3136_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2_fu_532/\temp_diff_src_or_typ_reg_2554_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\temp_diff_src_or_typ_reg_3136_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2_fu_532/\temp_diff_src_or_typ_reg_2554_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\temp_diff_src_or_typ_reg_3136_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2_fu_532/\temp_diff_src_or_typ_reg_2554_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_1_fu_375/\temp_diff_src_or_typ_reg_3136_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2_fu_532/\temp_diff_src_or_typ_reg_2554_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_s_fu_662_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\j_cast_reg_2677_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\temp_diff_src_or_typ_reg_2803_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\temp_diff_src_or_typ_reg_2803_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\temp_diff_src_or_typ_reg_2803_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\temp_diff_src_or_typ_reg_2803_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\temp_diff_src_or_typ_reg_2803_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\temp_diff_src_or_typ_reg_2803_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\temp_diff_src_or_typ_reg_2803_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\temp_diff_src_or_typ_reg_2803_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\ap_return_0_preg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\ap_return_0_preg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\ap_return_0_preg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_MPI_Recv_1_2210_fu_454/\ap_return_0_preg_reg[28] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_9_fu_742_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3917] design ila_v6_2_6_ila_core__GB3 has port qual_strg_config_cs_serial_input driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:34 ; elapsed = 00:10:14 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 15735 ; free virtual = 55130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized3: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized7: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 579(NO_CHANGE)   | W |   | 512 x 579(NO_CHANGE)   |   | R | Port A and B     | 1      | 8      |                 | 
|xpm_memory_base__parameterized9: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 514(NO_CHANGE)   | W |   | 512 x 514(NO_CHANGE)   |   | R | Port A and B     | 1      | 7      |                 | 
|xpm_memory_base__parameterized8: | gen_wr_a.gen_word_narrow.mem_reg | 16 x 73(READ_FIRST)    | W |   | 16 x 73(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized7: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 579(NO_CHANGE)   | W |   | 512 x 579(NO_CHANGE)   |   | R | Port A and B     | 1      | 8      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:        | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:        | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPI_Recv_int_requbkb_ram:        | ram_reg                          | 512 x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:        | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:        | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPI_Recv_int_requbkb_ram:        | ram_reg                          | 512 x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPI_Recv_int_requbkb_ram:        | ram_reg                          | 512 x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:        | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:        | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPI_Recv_int_requbkb_ram:        | ram_reg                          | 512 x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPI_Recv_int_requbkb_ram:        | ram_reg                          | 512 x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:        | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:        | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:        | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:        | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:        | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:        | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:        | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:        | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:        | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:        | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:        | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name                                                                                                                        | RTL Object                                                 | Inference      | Size (Depth x Width) | Primitives                  | 
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------+----------------------+-----------------------------+
|\inst_ofm_blk/inst_xpm_fifo_sync/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 16 x 512             | RAM32M16 x 37               | 
|\inst_ofm_blk/inst_pool_top /\inst_pool_addr_gen/inst_pool_xpm_fifo_sync/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                           | Implied        | 64 x 11              | RAM64M8 x 2                 | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[31]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[30]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[29]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[28]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[27]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[26]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[25]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[24]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[23]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[22]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[21]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[20]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[19]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[18]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[17]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[16]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[15]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[14]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[13]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[12]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[11]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[10]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[9]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[8]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[7]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[6]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[5]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[4]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[3]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[2]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[1]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[0]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|inst_ifm_blk/\inst_addr_gen/inst_xpm_fifo_sync/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg                           | Implied        | 64 x 11              | RAM64M8 x 2                 | 
|inst/cnn_dataflow_v2_0_inst/inst/i_14_0/\Inst_host_cmd_rd/inst_xpm_fifo_sync/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 16 x 1024            | RAM32M16 x 74               | 
|dariusWrapper__GB0                                                                                                                 | float_clr2snd_array_4_U/dariusWrapper_intmb6_ram_U/ram_reg | User Attribute | 512 x 1              | RAM512X1S x 1               | 
|dariusWrapper__GB1                                                                                                                 | int_clr2snd_array_PK_U/dariusWrapper_intmb6_ram_U/ram_reg  | User Attribute | 512 x 1              | RAM512X1S x 1               | 
|dariusWrapper__GB1                                                                                                                 | int_request_array_PK_U/dariusWrapper_intmb6_ram_U/ram_reg  | User Attribute | 512 x 1              | RAM512X1S x 1               | 
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|darius_v2_0_pool_top              | A''*B''     | 10     | 10     | -      | -      | 20     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|darius_v2_0_address_generator_top | A''*B''     | 10     | 10     | -      | -      | 20     | 2    | 2    | -    | -    | -     | 0    | 0    | 
+----------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_0/i_14_0/float_clr2snd_array_3_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_0/i_14_1/float_clr2snd_array_s_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_0/i_14_2/float_clr2snd_array_6_U/MPI_Recv_int_requbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_1/i_14_0/float_clr2snd_array_1_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_1/i_14_2/float_clr2snd_array_5_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_1/i_14_3/int_clr2snd_array_DA_U/MPI_Recv_int_requbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_1/i_14_4/int_request_array_DA_U/MPI_Recv_int_requbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_1/i_14_5/int_request_array_MS_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_1/i_14_6/int_request_array_DE_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_1/i_14_7/float_request_array_6_U/MPI_Recv_int_requbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_1/i_14_8/float_request_array_7_U/MPI_Recv_int_requbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_1/i_14_9/float_request_array_3_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_1/i_14_10/float_request_array_1_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_2/i_14_1/int_clr2snd_array_TA_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_2/i_14_2/int_clr2snd_array_SR_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_2/i_14_3/int_request_array_TA_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_2/i_14_4/int_request_array_SR_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_2/i_14_5/float_request_array_s_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_2/i_14_6/float_request_array_5_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_2/i_14_7/float_request_array_4_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_3/i_14_6/int_clr2snd_array_MS_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/dariusWrapper_Ui_14_3/i_14_7/int_clr2snd_array_DE_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |darius_wrapper_bd_debug_axi_interconnect_mem_0__GB0 |           1|     30000|
|2     |darius_wrapper_bd_debug_axi_interconnect_mem_0__GB1 |           1|     10666|
|3     |darius_v2_0_weight_block__GB0                       |           1|     13911|
|4     |darius_v2_0_weight_block__GB1                       |           1|      3346|
|5     |array__GB0                                          |           1|     33091|
|6     |array__GB1                                          |           1|     12928|
|7     |array__GB2                                          |           1|     15583|
|8     |array__GB3                                          |           1|     20596|
|9     |reg__1626                                           |           1|        32|
|10    |array__GB0__1                                       |           1|     29800|
|11    |array__GB1__1                                       |           1|      7450|
|12    |array__GB2__1                                       |           1|     10430|
|13    |darius_v2_0_accumulation_reduction_wrapper__GC0     |           1|      2612|
|14    |axi_datamover_pcc                                   |           2|      1505|
|15    |axi_datamover_mm2s_full_wrap__xdcDup__1__GC0        |           1|      3525|
|16    |axi_datamover_s2mm_full_wrap__GB0                   |           1|      5227|
|17    |axi_datamover_s2mm_full_wrap__GB1                   |           1|      8158|
|18    |axi_datamover_mm2s_full_wrap__GC0                   |           1|      3526|
|19    |darius_v2_0_top__GCB0                               |           1|     33442|
|20    |darius_v2_0_top__GCB1                               |           1|     13312|
|21    |darius_v2_0__GC0                                    |           1|      4025|
|22    |dariusWrapper__GB0                                  |           1|     11997|
|23    |dariusWrapper__GB1                                  |           1|      8837|
|24    |dariusWrapper__GB2                                  |           1|      5817|
|25    |dariusWrapper__GB3                                  |           1|      7000|
|26    |dariuswrapper_top__GC0                              |           1|      5634|
|27    |ila_v6_2_6_ila_core__GB0                            |           1|     26484|
|28    |ila_v6_2_6_ila_core__GB1                            |           1|     22387|
|29    |ila_v6_2_6_ila_core__GB2                            |           1|     21549|
|30    |ila_v6_2_6_ila_core__GB3                            |           1|     12270|
|31    |ila_v6_2_6_ila__GC0                                 |           1|         6|
|32    |bd_0745__GC0                                        |           1|        96|
|33    |darius_wrapper_bd_debug__GC0                        |           1|      1647|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:01 ; elapsed = 00:10:54 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 15006 ; free virtual = 54605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM gen_wr_a.gen_word_narrow.mem_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:12:08 ; elapsed = 00:13:05 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 14237 ; free virtual = 53842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized2:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[30] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[30] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[29] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[29] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[28] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[28] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[27] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[27] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[26] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[26] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[25] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[25] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[24] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[24] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[23] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[23] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[22] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[22] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[21] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[21] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[20] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[20] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[19] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[19] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[18] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[18] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[17] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[17] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[16] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[16] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[15] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[15] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[14] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[14] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[13] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[13] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[12] /inst_xpm_ping_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_8/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[12] /inst_xpm_pong_memory/xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_9/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[11]/inst_xpm_ping_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_9/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[11]/inst_xpm_pong_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_9/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[10]/inst_xpm_ping_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_9/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[10]/inst_xpm_pong_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_9/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[9]/inst_xpm_ping_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_9/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[9]/inst_xpm_pong_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_9/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[8]/inst_xpm_ping_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_9/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[8]/inst_xpm_pong_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_9/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[7]/inst_xpm_ping_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_9/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[7]/inst_xpm_pong_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[6]/inst_xpm_ping_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[6]/inst_xpm_pong_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[5]/inst_xpm_ping_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[5]/inst_xpm_pong_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[4]/inst_xpm_ping_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[4]/inst_xpm_pong_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[3]/inst_xpm_ping_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[3]/inst_xpm_pong_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[2]/inst_xpm_ping_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[2]/inst_xpm_pong_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[1]/inst_xpm_ping_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[1]/inst_xpm_pong_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[0]/inst_xpm_ping_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|inst/cnn_dataflow_v2_0_inst/inst/inst_accum_redi_14_10/\inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[0]/inst_xpm_pong_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 48(NO_CHANGE)    | W |   | 1 K x 48(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized7:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 579(NO_CHANGE)   | W |   | 512 x 579(NO_CHANGE)   |   | R | Port A and B     | 1      | 8      |                 | 
|xpm_memory_base__parameterized9:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 514(NO_CHANGE)   | W |   | 512 x 514(NO_CHANGE)   |   | R | Port A and B     | 1      | 7      |                 | 
|xpm_memory_base__parameterized8:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 16 x 73(READ_FIRST)    | W |   | 16 x 73(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      |                 | 
|xpm_memory_base__parameterized7:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 579(NO_CHANGE)   | W |   | 512 x 579(NO_CHANGE)   |   | R | Port A and B     | 1      | 8      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized5:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 512 x 16(NO_CHANGE)    | W |   | 512 x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base__parameterized1:                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 16(NO_CHANGE)    | W |   | 1 K x 16(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:                                                                                                                                | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:                                                                                                                                | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:                                                                                                                                | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:                                                                                                                                | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:                                                                                                                                | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:                                                                                                                                | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:                                                                                                                                | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:                                                                                                                                | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:                                                                                                                                | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:                                                                                                                                | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_flodEe_ram:                                                                                                                                | ram_reg                          | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPI_Recv_int_requbkb_ram:                                                                                                                                | ram_reg                          | 512 x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPI_Recv_int_requbkb_ram:                                                                                                                                | ram_reg                          | 512 x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPI_Recv_int_requbkb_ram:                                                                                                                                | ram_reg                          | 512 x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:                                                                                                                                | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:                                                                                                                                | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|MPI_Recv_int_requbkb_ram:                                                                                                                                | ram_reg                          | 512 x 4(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:                                                                                                                                | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:                                                                                                                                | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:                                                                                                                                | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|dariusWrapper_floeOg_ram:                                                                                                                                | ram_reg                          | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------+----------------------+-----------------------------+
|Module Name                                                                                                                        | RTL Object                                                 | Inference      | Size (Depth x Width) | Primitives                  | 
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------+----------------------+-----------------------------+
|\inst_ofm_blk/inst_xpm_fifo_sync/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                              | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 16 x 512             | RAM32M16 x 37               | 
|\inst_ofm_blk/inst_pool_top /\inst_pool_addr_gen/inst_pool_xpm_fifo_sync/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst      | gen_wr_a.gen_word_narrow.mem_reg                           | Implied        | 64 x 11              | RAM64M8 x 2                 | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[31]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[30]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[29]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[28]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[27]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[26]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[25]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[24]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[23]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[22]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[21]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[20]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[19]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[18]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[17]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[16]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[15]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[14]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[13]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[12]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[11]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[10]/xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[9]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[8]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[7]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[6]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[5]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[4]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[3]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[2]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[1]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|\inst_ofm_blk/inst_pool_top /inst_pool_vertical/\inst_line_buff_memory[0]/xpm_memory_base_inst                                     | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 256 x 16             | RAM64X1D x 8  RAM64M8 x 8   | 
|inst_ifm_blk/\inst_addr_gen/inst_xpm_fifo_sync/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                | gen_wr_a.gen_word_narrow.mem_reg                           | Implied        | 64 x 11              | RAM64M8 x 2                 | 
|inst/cnn_dataflow_v2_0_inst/inst/i_14_0/\Inst_host_cmd_rd/inst_xpm_fifo_sync/xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                           | User Attribute | 16 x 1024            | RAM32M16 x 74               | 
|dariusWrapper__GB0                                                                                                                 | float_clr2snd_array_4_U/dariusWrapper_intmb6_ram_U/ram_reg | User Attribute | 512 x 1              | RAM512X1S x 1               | 
|dariusWrapper__GB1                                                                                                                 | int_request_array_PK_U/dariusWrapper_intmb6_ram_U/ram_reg  | User Attribute | 512 x 1              | RAM512X1S x 1               | 
|dariusWrapper__GB1                                                                                                                 | int_clr2snd_array_PK_U/dariusWrapper_intmb6_ram_U/ram_reg  | User Attribute | 512 x 1              | RAM512X1S x 1               | 
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |darius_wrapper_bd_debug_axi_interconnect_mem_0__GB0 |           1|     30000|
|2     |darius_wrapper_bd_debug_axi_interconnect_mem_0__GB1 |           1|     10666|
|3     |darius_v2_0_weight_block__GB0                       |           1|     13911|
|4     |darius_v2_0_weight_block__GB1                       |           1|      3346|
|5     |array__GB0                                          |           1|     32643|
|6     |array__GB1                                          |           1|     12608|
|7     |array__GB2                                          |           1|     15199|
|8     |array__GB3                                          |           1|     20084|
|9     |reg__1626                                           |           1|        32|
|10    |array__GB0__1                                       |           1|     27880|
|11    |array__GB1__1                                       |           1|      6970|
|12    |array__GB2__1                                       |           1|      9758|
|13    |darius_v2_0_accumulation_reduction_wrapper__GC0     |           1|      2612|
|14    |axi_datamover_pcc                                   |           1|      1488|
|15    |axi_datamover_mm2s_full_wrap__xdcDup__1__GC0        |           1|      3525|
|16    |axi_datamover_s2mm_full_wrap__GB0                   |           1|      5169|
|17    |axi_datamover_s2mm_full_wrap__GB1                   |           1|      6850|
|18    |axi_datamover_mm2s_full_wrap__GC0                   |           1|      3526|
|19    |darius_v2_0_top__GCB0                               |           1|     33449|
|20    |darius_v2_0_top__GCB1                               |           1|     13286|
|21    |darius_v2_0__GC0                                    |           1|      4025|
|22    |ila_v6_2_6_ila_core__GB0                            |           1|     26484|
|23    |ila_v6_2_6_ila_core__GB1                            |           1|     22387|
|24    |ila_v6_2_6_ila_core__GB2                            |           1|     21547|
|25    |ila_v6_2_6_ila_core__GB3                            |           1|     12270|
|26    |ila_v6_2_6_ila__GC0                                 |           1|         6|
|27    |bd_0745__GC0                                        |           1|        96|
|28    |darius_wrapper_bd_debug__GC0                        |           1|      1647|
|29    |axi_datamover_pcc__2                                |           1|      1490|
|30    |darius_wrapper_bd_debug_dariusWrapper_inst_0_GT0    |           1|     37050|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/int_clr2snd_array_TA_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/int_clr2snd_array_SR_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/int_request_array_TA_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/int_request_array_SR_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/float_request_array_s_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/float_request_array_5_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/float_request_array_4_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/float_clr2snd_array_3_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/float_clr2snd_array_5_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/float_clr2snd_array_1_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/float_clr2snd_array_s_U/dariusWrapper_flodEe_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/float_clr2snd_array_6_U/MPI_Recv_int_requbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/int_clr2snd_array_DA_U/MPI_Recv_int_requbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/int_request_array_DA_U/MPI_Recv_int_requbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/int_request_array_MS_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/int_request_array_DE_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/float_request_array_7_U/MPI_Recv_int_requbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/float_request_array_3_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/float_request_array_1_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/int_clr2snd_array_MS_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/dariusWrapper_inst/inst/dariusWrapper_U/int_clr2snd_array_DE_U/dariusWrapper_floeOg_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:14:46 ; elapsed = 00:15:46 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 14282 ; free virtual = 53881
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:14:54 ; elapsed = 00:15:55 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 14279 ; free virtual = 53878
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:14:57 ; elapsed = 00:15:58 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 14282 ; free virtual = 53881
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:15:46 ; elapsed = 00:16:47 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 14217 ; free virtual = 53816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:15:47 ; elapsed = 00:16:48 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 14216 ; free virtual = 53815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:54 ; elapsed = 00:16:55 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 14217 ; free virtual = 53816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:15:55 ; elapsed = 00:16:57 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 14219 ; free virtual = 53818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                  | RTL Name                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|darius_v2_0                                  | inst_cnn_df_top/inst_weight_blk/fifo_ren_delay_pipe_reg[5]                                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_weight_blk/fifo_rdata_delay_pipe_reg[3][511]                                                                          | 4      | 320   | NO           | YES                | YES               | 320    | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_weight_blk/weight_a_reg[0]                                                                                            | 5      | 192   | NO           | YES                | YES               | 192    | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31]/xpm_ping_waddr_reg[9]                                                               | 10     | 320   | NO           | NO                 | YES               | 320    | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31]/first_acc_delay_pipe_reg[5]                                                         | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31]/a_reg[47]                                                                           | 10     | 1500  | NO           | NO                 | NO                | 1500   | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[30]/first_acc_delay_pipe_reg[5]                                                         | 6      | 31    | NO           | NO                 | YES               | 31     | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[15]/a_reg[47]                                                                           | 9      | 36    | NO           | NO                 | NO                | 36     | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_accum_red_wrap/accumulation_done_delay_pipe_reg[38]                                                                   | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_accum_red_wrap/accumulation_done_delay_pipe_reg[7]                                                                    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_pool_cmp[31]/in0_reg[15]                                              | 6      | 512   | NO           | NO                 | YES               | 512    | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/accum_red_pixel_vld_delay_pipe_reg[4]                                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/circ_buff_wr_addr_delay_pipe_reg[8]                                        | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/start_delay_pipe_reg[4]                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/circ_buff_rd_w_cntr_clr_delay_pipe_reg[3]                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_pool_cmp[31]/in0_reg[15]                                                | 5      | 512   | NO           | NO                 | YES               | 512    | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/circ_buff_rd_en_delay_pipe_reg[9]                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/circ_buff_rd_en_delay_pipe_reg[3]                                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/circ_buff_rd_w_cntr_ld_delay_pipe_reg[9]                                     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/circ_buff_rd_w_cntr_ld_delay_pipe_reg[3]                                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/line_buff_rd_done_delay_pipe_reg[8]                                          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/start_delay_pipe_reg[7]                                                      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_addr_gen/inst_pool_addr_gen_datapath/h_cmp_lt_d2_reg                                  | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_addr_gen/inst_pool_addr_gen_datapath/w_cmp_lt_d2_reg                                  | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/ctrl_rd_h_cntr_sign_delay_pipe_reg[3]                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/pool_horizontal_done_delay_pipe_reg[8]                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/pool_horizontal_done_delay_pipe_reg[4]                                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/pool_horizontal_pkt_done_delay_pipe_reg[4]                                                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/pool_vertical_rd_done_delay_pipe_reg[31]                                                        | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/circ_buff_rd_of_cntr_en_delay_pipe_reg[3]                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/accum_red_buff_rd_en_cols_reg[0]                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/line_buff_wr_en_delay_pipe_reg[4]                                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/circ_buff_token_delay_pipe_reg[8]                                                               | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/pool_horizontal_start_delay_pipe_reg[6]                                                         | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/is_pad_cols_reg[0]                                                                              | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/circ_buff_rd_done_delay_pipe_reg[4]                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/read_fsm_state_delay_pipe_reg[5]                                                                              | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_blk/accum_red_pixel_vld_reg                                                                                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_req_gen/fsm_en_delay_pipe_reg[15]                                                                                     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_req_gen/fsm_en_delay_pipe_reg[3]                                                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_req_gen/fsm_en_delay_pipe_reg[15]                                                                                 | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ofm_req_gen/fsm_en_delay_pipe_reg[3]                                                                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_weight_req_gen/fsm_en_delay_pipe_reg[15]                                                                              | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_weight_req_gen/fsm_en_delay_pipe_reg[3]                                                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ifm_blk/inst_addr_gen/inst_add_gen_datapath/h_cmp_lt_d2_reg                                                           | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ifm_blk/inst_addr_gen/inst_add_gen_datapath/w_cmp_lt_d2_reg                                                           | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[31]/xpm_ping_din_reg[15]                                                                         | 3      | 533   | NO           | NO                 | YES               | 533    | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ifm_blk/activation_pack_rows_reg[0]                                                                                   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ifm_blk/o_ad_sel_rows_reg[0]                                                                                          | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ifm_blk/pp_buff_rd_pingpong_reg[0]                                                                                    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ifm_blk/is_pad_rows_reg[0]                                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[0]/ren_delay_pipe_reg[0]                                                                         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_general_controller/blk_done_delay_pipe_reg[6]                                                                         | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_general_controller/weight_done_delay_pipe_reg[7]                                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_general_controller/weight_done_delay_pipe_reg[3]                                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_v2_0                                  | inst_cnn_df_top/inst_accum_red_wrap/read_done_reg                                                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|darius_wrapper_bd_debug_dariusWrapper_inst_0 | inst/dariusWrapper_U/grp_MPI_Recv_fu_215/dariusWrapper_srecud_U159/dariusWrapper_srecud_div_U/dariusWrapper_srecud_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|ila_v6_2_6_ila                               | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_6_ila                               | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_6_ila                               | ila_core_inst/shifted_data_in_reg[8][4413]                                                                                                 | 9      | 4414  | NO           | NO                 | YES               | 4414   | 0       | 
|ila_v6_2_6_ila                               | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                                                                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ila_v6_2_6_ila                               | ila_core_inst/u_ila_regs/shift_reg0_reg[15]                                                                                                | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ila_v6_2_6_ila                               | ila_core_inst/u_ila_regs/shift_reg1_reg[15]                                                                                                | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]                 | 4      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]                 | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]                | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 32     | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__4     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__5     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 45         | 0      | 45      | 0      | 0      | 0      | 
|dsrl__6     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 47         | 0      | 47      | 0      | 0      | 0      | 
|dsrl__7     |                               | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[3]      | 4      | 68         | 68     | 0       | 0      | 0      | 0      | 
|dsrl__9     | INFERRED_GEN.data_reg[3]      | 4      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | INFERRED_GEN.data_reg[2]      | 4      | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__11    | INFERRED_GEN.data_reg[2]      | 4      | 153        | 153    | 0       | 0      | 0      | 0      | 
|dsrl__12    | INFERRED_GEN.data_reg[5]      | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__13    | INFERRED_GEN.data_reg[5]      | 8      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__14    | INFERRED_GEN.data_reg[3]      | 4      | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__15    | INFERRED_GEN.data_reg[3]      | 4      | 151        | 151    | 0       | 0      | 0      | 0      | 
|dsrl__16    | INFERRED_GEN.data_reg[3]      | 4      | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__17    | INFERRED_GEN.data_reg[7]      | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[31]                   | 32     | 97         | 0      | 97      | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[31]                   | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[31]                   | 32     | 97         | 0      | 97      | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[31]                   | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+-------+
|      |Cell              |Count  |
+------+------------------+-------+
|1     |CARRY4            |    697|
|2     |CARRY8            |   1096|
|3     |CFGLUT5           |   2512|
|4     |DSP_ALU           |   1024|
|5     |DSP_ALU_1         |      2|
|6     |DSP_A_B_DATA      |   1024|
|7     |DSP_A_B_DATA_2    |      2|
|8     |DSP_C_DATA        |   1026|
|9     |DSP_MULTIPLIER    |   1024|
|10    |DSP_MULTIPLIER_1  |      2|
|11    |DSP_M_DATA        |   1024|
|12    |DSP_M_DATA_1      |      2|
|13    |DSP_OUTPUT        |   1026|
|14    |DSP_PREADD        |   1026|
|15    |DSP_PREADD_DATA   |   1024|
|16    |DSP_PREADD_DATA_1 |      2|
|17    |LUT1              |   1104|
|18    |LUT2              |  11949|
|19    |LUT3              |  14669|
|20    |LUT4              |   6462|
|21    |LUT5              |   6686|
|22    |LUT6              |  13890|
|23    |MUXF7             |    955|
|24    |MUXF8             |    336|
|25    |RAM32M16          |    111|
|26    |RAM512X1S         |      3|
|27    |RAM64M8           |    260|
|28    |RAM64X1D          |    256|
|29    |RAMB18E2_3        |     21|
|30    |RAMB18E2_4        |      8|
|31    |RAMB18E2_6        |    128|
|32    |RAMB18E2_7        |     64|
|33    |RAMB18E2_8        |      3|
|34    |RAMB18E2_9        |      1|
|35    |RAMB36E2_3        |    121|
|36    |RAMB36E2_5        |     64|
|37    |RAMB36E2_6        |     23|
|38    |RAMB36E2_7        |      1|
|39    |SRL16E            |   9186|
|40    |SRLC16E           |      2|
|41    |SRLC32E           |    373|
|42    |FDRE              | 153199|
|43    |FDSE              |    856|
+------+------------------+-------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                        |Module                                                                                      |Cells  |
+------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------+
|1     |top                                                                             |                                                                                            | 233244|
|2     |  inst                                                                          |darius_wrapper_bd_debug                                                                     | 233244|
|3     |    cnn_dataflow_v2_0_inst                                                      |darius_wrapper_bd_debug_cnn_dataflow_v2_0_inst_0                                            | 153836|
|4     |      inst                                                                      |darius_v2_0                                                                                 | 153836|
|5     |        Inst_host_cmd_rd                                                        |darius_v2_0_host_cmd_read                                                                   |   2670|
|6     |          inst_axi_rd_master                                                    |darius_v2_0_axi_read_master                                                                 |    141|
|7     |            inst_ar_to_r_transaction_cntr                                       |darius_v2_0_counter__parameterized0                                                         |      8|
|8     |            inst_ar_transaction_cntr                                            |darius_v2_0_counter                                                                         |     51|
|9     |          inst_burst_cntr                                                       |darius_v2_0_counter__parameterized2                                                         |     19|
|10    |          inst_cmd_cntr                                                         |darius_v2_0_counter__parameterized1_2895                                                    |     21|
|11    |          inst_xpm_fifo_sync                                                    |xpm_fifo_sync                                                                               |   1455|
|12    |            xpm_fifo_base_inst                                                  |xpm_fifo_base                                                                               |   1210|
|13    |              \gen_sdpram.xpm_memory_base_inst                                  |xpm_memory_base                                                                             |   1098|
|14    |              \gae_rptr_p2.rdpp2_inst                                           |xpm_counter_updn__parameterized0_2896                                                       |      8|
|15    |              rdp_inst                                                          |xpm_counter_updn__parameterized1_2897                                                       |     27|
|16    |              rdpp1_inst                                                        |xpm_counter_updn__parameterized2_2898                                                       |      8|
|17    |              rst_d1_inst                                                       |xpm_fifo_reg_bit_2899                                                                       |      4|
|18    |              wrp_inst                                                          |xpm_counter_updn__parameterized1_2900                                                       |     16|
|19    |              wrpp1_inst                                                        |xpm_counter_updn__parameterized2_2901                                                       |      9|
|20    |              wrpp2_inst                                                        |xpm_counter_updn__parameterized0_2902                                                       |      8|
|21    |              xpm_fifo_rst_inst                                                 |xpm_fifo_rst_2903                                                                           |     11|
|22    |        inst_cmd_cntr                                                           |darius_v2_0_counter__parameterized1                                                         |     23|
|23    |        inst_cnn_df_top                                                         |darius_v2_0_top                                                                             | 150294|
|24    |          inst_accum_red_wrap                                                   |darius_v2_0_accumulation_reduction_wrapper                                                  |  23691|
|25    |            \inst_accum_red[0]                                                  |darius_v2_0_accumulation_reduction                                                          |    721|
|26    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__82                                                       |      2|
|27    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__82                                                         |      2|
|28    |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__83                                                       |      2|
|29    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__83                                                         |      2|
|30    |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2894                                                                |    198|
|31    |            \inst_accum_red[10]                                                 |darius_v2_0_accumulation_reduction__xdcDup__22                                              |    722|
|32    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__78                                                       |      2|
|33    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__78                                                         |      2|
|34    |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__79                                                       |      2|
|35    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__79                                                         |      2|
|36    |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2893                                                                |    198|
|37    |            \inst_accum_red[11]                                                 |darius_v2_0_accumulation_reduction__xdcDup__21                                              |    722|
|38    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__80                                                       |      2|
|39    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__80                                                         |      2|
|40    |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__81                                                       |      2|
|41    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__81                                                         |      2|
|42    |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2892                                                                |    198|
|43    |            \inst_accum_red[12]                                                 |darius_v2_0_accumulation_reduction__xdcDup__20                                              |    728|
|44    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__32                                                       |      2|
|45    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__32                                                         |      2|
|46    |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__33                                                       |      2|
|47    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__33                                                         |      2|
|48    |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2891                                                                |    198|
|49    |            \inst_accum_red[13]                                                 |darius_v2_0_accumulation_reduction__xdcDup__19                                              |    720|
|50    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__34                                                       |      2|
|51    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__34                                                         |      2|
|52    |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__35                                                       |      2|
|53    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__35                                                         |      2|
|54    |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2890                                                                |    198|
|55    |            \inst_accum_red[14]                                                 |darius_v2_0_accumulation_reduction__xdcDup__18                                              |    720|
|56    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__36                                                       |      2|
|57    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__36                                                         |      2|
|58    |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__37                                                       |      2|
|59    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__37                                                         |      2|
|60    |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2889                                                                |    198|
|61    |            \inst_accum_red[15]                                                 |darius_v2_0_accumulation_reduction__xdcDup__17                                              |    720|
|62    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__38                                                       |      2|
|63    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__38                                                         |      2|
|64    |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__39                                                       |      2|
|65    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__39                                                         |      2|
|66    |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2888                                                                |    198|
|67    |            \inst_accum_red[16]                                                 |darius_v2_0_accumulation_reduction__xdcDup__16                                              |    722|
|68    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__40                                                       |      2|
|69    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__40                                                         |      2|
|70    |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__41                                                       |      2|
|71    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__41                                                         |      2|
|72    |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2887                                                                |    198|
|73    |            \inst_accum_red[17]                                                 |darius_v2_0_accumulation_reduction__xdcDup__15                                              |    724|
|74    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__42                                                       |      2|
|75    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__42                                                         |      2|
|76    |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__43                                                       |      2|
|77    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__43                                                         |      2|
|78    |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2886                                                                |    198|
|79    |            \inst_accum_red[18]                                                 |darius_v2_0_accumulation_reduction__xdcDup__14                                              |    726|
|80    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__44                                                       |      2|
|81    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__44                                                         |      2|
|82    |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__45                                                       |      2|
|83    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__45                                                         |      2|
|84    |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2885                                                                |    198|
|85    |            \inst_accum_red[19]                                                 |darius_v2_0_accumulation_reduction__xdcDup__13                                              |    720|
|86    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__46                                                       |      2|
|87    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__46                                                         |      2|
|88    |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__47                                                       |      2|
|89    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__47                                                         |      2|
|90    |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2884                                                                |    198|
|91    |            \inst_accum_red[1]                                                  |darius_v2_0_accumulation_reduction__xdcDup__31                                              |    722|
|92    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__84                                                       |      2|
|93    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__84                                                         |      2|
|94    |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__85                                                       |      2|
|95    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__85                                                         |      2|
|96    |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2883                                                                |    198|
|97    |            \inst_accum_red[20]                                                 |darius_v2_0_accumulation_reduction__xdcDup__12                                              |    720|
|98    |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__48                                                       |      2|
|99    |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__48                                                         |      2|
|100   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__49                                                       |      2|
|101   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__49                                                         |      2|
|102   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2882                                                                |    198|
|103   |            \inst_accum_red[21]                                                 |darius_v2_0_accumulation_reduction__xdcDup__11                                              |    720|
|104   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__50                                                       |      2|
|105   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__50                                                         |      2|
|106   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__51                                                       |      2|
|107   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__51                                                         |      2|
|108   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2881                                                                |    198|
|109   |            \inst_accum_red[22]                                                 |darius_v2_0_accumulation_reduction__xdcDup__10                                              |    720|
|110   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__52                                                       |      2|
|111   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__52                                                         |      2|
|112   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__53                                                       |      2|
|113   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__53                                                         |      2|
|114   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2880                                                                |    198|
|115   |            \inst_accum_red[23]                                                 |darius_v2_0_accumulation_reduction__xdcDup__9                                               |    720|
|116   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__54                                                       |      2|
|117   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__54                                                         |      2|
|118   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__55                                                       |      2|
|119   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__55                                                         |      2|
|120   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2879                                                                |    198|
|121   |            \inst_accum_red[24]                                                 |darius_v2_0_accumulation_reduction__xdcDup__8                                               |    720|
|122   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__56                                                       |      2|
|123   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__56                                                         |      2|
|124   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__57                                                       |      2|
|125   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__57                                                         |      2|
|126   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2878                                                                |    198|
|127   |            \inst_accum_red[25]                                                 |darius_v2_0_accumulation_reduction__xdcDup__7                                               |    722|
|128   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__58                                                       |      2|
|129   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__58                                                         |      2|
|130   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__59                                                       |      2|
|131   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__59                                                         |      2|
|132   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2877                                                                |    198|
|133   |            \inst_accum_red[26]                                                 |darius_v2_0_accumulation_reduction__xdcDup__6                                               |    722|
|134   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__60                                                       |      2|
|135   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__60                                                         |      2|
|136   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__61                                                       |      2|
|137   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__61                                                         |      2|
|138   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2876                                                                |    198|
|139   |            \inst_accum_red[27]                                                 |darius_v2_0_accumulation_reduction__xdcDup__5                                               |    722|
|140   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__62                                                       |      2|
|141   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__62                                                         |      2|
|142   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__63                                                       |      2|
|143   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__63                                                         |      2|
|144   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2875                                                                |    198|
|145   |            \inst_accum_red[28]                                                 |darius_v2_0_accumulation_reduction__xdcDup__4                                               |    725|
|146   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__64                                                       |      2|
|147   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__64                                                         |      2|
|148   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__65                                                       |      2|
|149   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__65                                                         |      2|
|150   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2874                                                                |    198|
|151   |            \inst_accum_red[29]                                                 |darius_v2_0_accumulation_reduction__xdcDup__3                                               |    724|
|152   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__66                                                       |      2|
|153   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__66                                                         |      2|
|154   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__67                                                       |      2|
|155   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__67                                                         |      2|
|156   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2873                                                                |    198|
|157   |            \inst_accum_red[2]                                                  |darius_v2_0_accumulation_reduction__xdcDup__30                                              |    723|
|158   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__86                                                       |      2|
|159   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__86                                                         |      2|
|160   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__87                                                       |      2|
|161   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__87                                                         |      2|
|162   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2872                                                                |    198|
|163   |            \inst_accum_red[30]                                                 |darius_v2_0_accumulation_reduction__xdcDup__2                                               |    732|
|164   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__68                                                       |      2|
|165   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__68                                                         |      2|
|166   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__69                                                       |      2|
|167   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__69                                                         |      2|
|168   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2871                                                                |    198|
|169   |            \inst_accum_red[31]                                                 |darius_v2_0_accumulation_reduction__xdcDup__1                                               |    722|
|170   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__70                                                       |      2|
|171   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__70                                                         |      2|
|172   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__71                                                       |      2|
|173   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__71                                                         |      2|
|174   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2870                                                                |    198|
|175   |            \inst_accum_red[3]                                                  |darius_v2_0_accumulation_reduction__xdcDup__29                                              |    721|
|176   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__88                                                       |      2|
|177   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__88                                                         |      2|
|178   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__89                                                       |      2|
|179   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__89                                                         |      2|
|180   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2869                                                                |    198|
|181   |            \inst_accum_red[4]                                                  |darius_v2_0_accumulation_reduction__xdcDup__28                                              |    721|
|182   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__90                                                       |      2|
|183   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__90                                                         |      2|
|184   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__91                                                       |      2|
|185   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__91                                                         |      2|
|186   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2868                                                                |    198|
|187   |            \inst_accum_red[5]                                                  |darius_v2_0_accumulation_reduction__xdcDup__27                                              |    721|
|188   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__92                                                       |      2|
|189   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__92                                                         |      2|
|190   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__93                                                       |      2|
|191   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__93                                                         |      2|
|192   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2867                                                                |    198|
|193   |            \inst_accum_red[6]                                                  |darius_v2_0_accumulation_reduction__xdcDup__26                                              |    721|
|194   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__94                                                       |      2|
|195   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__94                                                         |      2|
|196   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0                                                           |      2|
|197   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3                                                             |      2|
|198   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2866                                                                |    198|
|199   |            \inst_accum_red[7]                                                  |darius_v2_0_accumulation_reduction__xdcDup__25                                              |    730|
|200   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__72                                                       |      2|
|201   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__72                                                         |      2|
|202   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__73                                                       |      2|
|203   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__73                                                         |      2|
|204   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2865                                                                |    198|
|205   |            \inst_accum_red[8]                                                  |darius_v2_0_accumulation_reduction__xdcDup__24                                              |    720|
|206   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__74                                                       |      2|
|207   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__74                                                         |      2|
|208   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__75                                                       |      2|
|209   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__75                                                         |      2|
|210   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add_2864                                                                |    198|
|211   |            \inst_accum_red[9]                                                  |darius_v2_0_accumulation_reduction__xdcDup__23                                              |    720|
|212   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__parameterized0__76                                                       |      2|
|213   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__76                                                         |      2|
|214   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__parameterized0__77                                                       |      2|
|215   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized3__77                                                         |      2|
|216   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add                                                                     |    198|
|217   |            inst_addr_gen_ctrl                                                  |darius_v2_0_address_generator_controller__parameterized0                                    |    185|
|218   |              inst_activation_pack_cntr                                         |darius_v2_0_counter__parameterized4_2858                                                    |     18|
|219   |              inst_h_cntr                                                       |darius_v2_0_counter__parameterized3_2859                                                    |     38|
|220   |              inst_ifm_slice_cntr                                               |darius_v2_0_counter__parameterized4_2860                                                    |     20|
|221   |              inst_kh_cntr                                                      |darius_v2_0_counter__parameterized4_2861                                                    |     21|
|222   |              inst_kw_cntr                                                      |darius_v2_0_counter__parameterized4_2862                                                    |     20|
|223   |              inst_w_cntr                                                       |darius_v2_0_counter__parameterized3_2863                                                    |     50|
|224   |            inst_iter_waddr                                                     |darius_v2_0_counter__parameterized3_2857                                                    |     21|
|225   |          inst_ap_done_ctrl                                                     |darius_v2_0_address_generator_controller__parameterized1                                    |    234|
|226   |            inst_activation_pack_cntr                                           |darius_v2_0_counter__parameterized4_2849                                                    |     19|
|227   |            inst_h_cntr                                                         |darius_v2_0_counter__parameterized3_2850                                                    |     41|
|228   |            inst_ifm_slice_cntr                                                 |darius_v2_0_counter__parameterized4_2851                                                    |     17|
|229   |            inst_kh_cntr                                                        |darius_v2_0_counter__parameterized7_2852                                                    |      9|
|230   |            inst_kw_cntr                                                        |darius_v2_0_counter__parameterized7_2853                                                    |      5|
|231   |            inst_ofm_frag_cntr                                                  |darius_v2_0_counter__parameterized4_2854                                                    |     19|
|232   |            inst_ofm_slice_cntr                                                 |darius_v2_0_counter__parameterized4_2855                                                    |     17|
|233   |            inst_w_cntr                                                         |darius_v2_0_counter__parameterized3_2856                                                    |     41|
|234   |          inst_axi_datamover                                                    |axi_datamover                                                                               |  10737|
|235   |            \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                  |axi_datamover_mm2s_full_wrap__xdcDup__1                                                     |   3343|
|236   |              \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                 |axi_datamover_skid_buf_2811                                                                 |   1541|
|237   |              \GEN_INCLUDE_MM2S_SF.I_RD_SF                                      |axi_datamover_rd_sf__xdcDup__1                                                              |    298|
|238   |                I_DATA_FIFO                                                     |axi_datamover_sfifo_autord__xdcDup__1                                                       |    272|
|239   |                  \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                  |sync_fifo_fg__xdcDup__1                                                                     |    272|
|240   |                    \xpm_fifo_instance.xpm_fifo_sync_inst                       |xpm_fifo_sync__parameterized4__xdcDup__1                                                    |    272|
|241   |                      xpm_fifo_base_inst                                        |xpm_fifo_base__parameterized3__2                                                            |    264|
|242   |                        \gen_sdpram.xpm_memory_base_inst                        |xpm_memory_base__parameterized7__2                                                          |      9|
|243   |                        \gen_fwft.rdpp1_inst                                    |xpm_counter_updn__parameterized11_2841                                                      |      8|
|244   |                        rdp_inst                                                |xpm_counter_updn__parameterized14_2842                                                      |     54|
|245   |                        rdpp1_inst                                              |xpm_counter_updn__parameterized15_2843                                                      |     20|
|246   |                        rst_d1_inst                                             |xpm_fifo_reg_bit_2844                                                                       |      8|
|247   |                        wrp_inst                                                |xpm_counter_updn__parameterized14_2845                                                      |     38|
|248   |                        wrpp1_inst                                              |xpm_counter_updn__parameterized15_2846                                                      |     31|
|249   |                        wrpp2_inst                                              |xpm_counter_updn__parameterized13_2847                                                      |     20|
|250   |                        xpm_fifo_rst_inst                                       |xpm_fifo_rst_2848                                                                           |     16|
|251   |                \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                  |axi_datamover_fifo__parameterized0_2837                                                     |     14|
|252   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized0_2838                                                             |     11|
|253   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized0_2839                                                         |     11|
|254   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2840                                                                  |      8|
|255   |              I_ADDR_CNTL                                                       |axi_datamover_addr_cntl_2812                                                                |    103|
|256   |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                 |axi_datamover_fifo__parameterized1_2832                                                     |     56|
|257   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized1_2833                                                             |     53|
|258   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized1_2834                                                         |     53|
|259   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2835                                                                  |      8|
|260   |                      DYNSHREG_F_I                                              |dynshreg_f__parameterized1_2836                                                             |     43|
|261   |              I_CMD_STATUS                                                      |axi_datamover_cmd_status_2813                                                               |     94|
|262   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                             |axi_datamover_fifo__parameterized0_2823                                                     |     12|
|263   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized0_2829                                                             |      9|
|264   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized0_2830                                                         |      9|
|265   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2831                                                                  |      7|
|266   |                I_CMD_FIFO                                                      |axi_datamover_fifo_2824                                                                     |     82|
|267   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f_2825                                                                             |     72|
|268   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f_2826                                                                         |     72|
|269   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2827                                                                  |      7|
|270   |                      DYNSHREG_F_I                                              |dynshreg_f_2828                                                                             |     63|
|271   |              I_MSTR_PCC                                                        |axi_datamover_pcc_2814                                                                      |    898|
|272   |                I_STRT_STRB_GEN                                                 |axi_datamover_strb_gen2_2822                                                                |    109|
|273   |              I_RD_DATA_CNTL                                                    |axi_datamover_rddata_cntl_2815                                                              |    404|
|274   |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                            |axi_datamover_fifo__parameterized2_2817                                                     |    173|
|275   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized2_2818                                                             |    170|
|276   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized2_2819                                                         |    170|
|277   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2820                                                                  |     15|
|278   |                      DYNSHREG_F_I                                              |dynshreg_f__parameterized2_2821                                                             |    153|
|279   |              I_RD_STATUS_CNTLR                                                 |axi_datamover_rd_status_cntl_2816                                                           |      3|
|280   |              I_RESET                                                           |axi_datamover_reset                                                                         |      2|
|281   |            \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                  |axi_datamover_s2mm_full_wrap                                                                |   7394|
|282   |              \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                            |axi_datamover_skid_buf_2777                                                                 |   1547|
|283   |              \GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                   |axi_datamover_wr_sf                                                                         |    342|
|284   |                I_DATA_FIFO                                                     |axi_datamover_sfifo_autord__parameterized1                                                  |    269|
|285   |                  \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                  |sync_fifo_fg__parameterized1                                                                |    269|
|286   |                    \xpm_fifo_instance.xpm_fifo_sync_inst                       |xpm_fifo_sync__parameterized8                                                               |    269|
|287   |                      xpm_fifo_base_inst                                        |xpm_fifo_base__parameterized5                                                               |    263|
|288   |                        \gen_sdpram.xpm_memory_base_inst                        |xpm_memory_base__parameterized9                                                             |      8|
|289   |                        \gen_fwft.rdpp1_inst                                    |xpm_counter_updn__parameterized11_2803                                                      |      8|
|290   |                        rdp_inst                                                |xpm_counter_updn__parameterized14_2804                                                      |     54|
|291   |                        rdpp1_inst                                              |xpm_counter_updn__parameterized15_2805                                                      |     20|
|292   |                        rst_d1_inst                                             |xpm_fifo_reg_bit_2806                                                                       |      8|
|293   |                        wrp_inst                                                |xpm_counter_updn__parameterized14_2807                                                      |     38|
|294   |                        wrpp1_inst                                              |xpm_counter_updn__parameterized15_2808                                                      |     31|
|295   |                        wrpp2_inst                                              |xpm_counter_updn__parameterized13_2809                                                      |     20|
|296   |                        xpm_fifo_rst_inst                                       |xpm_fifo_rst_2810                                                                           |     16|
|297   |                I_WR_LEN_FIFO                                                   |srl_fifo_f__parameterized6                                                                  |     41|
|298   |                  I_SRL_FIFO_RBU_F                                              |srl_fifo_rbu_f__parameterized6                                                              |     41|
|299   |                    CNTR_INCR_DECR_ADDN_F_I                                     |cntr_incr_decr_addn_f__parameterized0_2802                                                  |     10|
|300   |                    DYNSHREG_F_I                                                |dynshreg_f__parameterized6                                                                  |     30|
|301   |              \GEN_INCLUDE_PCC.I_MSTR_PCC                                       |axi_datamover_pcc__parameterized0                                                           |    904|
|302   |                I_STRT_STRB_GEN                                                 |axi_datamover_strb_gen2_2801                                                                |    109|
|303   |              \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                           |axi_datamover_s2mm_realign                                                                  |   2192|
|304   |                \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                             |axi_datamover_s2mm_scatter                                                                  |   2138|
|305   |                  I_MSSAI_SKID_BUF                                              |axi_datamover_mssai_skid_buf                                                                |   1557|
|306   |                  I_SCATTER_STROBE_GEN                                          |axi_datamover_strb_gen2_2792                                                                |    110|
|307   |                  I_TSTRB_FIFO                                                  |axi_datamover_fifo__parameterized6                                                          |    169|
|308   |                    \USE_SYNC_FIFO.I_SYNC_FIFO                                  |axi_datamover_sfifo_autord__parameterized0                                                  |    163|
|309   |                      \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                          |sync_fifo_fg__parameterized0                                                                |    163|
|310   |                        \xpm_fifo_instance.xpm_fifo_sync_inst                   |xpm_fifo_sync__parameterized6                                                               |    163|
|311   |                          xpm_fifo_base_inst                                    |xpm_fifo_base__parameterized4                                                               |    148|
|312   |                            \gen_sdpram.xpm_memory_base_inst                    |xpm_memory_base__parameterized8                                                             |      2|
|313   |                            \gen_fwft.rdpp1_inst                                |xpm_counter_updn__parameterized11_2793                                                      |      6|
|314   |                            rdp_inst                                            |xpm_counter_updn__parameterized1_2794                                                       |     33|
|315   |                            rdpp1_inst                                          |xpm_counter_updn__parameterized2_2795                                                       |      8|
|316   |                            rst_d1_inst                                         |xpm_fifo_reg_bit_2796                                                                       |      6|
|317   |                            wrp_inst                                            |xpm_counter_updn__parameterized1_2797                                                       |     17|
|318   |                            wrpp1_inst                                          |xpm_counter_updn__parameterized2_2798                                                       |      9|
|319   |                            wrpp2_inst                                          |xpm_counter_updn__parameterized0_2799                                                       |      8|
|320   |                            xpm_fifo_rst_inst                                   |xpm_fifo_rst_2800                                                                           |     15|
|321   |                  SLICE_INSERTION                                               |axi_datamover_slice                                                                         |    141|
|322   |                I_DRE_CNTL_FIFO                                                 |axi_datamover_fifo__parameterized5                                                          |     50|
|323   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized5                                                                  |     47|
|324   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized5                                                              |     47|
|325   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2791                                                                  |     11|
|326   |                      DYNSHREG_F_I                                              |dynshreg_f__parameterized5                                                                  |     34|
|327   |              I_ADDR_CNTL                                                       |axi_datamover_addr_cntl__parameterized0                                                     |    114|
|328   |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                 |axi_datamover_fifo__parameterized7                                                          |     63|
|329   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized7                                                                  |     54|
|330   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized7                                                              |     54|
|331   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2790                                                                  |     10|
|332   |                      DYNSHREG_F_I                                              |dynshreg_f__parameterized7                                                                  |     43|
|333   |              I_CMD_STATUS                                                      |axi_datamover_cmd_status_2778                                                               |     90|
|334   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                             |axi_datamover_fifo__parameterized0_2781                                                     |     13|
|335   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized0_2787                                                             |     10|
|336   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized0_2788                                                         |     10|
|337   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2789                                                                  |      7|
|338   |                I_CMD_FIFO                                                      |axi_datamover_fifo_2782                                                                     |     77|
|339   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f_2783                                                                             |     74|
|340   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f_2784                                                                         |     74|
|341   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2785                                                                  |      7|
|342   |                      DYNSHREG_F_I                                              |dynshreg_f_2786                                                                             |     65|
|343   |              I_S2MM_MMAP_SKID_BUF                                              |axi_datamover_skid2mm_buf                                                                   |   1674|
|344   |              I_WR_DATA_CNTL                                                    |axi_datamover_wrdata_cntl                                                                   |    480|
|345   |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                            |axi_datamover_fifo__parameterized8                                                          |    169|
|346   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized8                                                                  |    164|
|347   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized8                                                              |    164|
|348   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2780                                                                  |     17|
|349   |                      DYNSHREG_F_I                                              |dynshreg_f__parameterized8                                                                  |    146|
|350   |              I_WR_STATUS_CNTLR                                                 |axi_datamover_wr_status_cntl                                                                |     51|
|351   |                \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                     |axi_datamover_fifo__parameterized4                                                          |     27|
|352   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized4                                                                  |     24|
|353   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized4                                                              |     24|
|354   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f__parameterized0_2779                                                  |     10|
|355   |                      DYNSHREG_F_I                                              |dynshreg_f__parameterized4                                                                  |     12|
|356   |                I_WRESP_STATUS_FIFO                                             |axi_datamover_fifo__parameterized3                                                          |     15|
|357   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized3                                                                  |     12|
|358   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized3                                                              |     12|
|359   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f__parameterized0                                                       |     10|
|360   |          inst_axi_weight_datamover                                             |axi_datamover__parameterized0                                                               |   3344|
|361   |            \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                  |axi_datamover_mm2s_full_wrap                                                                |   3344|
|362   |              \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                 |axi_datamover_skid_buf                                                                      |   1541|
|363   |              \GEN_INCLUDE_MM2S_SF.I_RD_SF                                      |axi_datamover_rd_sf                                                                         |    298|
|364   |                I_DATA_FIFO                                                     |axi_datamover_sfifo_autord                                                                  |    272|
|365   |                  \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                  |sync_fifo_fg                                                                                |    272|
|366   |                    \xpm_fifo_instance.xpm_fifo_sync_inst                       |xpm_fifo_sync__parameterized4                                                               |    272|
|367   |                      xpm_fifo_base_inst                                        |xpm_fifo_base__parameterized3                                                               |    264|
|368   |                        \gen_sdpram.xpm_memory_base_inst                        |xpm_memory_base__parameterized7                                                             |      9|
|369   |                        \gen_fwft.rdpp1_inst                                    |xpm_counter_updn__parameterized11                                                           |      8|
|370   |                        rdp_inst                                                |xpm_counter_updn__parameterized14                                                           |     54|
|371   |                        rdpp1_inst                                              |xpm_counter_updn__parameterized15                                                           |     20|
|372   |                        rst_d1_inst                                             |xpm_fifo_reg_bit_2773                                                                       |      8|
|373   |                        wrp_inst                                                |xpm_counter_updn__parameterized14_2774                                                      |     38|
|374   |                        wrpp1_inst                                              |xpm_counter_updn__parameterized15_2775                                                      |     31|
|375   |                        wrpp2_inst                                              |xpm_counter_updn__parameterized13                                                           |     20|
|376   |                        xpm_fifo_rst_inst                                       |xpm_fifo_rst_2776                                                                           |     16|
|377   |                \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                  |axi_datamover_fifo__parameterized0_2769                                                     |     14|
|378   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized0_2770                                                             |     11|
|379   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized0_2771                                                         |     11|
|380   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2772                                                                  |      8|
|381   |              I_ADDR_CNTL                                                       |axi_datamover_addr_cntl                                                                     |    103|
|382   |                \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                 |axi_datamover_fifo__parameterized1                                                          |     56|
|383   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized1                                                                  |     53|
|384   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized1                                                              |     53|
|385   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2768                                                                  |      8|
|386   |                      DYNSHREG_F_I                                              |dynshreg_f__parameterized1                                                                  |     43|
|387   |              I_CMD_STATUS                                                      |axi_datamover_cmd_status                                                                    |     95|
|388   |                \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                             |axi_datamover_fifo__parameterized0                                                          |     12|
|389   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized0                                                                  |      9|
|390   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized0                                                              |      9|
|391   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2767                                                                  |      7|
|392   |                I_CMD_FIFO                                                      |axi_datamover_fifo                                                                          |     83|
|393   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f                                                                                  |     73|
|394   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f                                                                              |     73|
|395   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f_2766                                                                  |      7|
|396   |                      DYNSHREG_F_I                                              |dynshreg_f                                                                                  |     64|
|397   |              I_MSTR_PCC                                                        |axi_datamover_pcc                                                                           |    900|
|398   |                I_STRT_STRB_GEN                                                 |axi_datamover_strb_gen2                                                                     |    109|
|399   |              I_RD_DATA_CNTL                                                    |axi_datamover_rddata_cntl                                                                   |    404|
|400   |                \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                            |axi_datamover_fifo__parameterized2                                                          |    173|
|401   |                  \USE_SRL_FIFO.I_SYNC_FIFO                                     |srl_fifo_f__parameterized2                                                                  |    170|
|402   |                    I_SRL_FIFO_RBU_F                                            |srl_fifo_rbu_f__parameterized2                                                              |    170|
|403   |                      CNTR_INCR_DECR_ADDN_F_I                                   |cntr_incr_decr_addn_f                                                                       |     15|
|404   |                      DYNSHREG_F_I                                              |dynshreg_f__parameterized2                                                                  |    153|
|405   |              I_RD_STATUS_CNTLR                                                 |axi_datamover_rd_status_cntl                                                                |      3|
|406   |          inst_general_controller                                               |darius_v2_0_general_controller                                                              |    214|
|407   |            inst_activation_pack_cntr                                           |darius_v2_0_counter__parameterized4_2760                                                    |     20|
|408   |            inst_h_cntr                                                         |darius_v2_0_counter__parameterized3_2761                                                    |     44|
|409   |            inst_ifm_slice_cntr                                                 |darius_v2_0_counter__parameterized4_2762                                                    |     18|
|410   |            inst_kh_cntr                                                        |darius_v2_0_counter__parameterized4_2763                                                    |     19|
|411   |            inst_kw_cntr                                                        |darius_v2_0_counter__parameterized4_2764                                                    |     19|
|412   |            inst_w_cntr                                                         |darius_v2_0_counter__parameterized3_2765                                                    |     41|
|413   |          inst_ifm_blk                                                          |darius_v2_0_ifm_block                                                                       |   5407|
|414   |            inst_activation_pack_cntr                                           |darius_v2_0_counter__parameterized4_2730                                                    |     18|
|415   |            inst_addr_gen                                                       |darius_v2_0_address_generator_top                                                           |    901|
|416   |              inst_add_gen_datapath                                             |darius_v2_0_address_generator_datapath                                                      |    418|
|417   |                inst_h_cntr                                                     |darius_v2_0_counter__parameterized3_2756                                                    |     39|
|418   |                inst_hf_cntr                                                    |darius_v2_0_counter__parameterized3_2757                                                    |     28|
|419   |                inst_multadd                                                    |darius_v2_0_multadd_internal_2758                                                           |     41|
|420   |                  m                                                             |\inst_cnn_df_top/inst_ifm_blk/inst_addr_gen/inst_add_gen_datapath/inst_multadd/m_funnel     |      8|
|421   |                inst_w_cntr                                                     |darius_v2_0_counter__parameterized3_2759                                                    |     29|
|422   |              inst_addr_gen_ctrl                                                |darius_v2_0_address_generator_controller                                                    |    300|
|423   |                inst_activation_pack_cntr                                       |darius_v2_0_counter__parameterized4_2748                                                    |     20|
|424   |                inst_h_cntr                                                     |darius_v2_0_counter__parameterized3_2749                                                    |     51|
|425   |                inst_ifm_slice_cntr                                             |darius_v2_0_counter__parameterized4_2750                                                    |     27|
|426   |                inst_kh_cntr                                                    |darius_v2_0_counter__parameterized4_2751                                                    |     20|
|427   |                inst_kw_cntr                                                    |darius_v2_0_counter__parameterized4_2752                                                    |     22|
|428   |                inst_ofm_frag_cntr                                              |darius_v2_0_counter__parameterized4_2753                                                    |     22|
|429   |                inst_ofm_slice_cntr                                             |darius_v2_0_counter__parameterized4_2754                                                    |     18|
|430   |                inst_w_cntr                                                     |darius_v2_0_counter__parameterized3_2755                                                    |     59|
|431   |              inst_xpm_fifo_sync                                                |xpm_fifo_sync__parameterized0__xdcDup__1                                                    |    182|
|432   |                xpm_fifo_base_inst                                              |xpm_fifo_base__parameterized0                                                               |    180|
|433   |                  \gen_sdpram.xpm_memory_base_inst                              |xpm_memory_base__parameterized0                                                             |     24|
|434   |                  \gae_rptr_p2.rdpp2_inst                                       |xpm_counter_updn__parameterized4_2738                                                       |     13|
|435   |                  \gen_regce_std.regce_pipe_inst                                |xpm_reg_pipe_bit_2739                                                                       |      1|
|436   |                    \gen_pipe_bit[0].pipe_bit_inst                              |xpm_fifo_reg_bit_2747                                                                       |      1|
|437   |                  rdp_inst                                                      |xpm_counter_updn__parameterized5_2740                                                       |     30|
|438   |                  rdpp1_inst                                                    |xpm_counter_updn__parameterized6_2741                                                       |     13|
|439   |                  rst_d1_inst                                                   |xpm_fifo_reg_bit_2742                                                                       |     10|
|440   |                  wrp_inst                                                      |xpm_counter_updn__parameterized5_2743                                                       |     21|
|441   |                  wrpp1_inst                                                    |xpm_counter_updn__parameterized6_2744                                                       |     20|
|442   |                  wrpp2_inst                                                    |xpm_counter_updn__parameterized4_2745                                                       |     13|
|443   |                  xpm_fifo_rst_inst                                             |xpm_fifo_rst_2746                                                                           |     10|
|444   |            inst_h_cntr                                                         |darius_v2_0_counter__parameterized3_2731                                                    |     42|
|445   |            \inst_pp_buff[0]                                                    |darius_v2_0_ping_pong_buffer                                                                |    116|
|446   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__32                                                                       |      1|
|447   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__32                                                         |      1|
|448   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__33                                                                       |      1|
|449   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__33                                                         |      1|
|450   |            \inst_pp_buff[10]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__22                                                    |     93|
|451   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__52                                                                       |      1|
|452   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__52                                                         |      1|
|453   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__53                                                                       |      1|
|454   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__53                                                         |      1|
|455   |            \inst_pp_buff[11]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__21                                                    |     93|
|456   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__54                                                                       |      1|
|457   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__54                                                         |      1|
|458   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__55                                                                       |      1|
|459   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__55                                                         |      1|
|460   |            \inst_pp_buff[12]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__20                                                    |     93|
|461   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__56                                                                       |      1|
|462   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__56                                                         |      1|
|463   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__57                                                                       |      1|
|464   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__57                                                         |      1|
|465   |            \inst_pp_buff[13]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__19                                                    |     93|
|466   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__58                                                                       |      1|
|467   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__58                                                         |      1|
|468   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__59                                                                       |      1|
|469   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__59                                                         |      1|
|470   |            \inst_pp_buff[14]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__18                                                    |     93|
|471   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__60                                                                       |      1|
|472   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__60                                                         |      1|
|473   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__61                                                                       |      1|
|474   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__61                                                         |      1|
|475   |            \inst_pp_buff[15]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__17                                                    |     93|
|476   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__62                                                                       |      1|
|477   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__62                                                         |      1|
|478   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__63                                                                       |      1|
|479   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__63                                                         |      1|
|480   |            \inst_pp_buff[16]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__16                                                    |     93|
|481   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__64                                                                       |      1|
|482   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__64                                                         |      1|
|483   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__65                                                                       |      1|
|484   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__65                                                         |      1|
|485   |            \inst_pp_buff[17]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__15                                                    |     93|
|486   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__66                                                                       |      1|
|487   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__66                                                         |      1|
|488   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__67                                                                       |      1|
|489   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__67                                                         |      1|
|490   |            \inst_pp_buff[18]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__14                                                    |     93|
|491   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__68                                                                       |      1|
|492   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__68                                                         |      1|
|493   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__69                                                                       |      1|
|494   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__69                                                         |      1|
|495   |            \inst_pp_buff[19]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__13                                                    |     93|
|496   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__70                                                                       |      1|
|497   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__70                                                         |      1|
|498   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__71                                                                       |      1|
|499   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__71                                                         |      1|
|500   |            \inst_pp_buff[1]                                                    |darius_v2_0_ping_pong_buffer__xdcDup__31                                                    |    109|
|501   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__34                                                                       |      1|
|502   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__34                                                         |      1|
|503   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__35                                                                       |      1|
|504   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__35                                                         |      1|
|505   |            \inst_pp_buff[20]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__12                                                    |     93|
|506   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__72                                                                       |      1|
|507   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__72                                                         |      1|
|508   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__73                                                                       |      1|
|509   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__73                                                         |      1|
|510   |            \inst_pp_buff[21]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__11                                                    |     93|
|511   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__74                                                                       |      1|
|512   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__74                                                         |      1|
|513   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__75                                                                       |      1|
|514   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__75                                                         |      1|
|515   |            \inst_pp_buff[22]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__10                                                    |     93|
|516   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__76                                                                       |      1|
|517   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__76                                                         |      1|
|518   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__77                                                                       |      1|
|519   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__77                                                         |      1|
|520   |            \inst_pp_buff[23]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__9                                                     |     93|
|521   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__78                                                                       |      1|
|522   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__78                                                         |      1|
|523   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__79                                                                       |      1|
|524   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__79                                                         |      1|
|525   |            \inst_pp_buff[24]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__8                                                     |     93|
|526   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__80                                                                       |      1|
|527   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__80                                                         |      1|
|528   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__81                                                                       |      1|
|529   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__81                                                         |      1|
|530   |            \inst_pp_buff[25]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__7                                                     |     93|
|531   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__82                                                                       |      1|
|532   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__82                                                         |      1|
|533   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__83                                                                       |      1|
|534   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__83                                                         |      1|
|535   |            \inst_pp_buff[26]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__6                                                     |     93|
|536   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__84                                                                       |      1|
|537   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__84                                                         |      1|
|538   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__85                                                                       |      1|
|539   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__85                                                         |      1|
|540   |            \inst_pp_buff[27]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__5                                                     |     93|
|541   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__86                                                                       |      1|
|542   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__86                                                         |      1|
|543   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__87                                                                       |      1|
|544   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__87                                                         |      1|
|545   |            \inst_pp_buff[28]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__4                                                     |     93|
|546   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__88                                                                       |      1|
|547   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__88                                                         |      1|
|548   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__89                                                                       |      1|
|549   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__89                                                         |      1|
|550   |            \inst_pp_buff[29]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__3                                                     |     93|
|551   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__90                                                                       |      1|
|552   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__90                                                         |      1|
|553   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__91                                                                       |      1|
|554   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__91                                                         |      1|
|555   |            \inst_pp_buff[2]                                                    |darius_v2_0_ping_pong_buffer__xdcDup__30                                                    |    109|
|556   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__36                                                                       |      1|
|557   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__36                                                         |      1|
|558   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__37                                                                       |      1|
|559   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__37                                                         |      1|
|560   |            \inst_pp_buff[30]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__2                                                     |     93|
|561   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__92                                                                       |      1|
|562   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__92                                                         |      1|
|563   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__93                                                                       |      1|
|564   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__93                                                         |      1|
|565   |            \inst_pp_buff[31]                                                   |darius_v2_0_ping_pong_buffer__xdcDup__1                                                     |    119|
|566   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__94                                                                       |      1|
|567   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__94                                                         |      1|
|568   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram                                                                           |      1|
|569   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1                                                             |      1|
|570   |            \inst_pp_buff[3]                                                    |darius_v2_0_ping_pong_buffer__xdcDup__29                                                    |    109|
|571   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__38                                                                       |      1|
|572   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__38                                                         |      1|
|573   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__39                                                                       |      1|
|574   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__39                                                         |      1|
|575   |            \inst_pp_buff[4]                                                    |darius_v2_0_ping_pong_buffer__xdcDup__28                                                    |    109|
|576   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__40                                                                       |      1|
|577   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__40                                                         |      1|
|578   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__41                                                                       |      1|
|579   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__41                                                         |      1|
|580   |            \inst_pp_buff[5]                                                    |darius_v2_0_ping_pong_buffer__xdcDup__27                                                    |    109|
|581   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__42                                                                       |      1|
|582   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__42                                                         |      1|
|583   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__43                                                                       |      1|
|584   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__43                                                         |      1|
|585   |            \inst_pp_buff[6]                                                    |darius_v2_0_ping_pong_buffer__xdcDup__26                                                    |    109|
|586   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__44                                                                       |      1|
|587   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__44                                                         |      1|
|588   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__45                                                                       |      1|
|589   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__45                                                         |      1|
|590   |            \inst_pp_buff[7]                                                    |darius_v2_0_ping_pong_buffer__xdcDup__25                                                    |    109|
|591   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__46                                                                       |      1|
|592   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__46                                                         |      1|
|593   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__47                                                                       |      1|
|594   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__47                                                         |      1|
|595   |            \inst_pp_buff[8]                                                    |darius_v2_0_ping_pong_buffer__xdcDup__24                                                    |     93|
|596   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__48                                                                       |      1|
|597   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__48                                                         |      1|
|598   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__49                                                                       |      1|
|599   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__49                                                         |      1|
|600   |            \inst_pp_buff[9]                                                    |darius_v2_0_ping_pong_buffer__xdcDup__23                                                    |     93|
|601   |              inst_xpm_ping_memory                                              |xpm_memory_sdpram__50                                                                       |      1|
|602   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__50                                                         |      1|
|603   |              inst_xpm_pong_memory                                              |xpm_memory_sdpram__51                                                                       |      1|
|604   |                xpm_memory_base_inst                                            |xpm_memory_base__parameterized1__51                                                         |      1|
|605   |            inst_rd_h_cntr                                                      |darius_v2_0_counter__parameterized3_2732                                                    |     43|
|606   |            inst_rd_kh_cntr                                                     |darius_v2_0_counter__parameterized4_2733                                                    |     21|
|607   |            inst_rd_kw_cntr                                                     |darius_v2_0_counter__parameterized4_2734                                                    |     21|
|608   |            inst_rd_w_cntr                                                      |darius_v2_0_counter__parameterized3_2735                                                    |     39|
|609   |            inst_w_cntr                                                         |darius_v2_0_counter__parameterized3_2736                                                    |     45|
|610   |            inst_waddr                                                          |darius_v2_0_counter__parameterized3_2737                                                    |     31|
|611   |          inst_ofm_blk                                                          |darius_v2_0_ofm_block                                                                       |  19610|
|612   |            inst_pool_top                                                       |darius_v2_0_pool_top                                                                        |  16199|
|613   |              inst_circ_buff_rd_h_cntr                                          |darius_v2_0_counter__parameterized5_2573                                                    |     24|
|614   |              inst_circ_buff_rd_kh_cntr                                         |darius_v2_0_counter__parameterized4_2574                                                    |     18|
|615   |              inst_circ_buff_rd_ks_cntr                                         |darius_v2_0_counter__parameterized4_2575                                                    |     40|
|616   |              inst_circ_buff_rd_kw_cntr                                         |darius_v2_0_counter__parameterized4_2576                                                    |     24|
|617   |              inst_circ_buff_rd_poh_cntr                                        |darius_v2_0_counter__parameterized5_2577                                                    |     22|
|618   |              inst_circ_buff_rd_w_cntr                                          |darius_v2_0_counter__parameterized5_2578                                                    |     34|
|619   |              inst_ctrl_rd_h_cntr                                               |darius_v2_0_counter__parameterized8                                                         |     27|
|620   |              inst_line_buff_wr_cntr                                            |darius_v2_0_counter__parameterized5_2579                                                    |     17|
|621   |              inst_line_buff_wr_w_cntr                                          |darius_v2_0_counter__parameterized5_2580                                                    |     28|
|622   |              inst_pool_addr_gen                                                |darius_v2_0_pool_address_generator_top                                                      |    846|
|623   |                inst_pool_addr_gen_ctrl                                         |darius_v2_0_pool_address_generator_controller                                               |    243|
|624   |                  inst_h_cntr                                                   |darius_v2_0_counter__parameterized3_2723                                                    |     44|
|625   |                  inst_ifm_slice_cntr                                           |darius_v2_0_counter__parameterized4_2724                                                    |     19|
|626   |                  inst_kh_cntr                                                  |darius_v2_0_counter__parameterized4_2725                                                    |     20|
|627   |                  inst_kw_cntr                                                  |darius_v2_0_counter__parameterized4_2726                                                    |     26|
|628   |                  inst_ofm_frag_cntr                                            |darius_v2_0_counter__parameterized4_2727                                                    |     20|
|629   |                  inst_ofm_slice_cntr                                           |darius_v2_0_counter__parameterized4_2728                                                    |     17|
|630   |                  inst_w_cntr                                                   |darius_v2_0_counter__parameterized3_2729                                                    |     55|
|631   |                inst_pool_addr_gen_datapath                                     |darius_v2_0_pool_address_generator_datapath                                                 |    420|
|632   |                  inst_h_cntr                                                   |darius_v2_0_counter__parameterized3_2720                                                    |     32|
|633   |                  inst_hf_cntr                                                  |darius_v2_0_counter__parameterized3_2721                                                    |     30|
|634   |                  inst_multadd                                                  |darius_v2_0_multadd_internal                                                                |     41|
|635   |                    m                                                           |\inst_cnn_df_top/inst_ifm_blk/inst_addr_gen/inst_add_gen_datapath/inst_multadd/m_funnel__1  |      8|
|636   |                  inst_w_cntr                                                   |darius_v2_0_counter__parameterized3_2722                                                    |     32|
|637   |                inst_pool_xpm_fifo_sync                                         |xpm_fifo_sync__parameterized0                                                               |    182|
|638   |                  xpm_fifo_base_inst                                            |xpm_fifo_base__parameterized0__2                                                            |    180|
|639   |                    \gen_sdpram.xpm_memory_base_inst                            |xpm_memory_base__parameterized0__2                                                          |     24|
|640   |                    \gae_rptr_p2.rdpp2_inst                                     |xpm_counter_updn__parameterized4                                                            |     13|
|641   |                    \gen_regce_std.regce_pipe_inst                              |xpm_reg_pipe_bit_2713                                                                       |      1|
|642   |                      \gen_pipe_bit[0].pipe_bit_inst                            |xpm_fifo_reg_bit_2719                                                                       |      1|
|643   |                    rdp_inst                                                    |xpm_counter_updn__parameterized5                                                            |     30|
|644   |                    rdpp1_inst                                                  |xpm_counter_updn__parameterized6                                                            |     13|
|645   |                    rst_d1_inst                                                 |xpm_fifo_reg_bit_2714                                                                       |     10|
|646   |                    wrp_inst                                                    |xpm_counter_updn__parameterized5_2715                                                       |     21|
|647   |                    wrpp1_inst                                                  |xpm_counter_updn__parameterized6_2716                                                       |     20|
|648   |                    wrpp2_inst                                                  |xpm_counter_updn__parameterized4_2717                                                       |     13|
|649   |                    xpm_fifo_rst_inst                                           |xpm_fifo_rst_2718                                                                           |     10|
|650   |              inst_pool_horizontal                                              |darius_v2_0_pool_horizontal                                                                 |   4463|
|651   |                \inst_circ_buff_memory[0]                                       |xpm_memory_sdpram__parameterized1                                                           |      1|
|652   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5                                                             |      1|
|653   |                \inst_circ_buff_memory[10]                                      |xpm_memory_sdpram__parameterized1_2647                                                      |      1|
|654   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__22                                                         |      1|
|655   |                \inst_circ_buff_memory[11]                                      |xpm_memory_sdpram__parameterized1_2648                                                      |      1|
|656   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__21                                                         |      1|
|657   |                \inst_circ_buff_memory[12]                                      |xpm_memory_sdpram__parameterized1_2649                                                      |      1|
|658   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__20                                                         |      1|
|659   |                \inst_circ_buff_memory[13]                                      |xpm_memory_sdpram__parameterized1_2650                                                      |      1|
|660   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__19                                                         |      1|
|661   |                \inst_circ_buff_memory[14]                                      |xpm_memory_sdpram__parameterized1_2651                                                      |      1|
|662   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__18                                                         |      1|
|663   |                \inst_circ_buff_memory[15]                                      |xpm_memory_sdpram__parameterized1_2652                                                      |      1|
|664   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__17                                                         |      1|
|665   |                \inst_circ_buff_memory[16]                                      |xpm_memory_sdpram__parameterized1_2653                                                      |      1|
|666   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__16                                                         |      1|
|667   |                \inst_circ_buff_memory[17]                                      |xpm_memory_sdpram__parameterized1_2654                                                      |      1|
|668   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__15                                                         |      1|
|669   |                \inst_circ_buff_memory[18]                                      |xpm_memory_sdpram__parameterized1_2655                                                      |      1|
|670   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__14                                                         |      1|
|671   |                \inst_circ_buff_memory[19]                                      |xpm_memory_sdpram__parameterized1_2656                                                      |      1|
|672   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__13                                                         |      1|
|673   |                \inst_circ_buff_memory[1]                                       |xpm_memory_sdpram__parameterized1_2657                                                      |      1|
|674   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__31                                                         |      1|
|675   |                \inst_circ_buff_memory[20]                                      |xpm_memory_sdpram__parameterized1_2658                                                      |      1|
|676   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__12                                                         |      1|
|677   |                \inst_circ_buff_memory[21]                                      |xpm_memory_sdpram__parameterized1_2659                                                      |      1|
|678   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__11                                                         |      1|
|679   |                \inst_circ_buff_memory[22]                                      |xpm_memory_sdpram__parameterized1_2660                                                      |      1|
|680   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__10                                                         |      1|
|681   |                \inst_circ_buff_memory[23]                                      |xpm_memory_sdpram__parameterized1_2661                                                      |      1|
|682   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__9                                                          |      1|
|683   |                \inst_circ_buff_memory[24]                                      |xpm_memory_sdpram__parameterized1_2662                                                      |      1|
|684   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__8                                                          |      1|
|685   |                \inst_circ_buff_memory[25]                                      |xpm_memory_sdpram__parameterized1_2663                                                      |      1|
|686   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__7                                                          |      1|
|687   |                \inst_circ_buff_memory[26]                                      |xpm_memory_sdpram__parameterized1_2664                                                      |      1|
|688   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__6                                                          |      1|
|689   |                \inst_circ_buff_memory[27]                                      |xpm_memory_sdpram__parameterized1_2665                                                      |      1|
|690   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__5                                                          |      1|
|691   |                \inst_circ_buff_memory[28]                                      |xpm_memory_sdpram__parameterized1_2666                                                      |      1|
|692   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__4                                                          |      1|
|693   |                \inst_circ_buff_memory[29]                                      |xpm_memory_sdpram__parameterized1_2667                                                      |      1|
|694   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__3                                                          |      1|
|695   |                \inst_circ_buff_memory[2]                                       |xpm_memory_sdpram__parameterized1_2668                                                      |      1|
|696   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__30                                                         |      1|
|697   |                \inst_circ_buff_memory[30]                                      |xpm_memory_sdpram__parameterized1_2669                                                      |      1|
|698   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__2                                                          |      1|
|699   |                \inst_circ_buff_memory[31]                                      |xpm_memory_sdpram__parameterized1_2670                                                      |      1|
|700   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__1                                                          |      1|
|701   |                \inst_circ_buff_memory[3]                                       |xpm_memory_sdpram__parameterized1_2671                                                      |      1|
|702   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__29                                                         |      1|
|703   |                \inst_circ_buff_memory[4]                                       |xpm_memory_sdpram__parameterized1_2672                                                      |      1|
|704   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__28                                                         |      1|
|705   |                \inst_circ_buff_memory[5]                                       |xpm_memory_sdpram__parameterized1_2673                                                      |      1|
|706   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__27                                                         |      1|
|707   |                \inst_circ_buff_memory[6]                                       |xpm_memory_sdpram__parameterized1_2674                                                      |      1|
|708   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__26                                                         |      1|
|709   |                \inst_circ_buff_memory[7]                                       |xpm_memory_sdpram__parameterized1_2675                                                      |      1|
|710   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__25                                                         |      1|
|711   |                \inst_circ_buff_memory[8]                                       |xpm_memory_sdpram__parameterized1_2676                                                      |      1|
|712   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__24                                                         |      1|
|713   |                \inst_circ_buff_memory[9]                                       |xpm_memory_sdpram__parameterized1_2677                                                      |      1|
|714   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized5__23                                                         |      1|
|715   |                inst_circ_buff_rd_cntr                                          |darius_v2_0_counter__parameterized9_2678                                                    |     27|
|716   |                inst_circ_buff_rd_kw_cntr                                       |darius_v2_0_counter__parameterized4_2679                                                    |     18|
|717   |                inst_circ_buff_rd_w_cntr                                        |darius_v2_0_counter__parameterized5_2680                                                    |     38|
|718   |                \inst_pool_cmp[0]                                               |darius_v2_0_pool_comparator_2681                                                            |     81|
|719   |                \inst_pool_cmp[10]                                              |darius_v2_0_pool_comparator_2682                                                            |     81|
|720   |                \inst_pool_cmp[11]                                              |darius_v2_0_pool_comparator_2683                                                            |     81|
|721   |                \inst_pool_cmp[12]                                              |darius_v2_0_pool_comparator_2684                                                            |     81|
|722   |                \inst_pool_cmp[13]                                              |darius_v2_0_pool_comparator_2685                                                            |     81|
|723   |                \inst_pool_cmp[14]                                              |darius_v2_0_pool_comparator_2686                                                            |     81|
|724   |                \inst_pool_cmp[15]                                              |darius_v2_0_pool_comparator_2687                                                            |     81|
|725   |                \inst_pool_cmp[16]                                              |darius_v2_0_pool_comparator_2688                                                            |     81|
|726   |                \inst_pool_cmp[17]                                              |darius_v2_0_pool_comparator_2689                                                            |     81|
|727   |                \inst_pool_cmp[18]                                              |darius_v2_0_pool_comparator_2690                                                            |     81|
|728   |                \inst_pool_cmp[19]                                              |darius_v2_0_pool_comparator_2691                                                            |     81|
|729   |                \inst_pool_cmp[1]                                               |darius_v2_0_pool_comparator_2692                                                            |     81|
|730   |                \inst_pool_cmp[20]                                              |darius_v2_0_pool_comparator_2693                                                            |     81|
|731   |                \inst_pool_cmp[21]                                              |darius_v2_0_pool_comparator_2694                                                            |     81|
|732   |                \inst_pool_cmp[22]                                              |darius_v2_0_pool_comparator_2695                                                            |     81|
|733   |                \inst_pool_cmp[23]                                              |darius_v2_0_pool_comparator_2696                                                            |     81|
|734   |                \inst_pool_cmp[24]                                              |darius_v2_0_pool_comparator_2697                                                            |     81|
|735   |                \inst_pool_cmp[25]                                              |darius_v2_0_pool_comparator_2698                                                            |     81|
|736   |                \inst_pool_cmp[26]                                              |darius_v2_0_pool_comparator_2699                                                            |     81|
|737   |                \inst_pool_cmp[27]                                              |darius_v2_0_pool_comparator_2700                                                            |     81|
|738   |                \inst_pool_cmp[28]                                              |darius_v2_0_pool_comparator_2701                                                            |     81|
|739   |                \inst_pool_cmp[29]                                              |darius_v2_0_pool_comparator_2702                                                            |     81|
|740   |                \inst_pool_cmp[2]                                               |darius_v2_0_pool_comparator_2703                                                            |     81|
|741   |                \inst_pool_cmp[30]                                              |darius_v2_0_pool_comparator_2704                                                            |     81|
|742   |                \inst_pool_cmp[31]                                              |darius_v2_0_pool_comparator_2705                                                            |     81|
|743   |                \inst_pool_cmp[3]                                               |darius_v2_0_pool_comparator_2706                                                            |     81|
|744   |                \inst_pool_cmp[4]                                               |darius_v2_0_pool_comparator_2707                                                            |     81|
|745   |                \inst_pool_cmp[5]                                               |darius_v2_0_pool_comparator_2708                                                            |     81|
|746   |                \inst_pool_cmp[6]                                               |darius_v2_0_pool_comparator_2709                                                            |     81|
|747   |                \inst_pool_cmp[7]                                               |darius_v2_0_pool_comparator_2710                                                            |     81|
|748   |                \inst_pool_cmp[8]                                               |darius_v2_0_pool_comparator_2711                                                            |     81|
|749   |                \inst_pool_cmp[9]                                               |darius_v2_0_pool_comparator_2712                                                            |     81|
|750   |              inst_pool_vertical                                                |darius_v2_0_vertical_pool                                                                   |   9294|
|751   |                \inst_line_buff_memory[0]                                       |xpm_memory_sdpram__parameterized2                                                           |    118|
|752   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6                                                             |    118|
|753   |                \inst_line_buff_memory[10]                                      |xpm_memory_sdpram__parameterized2_2583                                                      |    118|
|754   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__22                                                         |    118|
|755   |                \inst_line_buff_memory[11]                                      |xpm_memory_sdpram__parameterized2_2584                                                      |    118|
|756   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__21                                                         |    118|
|757   |                \inst_line_buff_memory[12]                                      |xpm_memory_sdpram__parameterized2_2585                                                      |    118|
|758   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__20                                                         |    118|
|759   |                \inst_line_buff_memory[13]                                      |xpm_memory_sdpram__parameterized2_2586                                                      |    118|
|760   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__19                                                         |    118|
|761   |                \inst_line_buff_memory[14]                                      |xpm_memory_sdpram__parameterized2_2587                                                      |    118|
|762   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__18                                                         |    118|
|763   |                \inst_line_buff_memory[15]                                      |xpm_memory_sdpram__parameterized2_2588                                                      |    118|
|764   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__17                                                         |    118|
|765   |                \inst_line_buff_memory[16]                                      |xpm_memory_sdpram__parameterized2_2589                                                      |    118|
|766   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__16                                                         |    118|
|767   |                \inst_line_buff_memory[17]                                      |xpm_memory_sdpram__parameterized2_2590                                                      |    118|
|768   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__15                                                         |    118|
|769   |                \inst_line_buff_memory[18]                                      |xpm_memory_sdpram__parameterized2_2591                                                      |    118|
|770   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__14                                                         |    118|
|771   |                \inst_line_buff_memory[19]                                      |xpm_memory_sdpram__parameterized2_2592                                                      |    118|
|772   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__13                                                         |    118|
|773   |                \inst_line_buff_memory[1]                                       |xpm_memory_sdpram__parameterized2_2593                                                      |    118|
|774   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__31                                                         |    118|
|775   |                \inst_line_buff_memory[20]                                      |xpm_memory_sdpram__parameterized2_2594                                                      |    118|
|776   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__12                                                         |    118|
|777   |                \inst_line_buff_memory[21]                                      |xpm_memory_sdpram__parameterized2_2595                                                      |    118|
|778   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__11                                                         |    118|
|779   |                \inst_line_buff_memory[22]                                      |xpm_memory_sdpram__parameterized2_2596                                                      |    118|
|780   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__10                                                         |    118|
|781   |                \inst_line_buff_memory[23]                                      |xpm_memory_sdpram__parameterized2_2597                                                      |    118|
|782   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__9                                                          |    118|
|783   |                \inst_line_buff_memory[24]                                      |xpm_memory_sdpram__parameterized2_2598                                                      |    118|
|784   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__8                                                          |    118|
|785   |                \inst_line_buff_memory[25]                                      |xpm_memory_sdpram__parameterized2_2599                                                      |    118|
|786   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__7                                                          |    118|
|787   |                \inst_line_buff_memory[26]                                      |xpm_memory_sdpram__parameterized2_2600                                                      |    118|
|788   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__6                                                          |    118|
|789   |                \inst_line_buff_memory[27]                                      |xpm_memory_sdpram__parameterized2_2601                                                      |    118|
|790   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__5                                                          |    118|
|791   |                \inst_line_buff_memory[28]                                      |xpm_memory_sdpram__parameterized2_2602                                                      |    118|
|792   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__4                                                          |    118|
|793   |                \inst_line_buff_memory[29]                                      |xpm_memory_sdpram__parameterized2_2603                                                      |    118|
|794   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__3                                                          |    118|
|795   |                \inst_line_buff_memory[2]                                       |xpm_memory_sdpram__parameterized2_2604                                                      |    118|
|796   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__30                                                         |    118|
|797   |                \inst_line_buff_memory[30]                                      |xpm_memory_sdpram__parameterized2_2605                                                      |    118|
|798   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__2                                                          |    118|
|799   |                \inst_line_buff_memory[31]                                      |xpm_memory_sdpram__parameterized2_2606                                                      |    118|
|800   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__1                                                          |    118|
|801   |                \inst_line_buff_memory[3]                                       |xpm_memory_sdpram__parameterized2_2607                                                      |    118|
|802   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__29                                                         |    118|
|803   |                \inst_line_buff_memory[4]                                       |xpm_memory_sdpram__parameterized2_2608                                                      |    118|
|804   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__28                                                         |    118|
|805   |                \inst_line_buff_memory[5]                                       |xpm_memory_sdpram__parameterized2_2609                                                      |    118|
|806   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__27                                                         |    118|
|807   |                \inst_line_buff_memory[6]                                       |xpm_memory_sdpram__parameterized2_2610                                                      |    118|
|808   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__26                                                         |    118|
|809   |                \inst_line_buff_memory[7]                                       |xpm_memory_sdpram__parameterized2_2611                                                      |    118|
|810   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__25                                                         |    118|
|811   |                \inst_line_buff_memory[8]                                       |xpm_memory_sdpram__parameterized2_2612                                                      |    118|
|812   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__24                                                         |    118|
|813   |                \inst_line_buff_memory[9]                                       |xpm_memory_sdpram__parameterized2_2613                                                      |    118|
|814   |                  xpm_memory_base_inst                                          |xpm_memory_base__parameterized6__23                                                         |    118|
|815   |                inst_circ_buff_rd_cntr                                          |darius_v2_0_counter__parameterized9                                                         |     27|
|816   |                inst_circ_buff_rd_h_cntr                                        |darius_v2_0_counter__parameterized4_2581                                                    |     17|
|817   |                inst_circ_buff_rd_w_cntr                                        |darius_v2_0_counter__parameterized5_2582                                                    |     32|
|818   |                inst_line_buff_rd_cntr                                          |darius_v2_0_counter__parameterized5_2614                                                    |     19|
|819   |                inst_line_buff_wr_cntr                                          |darius_v2_0_counter__parameterized5_2615                                                    |     19|
|820   |                \inst_pool_cmp[0]                                               |darius_v2_0_pool_comparator                                                                 |     81|
|821   |                \inst_pool_cmp[10]                                              |darius_v2_0_pool_comparator_2616                                                            |     81|
|822   |                \inst_pool_cmp[11]                                              |darius_v2_0_pool_comparator_2617                                                            |     81|
|823   |                \inst_pool_cmp[12]                                              |darius_v2_0_pool_comparator_2618                                                            |     81|
|824   |                \inst_pool_cmp[13]                                              |darius_v2_0_pool_comparator_2619                                                            |     81|
|825   |                \inst_pool_cmp[14]                                              |darius_v2_0_pool_comparator_2620                                                            |     81|
|826   |                \inst_pool_cmp[15]                                              |darius_v2_0_pool_comparator_2621                                                            |     81|
|827   |                \inst_pool_cmp[16]                                              |darius_v2_0_pool_comparator_2622                                                            |     81|
|828   |                \inst_pool_cmp[17]                                              |darius_v2_0_pool_comparator_2623                                                            |     81|
|829   |                \inst_pool_cmp[18]                                              |darius_v2_0_pool_comparator_2624                                                            |     81|
|830   |                \inst_pool_cmp[19]                                              |darius_v2_0_pool_comparator_2625                                                            |     81|
|831   |                \inst_pool_cmp[1]                                               |darius_v2_0_pool_comparator_2626                                                            |     81|
|832   |                \inst_pool_cmp[20]                                              |darius_v2_0_pool_comparator_2627                                                            |     81|
|833   |                \inst_pool_cmp[21]                                              |darius_v2_0_pool_comparator_2628                                                            |     81|
|834   |                \inst_pool_cmp[22]                                              |darius_v2_0_pool_comparator_2629                                                            |     81|
|835   |                \inst_pool_cmp[23]                                              |darius_v2_0_pool_comparator_2630                                                            |     81|
|836   |                \inst_pool_cmp[24]                                              |darius_v2_0_pool_comparator_2631                                                            |     81|
|837   |                \inst_pool_cmp[25]                                              |darius_v2_0_pool_comparator_2632                                                            |     81|
|838   |                \inst_pool_cmp[26]                                              |darius_v2_0_pool_comparator_2633                                                            |     81|
|839   |                \inst_pool_cmp[27]                                              |darius_v2_0_pool_comparator_2634                                                            |     81|
|840   |                \inst_pool_cmp[28]                                              |darius_v2_0_pool_comparator_2635                                                            |     81|
|841   |                \inst_pool_cmp[29]                                              |darius_v2_0_pool_comparator_2636                                                            |     81|
|842   |                \inst_pool_cmp[2]                                               |darius_v2_0_pool_comparator_2637                                                            |     81|
|843   |                \inst_pool_cmp[30]                                              |darius_v2_0_pool_comparator_2638                                                            |     81|
|844   |                \inst_pool_cmp[31]                                              |darius_v2_0_pool_comparator_2639                                                            |     81|
|845   |                \inst_pool_cmp[3]                                               |darius_v2_0_pool_comparator_2640                                                            |     81|
|846   |                \inst_pool_cmp[4]                                               |darius_v2_0_pool_comparator_2641                                                            |     81|
|847   |                \inst_pool_cmp[5]                                               |darius_v2_0_pool_comparator_2642                                                            |     81|
|848   |                \inst_pool_cmp[6]                                               |darius_v2_0_pool_comparator_2643                                                            |     81|
|849   |                \inst_pool_cmp[7]                                               |darius_v2_0_pool_comparator_2644                                                            |     81|
|850   |                \inst_pool_cmp[8]                                               |darius_v2_0_pool_comparator_2645                                                            |     81|
|851   |                \inst_pool_cmp[9]                                               |darius_v2_0_pool_comparator_2646                                                            |     81|
|852   |            inst_read_h_cntr                                                    |darius_v2_0_counter__parameterized3                                                         |     41|
|853   |            inst_read_iter_addr                                                 |darius_v2_0_counter__parameterized3_2563                                                    |     30|
|854   |            inst_read_w_cntr                                                    |darius_v2_0_counter__parameterized3_2564                                                    |     40|
|855   |            inst_relu                                                           |darius_v2_0_relu                                                                            |    577|
|856   |            inst_write_h_cntr                                                   |darius_v2_0_counter__parameterized3_2565                                                    |     47|
|857   |            inst_write_ofm_frag_cntr                                            |darius_v2_0_counter__parameterized4_2566                                                    |     16|
|858   |            inst_write_ofm_slice_cntr                                           |darius_v2_0_counter__parameterized4_2567                                                    |     18|
|859   |            inst_write_w_cntr                                                   |darius_v2_0_counter__parameterized3_2568                                                    |     41|
|860   |            inst_xpm_fifo_sync                                                  |xpm_fifo_sync__parameterized2                                                               |   1175|
|861   |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized2                                                               |   1171|
|862   |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized4                                                             |   1061|
|863   |                rdp_inst                                                        |xpm_counter_updn__parameterized1                                                            |     26|
|864   |                rdpp1_inst                                                      |xpm_counter_updn__parameterized2                                                            |      8|
|865   |                rst_d1_inst                                                     |xpm_fifo_reg_bit_2569                                                                       |      5|
|866   |                wrp_inst                                                        |xpm_counter_updn__parameterized1_2570                                                       |     13|
|867   |                wrpp1_inst                                                      |xpm_counter_updn__parameterized2_2571                                                       |      9|
|868   |                wrpp2_inst                                                      |xpm_counter_updn__parameterized0                                                            |      8|
|869   |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_2572                                                                           |     11|
|870   |          inst_ofm_req_gen                                                      |darius_v2_0_request_generator__parameterized0                                               |    531|
|871   |            inst_ifm_slice_cntr                                                 |darius_v2_0_counter__parameterized7                                                         |      7|
|872   |            inst_ofm_fragment_cntr                                              |darius_v2_0_counter__parameterized7_2558                                                    |      5|
|873   |            inst_ofm_slice_cntr                                                 |darius_v2_0_counter__parameterized7_2559                                                    |      4|
|874   |            inst_req_gen_dp                                                     |darius_v2_0_request_generator_datapath_2560                                                 |    456|
|875   |              inst_cntr                                                         |darius_v2_0_counter__parameterized6_2561                                                    |     24|
|876   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add__parameterized0_2562                                                |    132|
|877   |          inst_req_gen                                                          |darius_v2_0_request_generator                                                               |    655|
|878   |            inst_ifm_slice_cntr                                                 |darius_v2_0_counter__parameterized4_2552                                                    |     21|
|879   |            inst_ofm_fragment_cntr                                              |darius_v2_0_counter__parameterized4_2553                                                    |     18|
|880   |            inst_ofm_slice_cntr                                                 |darius_v2_0_counter__parameterized4_2554                                                    |     18|
|881   |            inst_req_gen_dp                                                     |darius_v2_0_request_generator_datapath_2555                                                 |    462|
|882   |              inst_cntr                                                         |darius_v2_0_counter__parameterized6_2556                                                    |     25|
|883   |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add__parameterized0_2557                                                |    132|
|884   |          inst_sys_arr                                                          |darius_v2_0_systolic_array                                                                  |  74894|
|885   |            \inst_sys_arr_col[0]                                                |darius_v2_0_multadd_cols                                                                    |   2475|
|886   |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2520                                                            |     76|
|887   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__160      |      8|
|888   |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2521                                                            |     76|
|889   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__170      |      8|
|890   |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2522                                                            |     76|
|891   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__171      |      8|
|892   |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2523                                                            |     76|
|893   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__172      |      8|
|894   |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2524                                                            |     76|
|895   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__173      |      8|
|896   |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2525                                                            |     76|
|897   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__174      |      8|
|898   |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2526                                                            |     76|
|899   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__175      |      8|
|900   |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2527                                                            |     76|
|901   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__176      |      8|
|902   |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2528                                                            |     76|
|903   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__177      |      8|
|904   |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2529                                                            |     76|
|905   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__178      |      8|
|906   |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2530                                                            |     76|
|907   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__179      |      8|
|908   |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2531                                                            |     76|
|909   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__161      |      8|
|910   |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2532                                                            |     76|
|911   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__180      |      8|
|912   |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2533                                                            |     76|
|913   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__181      |      8|
|914   |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2534                                                            |     76|
|915   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__182      |      8|
|916   |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2535                                                            |     76|
|917   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__183      |      8|
|918   |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2536                                                            |     76|
|919   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__184      |      8|
|920   |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2537                                                            |     76|
|921   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__185      |      8|
|922   |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2538                                                            |     76|
|923   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__186      |      8|
|924   |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2539                                                            |     76|
|925   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__187      |      8|
|926   |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2540                                                            |     76|
|927   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__188      |      8|
|928   |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2541                                                            |     76|
|929   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__189      |      8|
|930   |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2542                                                            |     76|
|931   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__162      |      8|
|932   |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2543                                                            |     76|
|933   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__190      |      8|
|934   |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2544                                                            |     87|
|935   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__191      |      8|
|936   |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2545                                                            |     76|
|937   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__163      |      8|
|938   |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2546                                                            |     76|
|939   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__164      |      8|
|940   |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2547                                                            |     76|
|941   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__165      |      8|
|942   |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2548                                                            |     76|
|943   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__166      |      8|
|944   |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2549                                                            |     76|
|945   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__167      |      8|
|946   |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2550                                                            |     76|
|947   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__168      |      8|
|948   |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2551                                                            |     76|
|949   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__169      |      8|
|950   |            \inst_sys_arr_col[10]                                               |darius_v2_0_multadd_cols_1498                                                               |   2302|
|951   |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2488                                                            |     71|
|952   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__96       |      8|
|953   |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2489                                                            |     71|
|954   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__106      |      8|
|955   |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2490                                                            |     71|
|956   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__107      |      8|
|957   |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2491                                                            |     71|
|958   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__108      |      8|
|959   |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2492                                                            |     71|
|960   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__109      |      8|
|961   |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2493                                                            |     71|
|962   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__110      |      8|
|963   |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2494                                                            |     71|
|964   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__111      |      8|
|965   |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2495                                                            |     71|
|966   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__112      |      8|
|967   |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2496                                                            |     71|
|968   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__113      |      8|
|969   |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2497                                                            |     71|
|970   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__114      |      8|
|971   |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2498                                                            |     71|
|972   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__115      |      8|
|973   |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2499                                                            |     71|
|974   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__97       |      8|
|975   |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2500                                                            |     71|
|976   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__116      |      8|
|977   |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2501                                                            |     71|
|978   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__117      |      8|
|979   |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2502                                                            |     71|
|980   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__118      |      8|
|981   |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2503                                                            |     71|
|982   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__119      |      8|
|983   |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2504                                                            |     71|
|984   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__120      |      8|
|985   |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2505                                                            |     71|
|986   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__121      |      8|
|987   |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2506                                                            |     71|
|988   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__122      |      8|
|989   |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2507                                                            |     71|
|990   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__123      |      8|
|991   |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2508                                                            |     71|
|992   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__124      |      8|
|993   |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2509                                                            |     71|
|994   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__125      |      8|
|995   |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2510                                                            |     71|
|996   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__98       |      8|
|997   |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2511                                                            |     71|
|998   |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__126      |      8|
|999   |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2512                                                            |     73|
|1000  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__127      |      8|
|1001  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2513                                                            |     71|
|1002  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__99       |      8|
|1003  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2514                                                            |     71|
|1004  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__100      |      8|
|1005  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2515                                                            |     71|
|1006  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__101      |      8|
|1007  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2516                                                            |     71|
|1008  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__102      |      8|
|1009  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2517                                                            |     71|
|1010  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__103      |      8|
|1011  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2518                                                            |     71|
|1012  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__104      |      8|
|1013  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2519                                                            |     71|
|1014  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__105      |      8|
|1015  |            \inst_sys_arr_col[11]                                               |darius_v2_0_multadd_cols_1499                                                               |   2302|
|1016  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2456                                                            |     71|
|1017  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__64       |      8|
|1018  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2457                                                            |     71|
|1019  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__74       |      8|
|1020  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2458                                                            |     71|
|1021  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__75       |      8|
|1022  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2459                                                            |     71|
|1023  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__76       |      8|
|1024  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2460                                                            |     71|
|1025  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__77       |      8|
|1026  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2461                                                            |     71|
|1027  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__78       |      8|
|1028  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2462                                                            |     71|
|1029  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__79       |      8|
|1030  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2463                                                            |     71|
|1031  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__80       |      8|
|1032  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2464                                                            |     71|
|1033  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__81       |      8|
|1034  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2465                                                            |     71|
|1035  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__82       |      8|
|1036  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2466                                                            |     71|
|1037  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__83       |      8|
|1038  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2467                                                            |     71|
|1039  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__65       |      8|
|1040  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2468                                                            |     71|
|1041  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__84       |      8|
|1042  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2469                                                            |     71|
|1043  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__85       |      8|
|1044  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2470                                                            |     71|
|1045  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__86       |      8|
|1046  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2471                                                            |     71|
|1047  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__87       |      8|
|1048  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2472                                                            |     71|
|1049  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__88       |      8|
|1050  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2473                                                            |     71|
|1051  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__89       |      8|
|1052  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2474                                                            |     71|
|1053  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__90       |      8|
|1054  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2475                                                            |     71|
|1055  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__91       |      8|
|1056  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2476                                                            |     71|
|1057  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__92       |      8|
|1058  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2477                                                            |     71|
|1059  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__93       |      8|
|1060  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2478                                                            |     71|
|1061  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__66       |      8|
|1062  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2479                                                            |     71|
|1063  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__94       |      8|
|1064  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2480                                                            |     73|
|1065  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__95       |      8|
|1066  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2481                                                            |     71|
|1067  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__67       |      8|
|1068  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2482                                                            |     71|
|1069  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__68       |      8|
|1070  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2483                                                            |     71|
|1071  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__69       |      8|
|1072  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2484                                                            |     71|
|1073  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__70       |      8|
|1074  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2485                                                            |     71|
|1075  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__71       |      8|
|1076  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2486                                                            |     71|
|1077  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__72       |      8|
|1078  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2487                                                            |     71|
|1079  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__73       |      8|
|1080  |            \inst_sys_arr_col[12]                                               |darius_v2_0_multadd_cols_1500                                                               |   2333|
|1081  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2424                                                            |     72|
|1082  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__32       |      8|
|1083  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2425                                                            |     72|
|1084  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__42       |      8|
|1085  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2426                                                            |     72|
|1086  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__43       |      8|
|1087  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2427                                                            |     72|
|1088  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__44       |      8|
|1089  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2428                                                            |     72|
|1090  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__45       |      8|
|1091  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2429                                                            |     72|
|1092  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__46       |      8|
|1093  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2430                                                            |     72|
|1094  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__47       |      8|
|1095  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2431                                                            |     72|
|1096  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__48       |      8|
|1097  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2432                                                            |     72|
|1098  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__49       |      8|
|1099  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2433                                                            |     72|
|1100  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__50       |      8|
|1101  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2434                                                            |     72|
|1102  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__51       |      8|
|1103  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2435                                                            |     72|
|1104  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__33       |      8|
|1105  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2436                                                            |     72|
|1106  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__52       |      8|
|1107  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2437                                                            |     72|
|1108  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__53       |      8|
|1109  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2438                                                            |     72|
|1110  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__54       |      8|
|1111  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2439                                                            |     72|
|1112  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__55       |      8|
|1113  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2440                                                            |     72|
|1114  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__56       |      8|
|1115  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2441                                                            |     72|
|1116  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__57       |      8|
|1117  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2442                                                            |     72|
|1118  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__58       |      8|
|1119  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2443                                                            |     72|
|1120  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__59       |      8|
|1121  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2444                                                            |     72|
|1122  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__60       |      8|
|1123  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2445                                                            |     72|
|1124  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__61       |      8|
|1125  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2446                                                            |     72|
|1126  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__34       |      8|
|1127  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2447                                                            |     72|
|1128  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__62       |      8|
|1129  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2448                                                            |     73|
|1130  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__63       |      8|
|1131  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2449                                                            |     72|
|1132  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__35       |      8|
|1133  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2450                                                            |     72|
|1134  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__36       |      8|
|1135  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2451                                                            |     72|
|1136  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__37       |      8|
|1137  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2452                                                            |     72|
|1138  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__38       |      8|
|1139  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2453                                                            |     72|
|1140  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__39       |      8|
|1141  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2454                                                            |     72|
|1142  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__40       |      8|
|1143  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2455                                                            |     72|
|1144  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__41       |      8|
|1145  |            \inst_sys_arr_col[13]                                               |darius_v2_0_multadd_cols_1501                                                               |   2364|
|1146  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2392                                                            |     73|
|1147  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel           |      8|
|1148  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2393                                                            |     73|
|1149  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__10       |      8|
|1150  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2394                                                            |     73|
|1151  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__11       |      8|
|1152  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2395                                                            |     73|
|1153  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__12       |      8|
|1154  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2396                                                            |     73|
|1155  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__13       |      8|
|1156  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2397                                                            |     73|
|1157  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__14       |      8|
|1158  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2398                                                            |     73|
|1159  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__15       |      8|
|1160  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2399                                                            |     73|
|1161  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__16       |      8|
|1162  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2400                                                            |     73|
|1163  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__17       |      8|
|1164  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2401                                                            |     73|
|1165  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__18       |      8|
|1166  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2402                                                            |     73|
|1167  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__19       |      8|
|1168  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2403                                                            |     73|
|1169  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__1        |      8|
|1170  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2404                                                            |     73|
|1171  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__20       |      8|
|1172  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2405                                                            |     73|
|1173  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__21       |      8|
|1174  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2406                                                            |     73|
|1175  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__22       |      8|
|1176  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2407                                                            |     73|
|1177  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__23       |      8|
|1178  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2408                                                            |     73|
|1179  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__24       |      8|
|1180  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2409                                                            |     73|
|1181  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__25       |      8|
|1182  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2410                                                            |     73|
|1183  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__26       |      8|
|1184  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2411                                                            |     73|
|1185  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__27       |      8|
|1186  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2412                                                            |     73|
|1187  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__28       |      8|
|1188  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2413                                                            |     73|
|1189  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__29       |      8|
|1190  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2414                                                            |     73|
|1191  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__2        |      8|
|1192  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2415                                                            |     73|
|1193  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__30       |      8|
|1194  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2416                                                            |     73|
|1195  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__31       |      8|
|1196  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2417                                                            |     73|
|1197  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__3        |      8|
|1198  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2418                                                            |     73|
|1199  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__4        |      8|
|1200  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2419                                                            |     73|
|1201  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__5        |      8|
|1202  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2420                                                            |     73|
|1203  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__6        |      8|
|1204  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2421                                                            |     73|
|1205  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__7        |      8|
|1206  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2422                                                            |     73|
|1207  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__8        |      8|
|1208  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2423                                                            |     73|
|1209  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__9        |      8|
|1210  |            \inst_sys_arr_col[14]                                               |darius_v2_0_multadd_cols_1502                                                               |   2406|
|1211  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2360                                                            |     74|
|1212  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__384      |      8|
|1213  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2361                                                            |     74|
|1214  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__394      |      8|
|1215  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2362                                                            |     74|
|1216  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__395      |      8|
|1217  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2363                                                            |     74|
|1218  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__396      |      8|
|1219  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2364                                                            |     74|
|1220  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__397      |      8|
|1221  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2365                                                            |     74|
|1222  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__398      |      8|
|1223  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2366                                                            |     74|
|1224  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__399      |      8|
|1225  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2367                                                            |     74|
|1226  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__400      |      8|
|1227  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2368                                                            |     74|
|1228  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__401      |      8|
|1229  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2369                                                            |     74|
|1230  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__402      |      8|
|1231  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2370                                                            |     74|
|1232  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__403      |      8|
|1233  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2371                                                            |     74|
|1234  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__385      |      8|
|1235  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2372                                                            |     74|
|1236  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__404      |      8|
|1237  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2373                                                            |     74|
|1238  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__405      |      8|
|1239  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2374                                                            |     74|
|1240  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__406      |      8|
|1241  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2375                                                            |     74|
|1242  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__407      |      8|
|1243  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2376                                                            |     74|
|1244  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__408      |      8|
|1245  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2377                                                            |     74|
|1246  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__409      |      8|
|1247  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2378                                                            |     74|
|1248  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__410      |      8|
|1249  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2379                                                            |     74|
|1250  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__411      |      8|
|1251  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2380                                                            |     74|
|1252  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__412      |      8|
|1253  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2381                                                            |     74|
|1254  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__413      |      8|
|1255  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2382                                                            |     74|
|1256  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__386      |      8|
|1257  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2383                                                            |     74|
|1258  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__414      |      8|
|1259  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2384                                                            |     84|
|1260  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__415      |      8|
|1261  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2385                                                            |     74|
|1262  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__387      |      8|
|1263  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2386                                                            |     74|
|1264  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__388      |      8|
|1265  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2387                                                            |     74|
|1266  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__389      |      8|
|1267  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2388                                                            |     74|
|1268  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__390      |      8|
|1269  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2389                                                            |     74|
|1270  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__391      |      8|
|1271  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2390                                                            |     74|
|1272  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__392      |      8|
|1273  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2391                                                            |     74|
|1274  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__393      |      8|
|1275  |            \inst_sys_arr_col[15]                                               |darius_v2_0_multadd_cols_1503                                                               |   2313|
|1276  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2328                                                            |     71|
|1277  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__96       |      8|
|1278  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2329                                                            |     71|
|1279  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__106      |      8|
|1280  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2330                                                            |     71|
|1281  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__107      |      8|
|1282  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2331                                                            |     71|
|1283  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__108      |      8|
|1284  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2332                                                            |     71|
|1285  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__109      |      8|
|1286  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2333                                                            |     71|
|1287  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__110      |      8|
|1288  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2334                                                            |     71|
|1289  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__111      |      8|
|1290  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2335                                                            |     71|
|1291  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__112      |      8|
|1292  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2336                                                            |     71|
|1293  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__113      |      8|
|1294  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2337                                                            |     71|
|1295  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__114      |      8|
|1296  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2338                                                            |     71|
|1297  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__115      |      8|
|1298  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2339                                                            |     71|
|1299  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__97       |      8|
|1300  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2340                                                            |     71|
|1301  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__116      |      8|
|1302  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2341                                                            |     71|
|1303  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__117      |      8|
|1304  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2342                                                            |     71|
|1305  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__118      |      8|
|1306  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2343                                                            |     71|
|1307  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__119      |      8|
|1308  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2344                                                            |     71|
|1309  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__120      |      8|
|1310  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2345                                                            |     71|
|1311  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__121      |      8|
|1312  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2346                                                            |     71|
|1313  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__122      |      8|
|1314  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2347                                                            |     71|
|1315  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__123      |      8|
|1316  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2348                                                            |     71|
|1317  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__124      |      8|
|1318  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2349                                                            |     71|
|1319  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__125      |      8|
|1320  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2350                                                            |     71|
|1321  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__98       |      8|
|1322  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2351                                                            |     71|
|1323  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__126      |      8|
|1324  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2352                                                            |     84|
|1325  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__127      |      8|
|1326  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2353                                                            |     71|
|1327  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__99       |      8|
|1328  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2354                                                            |     71|
|1329  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__100      |      8|
|1330  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2355                                                            |     71|
|1331  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__101      |      8|
|1332  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2356                                                            |     71|
|1333  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__102      |      8|
|1334  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2357                                                            |     71|
|1335  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__103      |      8|
|1336  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2358                                                            |     71|
|1337  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__104      |      8|
|1338  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2359                                                            |     71|
|1339  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__105      |      8|
|1340  |            \inst_sys_arr_col[16]                                               |darius_v2_0_multadd_cols_1504                                                               |   2302|
|1341  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2296                                                            |     71|
|1342  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__64       |      8|
|1343  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2297                                                            |     71|
|1344  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__74       |      8|
|1345  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2298                                                            |     71|
|1346  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__75       |      8|
|1347  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2299                                                            |     71|
|1348  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__76       |      8|
|1349  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2300                                                            |     71|
|1350  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__77       |      8|
|1351  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2301                                                            |     71|
|1352  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__78       |      8|
|1353  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2302                                                            |     71|
|1354  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__79       |      8|
|1355  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2303                                                            |     71|
|1356  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__80       |      8|
|1357  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2304                                                            |     71|
|1358  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__81       |      8|
|1359  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2305                                                            |     71|
|1360  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__82       |      8|
|1361  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2306                                                            |     71|
|1362  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__83       |      8|
|1363  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2307                                                            |     71|
|1364  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__65       |      8|
|1365  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2308                                                            |     71|
|1366  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__84       |      8|
|1367  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2309                                                            |     71|
|1368  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__85       |      8|
|1369  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2310                                                            |     71|
|1370  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__86       |      8|
|1371  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2311                                                            |     71|
|1372  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__87       |      8|
|1373  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2312                                                            |     71|
|1374  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__88       |      8|
|1375  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2313                                                            |     71|
|1376  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__89       |      8|
|1377  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2314                                                            |     71|
|1378  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__90       |      8|
|1379  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2315                                                            |     71|
|1380  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__91       |      8|
|1381  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2316                                                            |     71|
|1382  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__92       |      8|
|1383  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2317                                                            |     71|
|1384  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__93       |      8|
|1385  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2318                                                            |     71|
|1386  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__66       |      8|
|1387  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2319                                                            |     71|
|1388  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__94       |      8|
|1389  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2320                                                            |     73|
|1390  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__95       |      8|
|1391  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2321                                                            |     71|
|1392  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__67       |      8|
|1393  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2322                                                            |     71|
|1394  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__68       |      8|
|1395  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2323                                                            |     71|
|1396  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__69       |      8|
|1397  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2324                                                            |     71|
|1398  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__70       |      8|
|1399  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2325                                                            |     71|
|1400  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__71       |      8|
|1401  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2326                                                            |     71|
|1402  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__72       |      8|
|1403  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2327                                                            |     71|
|1404  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__73       |      8|
|1405  |            \inst_sys_arr_col[17]                                               |darius_v2_0_multadd_cols_1505                                                               |   2302|
|1406  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2264                                                            |     71|
|1407  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__32       |      8|
|1408  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2265                                                            |     71|
|1409  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__42       |      8|
|1410  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2266                                                            |     71|
|1411  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__43       |      8|
|1412  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2267                                                            |     71|
|1413  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__44       |      8|
|1414  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2268                                                            |     71|
|1415  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__45       |      8|
|1416  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2269                                                            |     71|
|1417  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__46       |      8|
|1418  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2270                                                            |     71|
|1419  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__47       |      8|
|1420  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2271                                                            |     71|
|1421  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__48       |      8|
|1422  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2272                                                            |     71|
|1423  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__49       |      8|
|1424  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2273                                                            |     71|
|1425  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__50       |      8|
|1426  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2274                                                            |     71|
|1427  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__51       |      8|
|1428  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2275                                                            |     71|
|1429  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__33       |      8|
|1430  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2276                                                            |     71|
|1431  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__52       |      8|
|1432  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2277                                                            |     71|
|1433  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__53       |      8|
|1434  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2278                                                            |     71|
|1435  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__54       |      8|
|1436  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2279                                                            |     71|
|1437  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__55       |      8|
|1438  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2280                                                            |     71|
|1439  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__56       |      8|
|1440  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2281                                                            |     71|
|1441  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__57       |      8|
|1442  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2282                                                            |     71|
|1443  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__58       |      8|
|1444  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2283                                                            |     71|
|1445  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__59       |      8|
|1446  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2284                                                            |     71|
|1447  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__60       |      8|
|1448  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2285                                                            |     71|
|1449  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__61       |      8|
|1450  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2286                                                            |     71|
|1451  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__34       |      8|
|1452  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2287                                                            |     71|
|1453  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__62       |      8|
|1454  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2288                                                            |     73|
|1455  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__63       |      8|
|1456  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2289                                                            |     71|
|1457  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__35       |      8|
|1458  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2290                                                            |     71|
|1459  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__36       |      8|
|1460  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2291                                                            |     71|
|1461  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__37       |      8|
|1462  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2292                                                            |     71|
|1463  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__38       |      8|
|1464  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2293                                                            |     71|
|1465  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__39       |      8|
|1466  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2294                                                            |     71|
|1467  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__40       |      8|
|1468  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2295                                                            |     71|
|1469  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__41       |      8|
|1470  |            \inst_sys_arr_col[18]                                               |darius_v2_0_multadd_cols_1506                                                               |   2364|
|1471  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2232                                                            |     73|
|1472  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel           |      8|
|1473  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2233                                                            |     73|
|1474  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__10       |      8|
|1475  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2234                                                            |     73|
|1476  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__11       |      8|
|1477  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2235                                                            |     73|
|1478  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__12       |      8|
|1479  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2236                                                            |     73|
|1480  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__13       |      8|
|1481  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2237                                                            |     73|
|1482  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__14       |      8|
|1483  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2238                                                            |     73|
|1484  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__15       |      8|
|1485  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2239                                                            |     73|
|1486  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__16       |      8|
|1487  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2240                                                            |     73|
|1488  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__17       |      8|
|1489  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2241                                                            |     73|
|1490  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__18       |      8|
|1491  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2242                                                            |     73|
|1492  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__19       |      8|
|1493  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2243                                                            |     73|
|1494  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__1        |      8|
|1495  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2244                                                            |     73|
|1496  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__20       |      8|
|1497  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2245                                                            |     73|
|1498  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__21       |      8|
|1499  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2246                                                            |     73|
|1500  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__22       |      8|
|1501  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2247                                                            |     73|
|1502  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__23       |      8|
|1503  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2248                                                            |     73|
|1504  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__24       |      8|
|1505  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2249                                                            |     73|
|1506  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__25       |      8|
|1507  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2250                                                            |     73|
|1508  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__26       |      8|
|1509  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2251                                                            |     73|
|1510  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__27       |      8|
|1511  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2252                                                            |     73|
|1512  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__28       |      8|
|1513  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2253                                                            |     73|
|1514  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__29       |      8|
|1515  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2254                                                            |     73|
|1516  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__2        |      8|
|1517  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2255                                                            |     73|
|1518  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__30       |      8|
|1519  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2256                                                            |     73|
|1520  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__31       |      8|
|1521  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2257                                                            |     73|
|1522  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__3        |      8|
|1523  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2258                                                            |     73|
|1524  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__4        |      8|
|1525  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2259                                                            |     73|
|1526  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__5        |      8|
|1527  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2260                                                            |     73|
|1528  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__6        |      8|
|1529  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2261                                                            |     73|
|1530  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__7        |      8|
|1531  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2262                                                            |     73|
|1532  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__8        |      8|
|1533  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2263                                                            |     73|
|1534  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__9        |      8|
|1535  |            \inst_sys_arr_col[19]                                               |darius_v2_0_multadd_cols_1507                                                               |   2364|
|1536  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2200                                                            |     73|
|1537  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__128      |      8|
|1538  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2201                                                            |     73|
|1539  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__138      |      8|
|1540  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2202                                                            |     73|
|1541  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__139      |      8|
|1542  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2203                                                            |     73|
|1543  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__140      |      8|
|1544  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2204                                                            |     73|
|1545  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__141      |      8|
|1546  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2205                                                            |     73|
|1547  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__142      |      8|
|1548  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2206                                                            |     73|
|1549  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__143      |      8|
|1550  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2207                                                            |     73|
|1551  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__144      |      8|
|1552  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2208                                                            |     73|
|1553  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__145      |      8|
|1554  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2209                                                            |     73|
|1555  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__146      |      8|
|1556  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2210                                                            |     73|
|1557  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__147      |      8|
|1558  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2211                                                            |     73|
|1559  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__129      |      8|
|1560  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2212                                                            |     73|
|1561  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__148      |      8|
|1562  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2213                                                            |     73|
|1563  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__149      |      8|
|1564  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2214                                                            |     73|
|1565  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__150      |      8|
|1566  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2215                                                            |     73|
|1567  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__151      |      8|
|1568  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2216                                                            |     73|
|1569  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__152      |      8|
|1570  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2217                                                            |     73|
|1571  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__153      |      8|
|1572  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2218                                                            |     73|
|1573  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__154      |      8|
|1574  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2219                                                            |     73|
|1575  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__155      |      8|
|1576  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2220                                                            |     73|
|1577  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__156      |      8|
|1578  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2221                                                            |     73|
|1579  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__157      |      8|
|1580  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2222                                                            |     73|
|1581  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__130      |      8|
|1582  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2223                                                            |     73|
|1583  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__158      |      8|
|1584  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2224                                                            |     73|
|1585  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__159      |      8|
|1586  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2225                                                            |     73|
|1587  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__131      |      8|
|1588  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2226                                                            |     73|
|1589  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__132      |      8|
|1590  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2227                                                            |     73|
|1591  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__133      |      8|
|1592  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2228                                                            |     73|
|1593  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__134      |      8|
|1594  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2229                                                            |     73|
|1595  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__135      |      8|
|1596  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2230                                                            |     73|
|1597  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__136      |      8|
|1598  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2231                                                            |     73|
|1599  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[18]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__137      |      8|
|1600  |            \inst_sys_arr_col[1]                                                |darius_v2_0_multadd_cols_1508                                                               |   2344|
|1601  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2168                                                            |     72|
|1602  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__192       |      8|
|1603  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2169                                                            |     72|
|1604  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__202       |      8|
|1605  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2170                                                            |     72|
|1606  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__203       |      8|
|1607  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2171                                                            |     72|
|1608  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__204       |      8|
|1609  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2172                                                            |     72|
|1610  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__205       |      8|
|1611  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2173                                                            |     72|
|1612  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__206       |      8|
|1613  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2174                                                            |     72|
|1614  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__207       |      8|
|1615  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2175                                                            |     72|
|1616  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__208       |      8|
|1617  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2176                                                            |     72|
|1618  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__209       |      8|
|1619  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2177                                                            |     72|
|1620  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__210       |      8|
|1621  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2178                                                            |     72|
|1622  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__211       |      8|
|1623  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2179                                                            |     72|
|1624  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__193       |      8|
|1625  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2180                                                            |     72|
|1626  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__212       |      8|
|1627  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2181                                                            |     72|
|1628  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__213       |      8|
|1629  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2182                                                            |     72|
|1630  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__214       |      8|
|1631  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2183                                                            |     72|
|1632  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__215       |      8|
|1633  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2184                                                            |     72|
|1634  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__216       |      8|
|1635  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2185                                                            |     72|
|1636  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__217       |      8|
|1637  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2186                                                            |     72|
|1638  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__218       |      8|
|1639  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2187                                                            |     72|
|1640  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__219       |      8|
|1641  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2188                                                            |     72|
|1642  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__220       |      8|
|1643  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2189                                                            |     72|
|1644  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__221       |      8|
|1645  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2190                                                            |     72|
|1646  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__194       |      8|
|1647  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2191                                                            |     72|
|1648  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__222       |      8|
|1649  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2192                                                            |     84|
|1650  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__223       |      8|
|1651  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2193                                                            |     72|
|1652  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__195       |      8|
|1653  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2194                                                            |     72|
|1654  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__196       |      8|
|1655  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2195                                                            |     72|
|1656  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__197       |      8|
|1657  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2196                                                            |     72|
|1658  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__198       |      8|
|1659  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2197                                                            |     72|
|1660  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__199       |      8|
|1661  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2198                                                            |     72|
|1662  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__200       |      8|
|1663  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2199                                                            |     72|
|1664  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__201       |      8|
|1665  |            \inst_sys_arr_col[20]                                               |darius_v2_0_multadd_cols_1509                                                               |   2333|
|1666  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2136                                                            |     72|
|1667  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__352      |      8|
|1668  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2137                                                            |     72|
|1669  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__362      |      8|
|1670  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2138                                                            |     72|
|1671  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__363      |      8|
|1672  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2139                                                            |     72|
|1673  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__364      |      8|
|1674  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2140                                                            |     72|
|1675  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__365      |      8|
|1676  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2141                                                            |     72|
|1677  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__366      |      8|
|1678  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2142                                                            |     72|
|1679  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__367      |      8|
|1680  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2143                                                            |     72|
|1681  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__368      |      8|
|1682  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2144                                                            |     72|
|1683  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__369      |      8|
|1684  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2145                                                            |     72|
|1685  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__370      |      8|
|1686  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2146                                                            |     72|
|1687  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__371      |      8|
|1688  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2147                                                            |     72|
|1689  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__353      |      8|
|1690  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2148                                                            |     72|
|1691  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__372      |      8|
|1692  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2149                                                            |     72|
|1693  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__373      |      8|
|1694  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2150                                                            |     72|
|1695  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__374      |      8|
|1696  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2151                                                            |     72|
|1697  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__375      |      8|
|1698  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2152                                                            |     72|
|1699  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__376      |      8|
|1700  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2153                                                            |     72|
|1701  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__377      |      8|
|1702  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2154                                                            |     72|
|1703  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__378      |      8|
|1704  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2155                                                            |     72|
|1705  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__379      |      8|
|1706  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2156                                                            |     72|
|1707  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__380      |      8|
|1708  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2157                                                            |     72|
|1709  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__381      |      8|
|1710  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2158                                                            |     72|
|1711  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__354      |      8|
|1712  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2159                                                            |     72|
|1713  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__382      |      8|
|1714  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2160                                                            |     73|
|1715  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__383      |      8|
|1716  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2161                                                            |     72|
|1717  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__355      |      8|
|1718  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2162                                                            |     72|
|1719  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__356      |      8|
|1720  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2163                                                            |     72|
|1721  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__357      |      8|
|1722  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2164                                                            |     72|
|1723  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__358      |      8|
|1724  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2165                                                            |     72|
|1725  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__359      |      8|
|1726  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2166                                                            |     72|
|1727  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__360      |      8|
|1728  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2167                                                            |     72|
|1729  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__361      |      8|
|1730  |            \inst_sys_arr_col[21]                                               |darius_v2_0_multadd_cols_1510                                                               |   2302|
|1731  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2104                                                            |     71|
|1732  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__320      |      8|
|1733  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2105                                                            |     71|
|1734  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__330      |      8|
|1735  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2106                                                            |     71|
|1736  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__331      |      8|
|1737  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2107                                                            |     71|
|1738  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__332      |      8|
|1739  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2108                                                            |     71|
|1740  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__333      |      8|
|1741  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2109                                                            |     71|
|1742  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__334      |      8|
|1743  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2110                                                            |     71|
|1744  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__335      |      8|
|1745  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2111                                                            |     71|
|1746  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__336      |      8|
|1747  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2112                                                            |     71|
|1748  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__337      |      8|
|1749  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2113                                                            |     71|
|1750  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__338      |      8|
|1751  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2114                                                            |     71|
|1752  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__339      |      8|
|1753  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2115                                                            |     71|
|1754  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__321      |      8|
|1755  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2116                                                            |     71|
|1756  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__340      |      8|
|1757  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2117                                                            |     71|
|1758  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__341      |      8|
|1759  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2118                                                            |     71|
|1760  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__342      |      8|
|1761  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2119                                                            |     71|
|1762  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__343      |      8|
|1763  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2120                                                            |     71|
|1764  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__344      |      8|
|1765  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2121                                                            |     71|
|1766  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__345      |      8|
|1767  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2122                                                            |     71|
|1768  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__346      |      8|
|1769  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2123                                                            |     71|
|1770  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__347      |      8|
|1771  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2124                                                            |     71|
|1772  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__348      |      8|
|1773  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2125                                                            |     71|
|1774  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__349      |      8|
|1775  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2126                                                            |     71|
|1776  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__322      |      8|
|1777  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2127                                                            |     71|
|1778  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__350      |      8|
|1779  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2128                                                            |     73|
|1780  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__351      |      8|
|1781  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2129                                                            |     71|
|1782  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__323      |      8|
|1783  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2130                                                            |     71|
|1784  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__324      |      8|
|1785  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2131                                                            |     71|
|1786  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__325      |      8|
|1787  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2132                                                            |     71|
|1788  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__326      |      8|
|1789  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2133                                                            |     71|
|1790  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__327      |      8|
|1791  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2134                                                            |     71|
|1792  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__328      |      8|
|1793  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2135                                                            |     71|
|1794  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__329      |      8|
|1795  |            \inst_sys_arr_col[22]                                               |darius_v2_0_multadd_cols_1511                                                               |   2302|
|1796  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2072                                                            |     71|
|1797  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__288      |      8|
|1798  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2073                                                            |     71|
|1799  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__298      |      8|
|1800  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2074                                                            |     71|
|1801  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__299      |      8|
|1802  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2075                                                            |     71|
|1803  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__300      |      8|
|1804  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2076                                                            |     71|
|1805  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__301      |      8|
|1806  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2077                                                            |     71|
|1807  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__302      |      8|
|1808  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2078                                                            |     71|
|1809  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__303      |      8|
|1810  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2079                                                            |     71|
|1811  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__304      |      8|
|1812  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2080                                                            |     71|
|1813  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__305      |      8|
|1814  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2081                                                            |     71|
|1815  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__306      |      8|
|1816  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2082                                                            |     71|
|1817  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__307      |      8|
|1818  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2083                                                            |     71|
|1819  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__289      |      8|
|1820  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2084                                                            |     71|
|1821  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__308      |      8|
|1822  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2085                                                            |     71|
|1823  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__309      |      8|
|1824  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2086                                                            |     71|
|1825  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__310      |      8|
|1826  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2087                                                            |     71|
|1827  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__311      |      8|
|1828  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2088                                                            |     71|
|1829  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__312      |      8|
|1830  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2089                                                            |     71|
|1831  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__313      |      8|
|1832  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2090                                                            |     71|
|1833  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__314      |      8|
|1834  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2091                                                            |     71|
|1835  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__315      |      8|
|1836  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2092                                                            |     71|
|1837  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__316      |      8|
|1838  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2093                                                            |     71|
|1839  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__317      |      8|
|1840  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2094                                                            |     71|
|1841  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__290      |      8|
|1842  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2095                                                            |     71|
|1843  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__318      |      8|
|1844  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2096                                                            |     73|
|1845  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__319      |      8|
|1846  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2097                                                            |     71|
|1847  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__291      |      8|
|1848  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2098                                                            |     71|
|1849  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__292      |      8|
|1850  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2099                                                            |     71|
|1851  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__293      |      8|
|1852  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2100                                                            |     71|
|1853  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__294      |      8|
|1854  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2101                                                            |     71|
|1855  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__295      |      8|
|1856  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2102                                                            |     71|
|1857  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__296      |      8|
|1858  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2103                                                            |     71|
|1859  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__297      |      8|
|1860  |            \inst_sys_arr_col[23]                                               |darius_v2_0_multadd_cols_1512                                                               |   2333|
|1861  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2040                                                            |     72|
|1862  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__256      |      8|
|1863  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2041                                                            |     72|
|1864  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__266      |      8|
|1865  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2042                                                            |     72|
|1866  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__267      |      8|
|1867  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2043                                                            |     72|
|1868  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__268      |      8|
|1869  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2044                                                            |     72|
|1870  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__269      |      8|
|1871  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2045                                                            |     72|
|1872  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__270      |      8|
|1873  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2046                                                            |     72|
|1874  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__271      |      8|
|1875  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2047                                                            |     72|
|1876  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__272      |      8|
|1877  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2048                                                            |     72|
|1878  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__273      |      8|
|1879  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2049                                                            |     72|
|1880  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__274      |      8|
|1881  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2050                                                            |     72|
|1882  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__275      |      8|
|1883  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2051                                                            |     72|
|1884  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__257      |      8|
|1885  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2052                                                            |     72|
|1886  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__276      |      8|
|1887  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2053                                                            |     72|
|1888  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__277      |      8|
|1889  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2054                                                            |     72|
|1890  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__278      |      8|
|1891  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2055                                                            |     72|
|1892  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__279      |      8|
|1893  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2056                                                            |     72|
|1894  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__280      |      8|
|1895  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2057                                                            |     72|
|1896  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__281      |      8|
|1897  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2058                                                            |     72|
|1898  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__282      |      8|
|1899  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2059                                                            |     72|
|1900  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__283      |      8|
|1901  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2060                                                            |     72|
|1902  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__284      |      8|
|1903  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2061                                                            |     72|
|1904  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__285      |      8|
|1905  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2062                                                            |     72|
|1906  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__258      |      8|
|1907  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2063                                                            |     72|
|1908  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__286      |      8|
|1909  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2064                                                            |     73|
|1910  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__287      |      8|
|1911  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2065                                                            |     72|
|1912  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__259      |      8|
|1913  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2066                                                            |     72|
|1914  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__260      |      8|
|1915  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2067                                                            |     72|
|1916  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__261      |      8|
|1917  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2068                                                            |     72|
|1918  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__262      |      8|
|1919  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2069                                                            |     72|
|1920  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__263      |      8|
|1921  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2070                                                            |     72|
|1922  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__264      |      8|
|1923  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2071                                                            |     72|
|1924  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__265      |      8|
|1925  |            \inst_sys_arr_col[24]                                               |darius_v2_0_multadd_cols_1513                                                               |   2333|
|1926  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_2008                                                            |     72|
|1927  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__224      |      8|
|1928  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_2009                                                            |     72|
|1929  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__234      |      8|
|1930  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_2010                                                            |     72|
|1931  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__235      |      8|
|1932  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_2011                                                            |     72|
|1933  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__236      |      8|
|1934  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_2012                                                            |     72|
|1935  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__237      |      8|
|1936  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_2013                                                            |     72|
|1937  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__238      |      8|
|1938  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_2014                                                            |     72|
|1939  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__239      |      8|
|1940  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_2015                                                            |     72|
|1941  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__240      |      8|
|1942  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_2016                                                            |     72|
|1943  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__241      |      8|
|1944  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_2017                                                            |     72|
|1945  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__242      |      8|
|1946  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_2018                                                            |     72|
|1947  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__243      |      8|
|1948  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_2019                                                            |     72|
|1949  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__225      |      8|
|1950  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_2020                                                            |     72|
|1951  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__244      |      8|
|1952  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_2021                                                            |     72|
|1953  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__245      |      8|
|1954  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_2022                                                            |     72|
|1955  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__246      |      8|
|1956  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_2023                                                            |     72|
|1957  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__247      |      8|
|1958  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_2024                                                            |     72|
|1959  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__248      |      8|
|1960  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_2025                                                            |     72|
|1961  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__249      |      8|
|1962  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_2026                                                            |     72|
|1963  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__250      |      8|
|1964  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_2027                                                            |     72|
|1965  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__251      |      8|
|1966  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_2028                                                            |     72|
|1967  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__252      |      8|
|1968  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_2029                                                            |     72|
|1969  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__253      |      8|
|1970  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_2030                                                            |     72|
|1971  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__226      |      8|
|1972  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_2031                                                            |     72|
|1973  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__254      |      8|
|1974  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2032                                                            |     73|
|1975  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__255      |      8|
|1976  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2033                                                            |     72|
|1977  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__227      |      8|
|1978  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2034                                                            |     72|
|1979  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__228      |      8|
|1980  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2035                                                            |     72|
|1981  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__229      |      8|
|1982  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2036                                                            |     72|
|1983  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__230      |      8|
|1984  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2037                                                            |     72|
|1985  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__231      |      8|
|1986  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2038                                                            |     72|
|1987  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__232      |      8|
|1988  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2039                                                            |     72|
|1989  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__233      |      8|
|1990  |            \inst_sys_arr_col[25]                                               |darius_v2_0_multadd_cols_1514                                                               |   2333|
|1991  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1976                                                            |     72|
|1992  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__192      |      8|
|1993  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1977                                                            |     72|
|1994  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__202      |      8|
|1995  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1978                                                            |     72|
|1996  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__203      |      8|
|1997  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1979                                                            |     72|
|1998  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__204      |      8|
|1999  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1980                                                            |     72|
|2000  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__205      |      8|
|2001  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1981                                                            |     72|
|2002  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__206      |      8|
|2003  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1982                                                            |     72|
|2004  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__207      |      8|
|2005  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1983                                                            |     72|
|2006  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__208      |      8|
|2007  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1984                                                            |     72|
|2008  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__209      |      8|
|2009  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1985                                                            |     72|
|2010  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__210      |      8|
|2011  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1986                                                            |     72|
|2012  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__211      |      8|
|2013  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1987                                                            |     72|
|2014  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__193      |      8|
|2015  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1988                                                            |     72|
|2016  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__212      |      8|
|2017  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1989                                                            |     72|
|2018  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__213      |      8|
|2019  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1990                                                            |     72|
|2020  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__214      |      8|
|2021  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1991                                                            |     72|
|2022  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__215      |      8|
|2023  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1992                                                            |     72|
|2024  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__216      |      8|
|2025  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1993                                                            |     72|
|2026  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__217      |      8|
|2027  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1994                                                            |     72|
|2028  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__218      |      8|
|2029  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1995                                                            |     72|
|2030  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__219      |      8|
|2031  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1996                                                            |     72|
|2032  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__220      |      8|
|2033  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1997                                                            |     72|
|2034  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__221      |      8|
|2035  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1998                                                            |     72|
|2036  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__194      |      8|
|2037  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1999                                                            |     72|
|2038  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__222      |      8|
|2039  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_2000                                                            |     73|
|2040  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__223      |      8|
|2041  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_2001                                                            |     72|
|2042  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__195      |      8|
|2043  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_2002                                                            |     72|
|2044  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__196      |      8|
|2045  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_2003                                                            |     72|
|2046  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__197      |      8|
|2047  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_2004                                                            |     72|
|2048  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__198      |      8|
|2049  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_2005                                                            |     72|
|2050  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__199      |      8|
|2051  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_2006                                                            |     72|
|2052  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__200      |      8|
|2053  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_2007                                                            |     72|
|2054  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__201      |      8|
|2055  |            \inst_sys_arr_col[26]                                               |darius_v2_0_multadd_cols_1515                                                               |   2333|
|2056  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1944                                                            |     72|
|2057  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__160      |      8|
|2058  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1945                                                            |     72|
|2059  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__170      |      8|
|2060  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1946                                                            |     72|
|2061  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__171      |      8|
|2062  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1947                                                            |     72|
|2063  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__172      |      8|
|2064  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1948                                                            |     72|
|2065  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__173      |      8|
|2066  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1949                                                            |     72|
|2067  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__174      |      8|
|2068  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1950                                                            |     72|
|2069  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__175      |      8|
|2070  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1951                                                            |     72|
|2071  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__176      |      8|
|2072  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1952                                                            |     72|
|2073  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__177      |      8|
|2074  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1953                                                            |     72|
|2075  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__178      |      8|
|2076  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1954                                                            |     72|
|2077  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__179      |      8|
|2078  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1955                                                            |     72|
|2079  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__161      |      8|
|2080  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1956                                                            |     72|
|2081  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__180      |      8|
|2082  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1957                                                            |     72|
|2083  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__181      |      8|
|2084  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1958                                                            |     72|
|2085  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__182      |      8|
|2086  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1959                                                            |     72|
|2087  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__183      |      8|
|2088  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1960                                                            |     72|
|2089  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__184      |      8|
|2090  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1961                                                            |     72|
|2091  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__185      |      8|
|2092  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1962                                                            |     72|
|2093  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__186      |      8|
|2094  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1963                                                            |     72|
|2095  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__187      |      8|
|2096  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1964                                                            |     72|
|2097  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__188      |      8|
|2098  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1965                                                            |     72|
|2099  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__189      |      8|
|2100  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1966                                                            |     72|
|2101  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__162      |      8|
|2102  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1967                                                            |     72|
|2103  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__190      |      8|
|2104  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1968                                                            |     73|
|2105  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__191      |      8|
|2106  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1969                                                            |     72|
|2107  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__163      |      8|
|2108  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1970                                                            |     72|
|2109  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__164      |      8|
|2110  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1971                                                            |     72|
|2111  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__165      |      8|
|2112  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1972                                                            |     72|
|2113  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__166      |      8|
|2114  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1973                                                            |     72|
|2115  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__167      |      8|
|2116  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1974                                                            |     72|
|2117  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__168      |      8|
|2118  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1975                                                            |     72|
|2119  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__169      |      8|
|2120  |            \inst_sys_arr_col[27]                                               |darius_v2_0_multadd_cols_1516                                                               |   2333|
|2121  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1912                                                            |     72|
|2122  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__128      |      8|
|2123  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1913                                                            |     72|
|2124  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__138      |      8|
|2125  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1914                                                            |     72|
|2126  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__139      |      8|
|2127  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1915                                                            |     72|
|2128  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__140      |      8|
|2129  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1916                                                            |     72|
|2130  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__141      |      8|
|2131  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1917                                                            |     72|
|2132  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__142      |      8|
|2133  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1918                                                            |     72|
|2134  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__143      |      8|
|2135  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1919                                                            |     72|
|2136  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__144      |      8|
|2137  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1920                                                            |     72|
|2138  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__145      |      8|
|2139  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1921                                                            |     72|
|2140  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__146      |      8|
|2141  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1922                                                            |     72|
|2142  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__147      |      8|
|2143  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1923                                                            |     72|
|2144  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__129      |      8|
|2145  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1924                                                            |     72|
|2146  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__148      |      8|
|2147  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1925                                                            |     72|
|2148  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__149      |      8|
|2149  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1926                                                            |     72|
|2150  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__150      |      8|
|2151  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1927                                                            |     72|
|2152  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__151      |      8|
|2153  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1928                                                            |     72|
|2154  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__152      |      8|
|2155  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1929                                                            |     72|
|2156  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__153      |      8|
|2157  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1930                                                            |     72|
|2158  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__154      |      8|
|2159  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1931                                                            |     72|
|2160  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__155      |      8|
|2161  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1932                                                            |     72|
|2162  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__156      |      8|
|2163  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1933                                                            |     72|
|2164  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__157      |      8|
|2165  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1934                                                            |     72|
|2166  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__130      |      8|
|2167  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1935                                                            |     72|
|2168  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__158      |      8|
|2169  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1936                                                            |     73|
|2170  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__159      |      8|
|2171  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1937                                                            |     72|
|2172  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__131      |      8|
|2173  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1938                                                            |     72|
|2174  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__132      |      8|
|2175  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1939                                                            |     72|
|2176  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__133      |      8|
|2177  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1940                                                            |     72|
|2178  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__134      |      8|
|2179  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1941                                                            |     72|
|2180  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__135      |      8|
|2181  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1942                                                            |     72|
|2182  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__136      |      8|
|2183  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1943                                                            |     72|
|2184  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__137      |      8|
|2185  |            \inst_sys_arr_col[28]                                               |darius_v2_0_multadd_cols_1517                                                               |   2333|
|2186  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1880                                                            |     72|
|2187  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__96       |      8|
|2188  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1881                                                            |     72|
|2189  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__106      |      8|
|2190  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1882                                                            |     72|
|2191  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__107      |      8|
|2192  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1883                                                            |     72|
|2193  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__108      |      8|
|2194  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1884                                                            |     72|
|2195  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__109      |      8|
|2196  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1885                                                            |     72|
|2197  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__110      |      8|
|2198  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1886                                                            |     72|
|2199  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__111      |      8|
|2200  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1887                                                            |     72|
|2201  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__112      |      8|
|2202  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1888                                                            |     72|
|2203  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__113      |      8|
|2204  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1889                                                            |     72|
|2205  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__114      |      8|
|2206  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1890                                                            |     72|
|2207  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__115      |      8|
|2208  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1891                                                            |     72|
|2209  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__97       |      8|
|2210  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1892                                                            |     72|
|2211  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__116      |      8|
|2212  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1893                                                            |     72|
|2213  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__117      |      8|
|2214  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1894                                                            |     72|
|2215  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__118      |      8|
|2216  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1895                                                            |     72|
|2217  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__119      |      8|
|2218  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1896                                                            |     72|
|2219  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__120      |      8|
|2220  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1897                                                            |     72|
|2221  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__121      |      8|
|2222  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1898                                                            |     72|
|2223  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__122      |      8|
|2224  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1899                                                            |     72|
|2225  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__123      |      8|
|2226  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1900                                                            |     72|
|2227  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__124      |      8|
|2228  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1901                                                            |     72|
|2229  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__125      |      8|
|2230  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1902                                                            |     72|
|2231  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__98       |      8|
|2232  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1903                                                            |     72|
|2233  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__126      |      8|
|2234  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1904                                                            |     73|
|2235  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__127      |      8|
|2236  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1905                                                            |     72|
|2237  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__99       |      8|
|2238  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1906                                                            |     72|
|2239  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__100      |      8|
|2240  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1907                                                            |     72|
|2241  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__101      |      8|
|2242  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1908                                                            |     72|
|2243  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__102      |      8|
|2244  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1909                                                            |     72|
|2245  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__103      |      8|
|2246  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1910                                                            |     72|
|2247  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__104      |      8|
|2248  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1911                                                            |     72|
|2249  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__105      |      8|
|2250  |            \inst_sys_arr_col[29]                                               |darius_v2_0_multadd_cols_1518                                                               |   2333|
|2251  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1848                                                            |     72|
|2252  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__64       |      8|
|2253  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1849                                                            |     72|
|2254  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__74       |      8|
|2255  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1850                                                            |     72|
|2256  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__75       |      8|
|2257  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1851                                                            |     72|
|2258  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__76       |      8|
|2259  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1852                                                            |     72|
|2260  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__77       |      8|
|2261  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1853                                                            |     72|
|2262  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__78       |      8|
|2263  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1854                                                            |     72|
|2264  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__79       |      8|
|2265  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1855                                                            |     72|
|2266  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__80       |      8|
|2267  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1856                                                            |     72|
|2268  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__81       |      8|
|2269  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1857                                                            |     72|
|2270  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__82       |      8|
|2271  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1858                                                            |     72|
|2272  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__83       |      8|
|2273  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1859                                                            |     72|
|2274  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__65       |      8|
|2275  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1860                                                            |     72|
|2276  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__84       |      8|
|2277  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1861                                                            |     72|
|2278  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__85       |      8|
|2279  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1862                                                            |     72|
|2280  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__86       |      8|
|2281  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1863                                                            |     72|
|2282  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__87       |      8|
|2283  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1864                                                            |     72|
|2284  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__88       |      8|
|2285  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1865                                                            |     72|
|2286  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__89       |      8|
|2287  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1866                                                            |     72|
|2288  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__90       |      8|
|2289  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1867                                                            |     72|
|2290  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__91       |      8|
|2291  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1868                                                            |     72|
|2292  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__92       |      8|
|2293  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1869                                                            |     72|
|2294  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__93       |      8|
|2295  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1870                                                            |     72|
|2296  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__66       |      8|
|2297  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1871                                                            |     72|
|2298  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__94       |      8|
|2299  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1872                                                            |     73|
|2300  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__95       |      8|
|2301  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1873                                                            |     72|
|2302  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__67       |      8|
|2303  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1874                                                            |     72|
|2304  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__68       |      8|
|2305  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1875                                                            |     72|
|2306  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__69       |      8|
|2307  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1876                                                            |     72|
|2308  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__70       |      8|
|2309  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1877                                                            |     72|
|2310  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__71       |      8|
|2311  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1878                                                            |     72|
|2312  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__72       |      8|
|2313  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1879                                                            |     72|
|2314  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__73       |      8|
|2315  |            \inst_sys_arr_col[2]                                                |darius_v2_0_multadd_cols_1519                                                               |   2302|
|2316  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1816                                                            |     71|
|2317  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__160       |      8|
|2318  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1817                                                            |     71|
|2319  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__170       |      8|
|2320  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1818                                                            |     71|
|2321  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__171       |      8|
|2322  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1819                                                            |     71|
|2323  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__172       |      8|
|2324  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1820                                                            |     71|
|2325  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__173       |      8|
|2326  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1821                                                            |     71|
|2327  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__174       |      8|
|2328  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1822                                                            |     71|
|2329  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__175       |      8|
|2330  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1823                                                            |     71|
|2331  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__176       |      8|
|2332  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1824                                                            |     71|
|2333  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__177       |      8|
|2334  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1825                                                            |     71|
|2335  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__178       |      8|
|2336  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1826                                                            |     71|
|2337  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__179       |      8|
|2338  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1827                                                            |     71|
|2339  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__161       |      8|
|2340  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1828                                                            |     71|
|2341  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__180       |      8|
|2342  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1829                                                            |     71|
|2343  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__181       |      8|
|2344  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1830                                                            |     71|
|2345  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__182       |      8|
|2346  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1831                                                            |     71|
|2347  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__183       |      8|
|2348  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1832                                                            |     71|
|2349  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__184       |      8|
|2350  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1833                                                            |     71|
|2351  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__185       |      8|
|2352  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1834                                                            |     71|
|2353  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__186       |      8|
|2354  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1835                                                            |     71|
|2355  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__187       |      8|
|2356  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1836                                                            |     71|
|2357  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__188       |      8|
|2358  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1837                                                            |     71|
|2359  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__189       |      8|
|2360  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1838                                                            |     71|
|2361  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__162       |      8|
|2362  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1839                                                            |     71|
|2363  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__190       |      8|
|2364  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1840                                                            |     73|
|2365  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__191       |      8|
|2366  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1841                                                            |     71|
|2367  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__163       |      8|
|2368  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1842                                                            |     71|
|2369  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__164       |      8|
|2370  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1843                                                            |     71|
|2371  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__165       |      8|
|2372  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1844                                                            |     71|
|2373  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__166       |      8|
|2374  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1845                                                            |     71|
|2375  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__167       |      8|
|2376  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1846                                                            |     71|
|2377  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__168       |      8|
|2378  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1847                                                            |     71|
|2379  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__169       |      8|
|2380  |            \inst_sys_arr_col[30]                                               |darius_v2_0_multadd_cols_1520                                                               |   2333|
|2381  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1784                                                            |     72|
|2382  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__32       |      8|
|2383  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1785                                                            |     72|
|2384  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__42       |      8|
|2385  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1786                                                            |     72|
|2386  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__43       |      8|
|2387  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1787                                                            |     72|
|2388  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__44       |      8|
|2389  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1788                                                            |     72|
|2390  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__45       |      8|
|2391  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1789                                                            |     72|
|2392  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__46       |      8|
|2393  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1790                                                            |     72|
|2394  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__47       |      8|
|2395  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1791                                                            |     72|
|2396  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__48       |      8|
|2397  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1792                                                            |     72|
|2398  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__49       |      8|
|2399  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1793                                                            |     72|
|2400  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__50       |      8|
|2401  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1794                                                            |     72|
|2402  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__51       |      8|
|2403  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1795                                                            |     72|
|2404  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__33       |      8|
|2405  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1796                                                            |     72|
|2406  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__52       |      8|
|2407  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1797                                                            |     72|
|2408  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__53       |      8|
|2409  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1798                                                            |     72|
|2410  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__54       |      8|
|2411  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1799                                                            |     72|
|2412  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__55       |      8|
|2413  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1800                                                            |     72|
|2414  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__56       |      8|
|2415  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1801                                                            |     72|
|2416  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__57       |      8|
|2417  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1802                                                            |     72|
|2418  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__58       |      8|
|2419  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1803                                                            |     72|
|2420  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__59       |      8|
|2421  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1804                                                            |     72|
|2422  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__60       |      8|
|2423  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1805                                                            |     72|
|2424  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__61       |      8|
|2425  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1806                                                            |     72|
|2426  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__34       |      8|
|2427  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1807                                                            |     72|
|2428  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__62       |      8|
|2429  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1808                                                            |     73|
|2430  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__63       |      8|
|2431  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1809                                                            |     72|
|2432  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__35       |      8|
|2433  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1810                                                            |     72|
|2434  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__36       |      8|
|2435  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1811                                                            |     72|
|2436  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__37       |      8|
|2437  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1812                                                            |     72|
|2438  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__38       |      8|
|2439  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1813                                                            |     72|
|2440  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__39       |      8|
|2441  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1814                                                            |     72|
|2442  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__40       |      8|
|2443  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1815                                                            |     72|
|2444  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__41       |      8|
|2445  |            \inst_sys_arr_col[31]                                               |darius_v2_0_multadd_cols_1521                                                               |   2426|
|2446  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1752                                                            |     75|
|2447  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel           |      8|
|2448  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1753                                                            |     75|
|2449  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__10       |      8|
|2450  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1754                                                            |     75|
|2451  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__11       |      8|
|2452  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1755                                                            |     75|
|2453  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__12       |      8|
|2454  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1756                                                            |     75|
|2455  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__13       |      8|
|2456  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1757                                                            |     75|
|2457  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__14       |      8|
|2458  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1758                                                            |     75|
|2459  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__15       |      8|
|2460  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1759                                                            |     75|
|2461  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__16       |      8|
|2462  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1760                                                            |     75|
|2463  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__17       |      8|
|2464  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1761                                                            |     75|
|2465  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__18       |      8|
|2466  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1762                                                            |     75|
|2467  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__19       |      8|
|2468  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1763                                                            |     75|
|2469  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__1        |      8|
|2470  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1764                                                            |     75|
|2471  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__20       |      8|
|2472  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1765                                                            |     75|
|2473  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__21       |      8|
|2474  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1766                                                            |     75|
|2475  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__22       |      8|
|2476  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1767                                                            |     75|
|2477  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__23       |      8|
|2478  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1768                                                            |     75|
|2479  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__24       |      8|
|2480  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1769                                                            |     75|
|2481  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__25       |      8|
|2482  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1770                                                            |     75|
|2483  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__26       |      8|
|2484  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1771                                                            |     75|
|2485  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__27       |      8|
|2486  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1772                                                            |     75|
|2487  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__28       |      8|
|2488  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1773                                                            |     75|
|2489  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__29       |      8|
|2490  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1774                                                            |     75|
|2491  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__2        |      8|
|2492  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1775                                                            |     75|
|2493  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__30       |      8|
|2494  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1776                                                            |     73|
|2495  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__31       |      8|
|2496  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1777                                                            |     75|
|2497  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__3        |      8|
|2498  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1778                                                            |     75|
|2499  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__4        |      8|
|2500  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1779                                                            |     75|
|2501  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__5        |      8|
|2502  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1780                                                            |     75|
|2503  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__6        |      8|
|2504  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1781                                                            |     75|
|2505  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__7        |      8|
|2506  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1782                                                            |     75|
|2507  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__8        |      8|
|2508  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1783                                                            |     75|
|2509  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[31]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__9        |      8|
|2510  |            \inst_sys_arr_col[3]                                                |darius_v2_0_multadd_cols_1522                                                               |   2302|
|2511  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1720                                                            |     71|
|2512  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__128       |      8|
|2513  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1721                                                            |     71|
|2514  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__138       |      8|
|2515  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1722                                                            |     71|
|2516  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__139       |      8|
|2517  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1723                                                            |     71|
|2518  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__140       |      8|
|2519  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1724                                                            |     71|
|2520  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__141       |      8|
|2521  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1725                                                            |     71|
|2522  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__142       |      8|
|2523  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1726                                                            |     71|
|2524  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__143       |      8|
|2525  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1727                                                            |     71|
|2526  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__144       |      8|
|2527  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1728                                                            |     71|
|2528  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__145       |      8|
|2529  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1729                                                            |     71|
|2530  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__146       |      8|
|2531  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1730                                                            |     71|
|2532  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__147       |      8|
|2533  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1731                                                            |     71|
|2534  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__129       |      8|
|2535  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1732                                                            |     71|
|2536  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__148       |      8|
|2537  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1733                                                            |     71|
|2538  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__149       |      8|
|2539  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1734                                                            |     71|
|2540  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__150       |      8|
|2541  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1735                                                            |     71|
|2542  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__151       |      8|
|2543  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1736                                                            |     71|
|2544  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__152       |      8|
|2545  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1737                                                            |     71|
|2546  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__153       |      8|
|2547  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1738                                                            |     71|
|2548  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__154       |      8|
|2549  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1739                                                            |     71|
|2550  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__155       |      8|
|2551  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1740                                                            |     71|
|2552  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__156       |      8|
|2553  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1741                                                            |     71|
|2554  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__157       |      8|
|2555  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1742                                                            |     71|
|2556  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__130       |      8|
|2557  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1743                                                            |     71|
|2558  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__158       |      8|
|2559  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1744                                                            |     73|
|2560  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__159       |      8|
|2561  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1745                                                            |     71|
|2562  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__131       |      8|
|2563  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1746                                                            |     71|
|2564  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__132       |      8|
|2565  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1747                                                            |     71|
|2566  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__133       |      8|
|2567  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1748                                                            |     71|
|2568  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__134       |      8|
|2569  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1749                                                            |     71|
|2570  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__135       |      8|
|2571  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1750                                                            |     71|
|2572  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__136       |      8|
|2573  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1751                                                            |     71|
|2574  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__137       |      8|
|2575  |            \inst_sys_arr_col[4]                                                |darius_v2_0_multadd_cols_1523                                                               |   2333|
|2576  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1688                                                            |     72|
|2577  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__96        |      8|
|2578  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1689                                                            |     72|
|2579  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__106       |      8|
|2580  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1690                                                            |     72|
|2581  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__107       |      8|
|2582  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1691                                                            |     72|
|2583  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__108       |      8|
|2584  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1692                                                            |     72|
|2585  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__109       |      8|
|2586  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1693                                                            |     72|
|2587  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__110       |      8|
|2588  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1694                                                            |     72|
|2589  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__111       |      8|
|2590  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1695                                                            |     72|
|2591  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__112       |      8|
|2592  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1696                                                            |     72|
|2593  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__113       |      8|
|2594  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1697                                                            |     72|
|2595  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__114       |      8|
|2596  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1698                                                            |     72|
|2597  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__115       |      8|
|2598  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1699                                                            |     72|
|2599  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__97        |      8|
|2600  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1700                                                            |     72|
|2601  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__116       |      8|
|2602  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1701                                                            |     72|
|2603  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__117       |      8|
|2604  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1702                                                            |     72|
|2605  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__118       |      8|
|2606  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1703                                                            |     72|
|2607  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__119       |      8|
|2608  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1704                                                            |     72|
|2609  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__120       |      8|
|2610  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1705                                                            |     72|
|2611  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__121       |      8|
|2612  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1706                                                            |     72|
|2613  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__122       |      8|
|2614  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1707                                                            |     72|
|2615  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__123       |      8|
|2616  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1708                                                            |     72|
|2617  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__124       |      8|
|2618  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1709                                                            |     72|
|2619  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__125       |      8|
|2620  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1710                                                            |     72|
|2621  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__98        |      8|
|2622  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1711                                                            |     72|
|2623  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__126       |      8|
|2624  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1712                                                            |     73|
|2625  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__127       |      8|
|2626  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1713                                                            |     72|
|2627  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__99        |      8|
|2628  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1714                                                            |     72|
|2629  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__100       |      8|
|2630  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1715                                                            |     72|
|2631  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__101       |      8|
|2632  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1716                                                            |     72|
|2633  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__102       |      8|
|2634  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1717                                                            |     72|
|2635  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__103       |      8|
|2636  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1718                                                            |     72|
|2637  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__104       |      8|
|2638  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1719                                                            |     72|
|2639  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__105       |      8|
|2640  |            \inst_sys_arr_col[5]                                                |darius_v2_0_multadd_cols_1524                                                               |   2333|
|2641  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1656                                                            |     72|
|2642  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__64        |      8|
|2643  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1657                                                            |     72|
|2644  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__74        |      8|
|2645  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1658                                                            |     72|
|2646  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__75        |      8|
|2647  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1659                                                            |     72|
|2648  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__76        |      8|
|2649  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1660                                                            |     72|
|2650  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__77        |      8|
|2651  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1661                                                            |     72|
|2652  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__78        |      8|
|2653  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1662                                                            |     72|
|2654  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__79        |      8|
|2655  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1663                                                            |     72|
|2656  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__80        |      8|
|2657  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1664                                                            |     72|
|2658  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__81        |      8|
|2659  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1665                                                            |     72|
|2660  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__82        |      8|
|2661  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1666                                                            |     72|
|2662  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__83        |      8|
|2663  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1667                                                            |     72|
|2664  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__65        |      8|
|2665  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1668                                                            |     72|
|2666  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__84        |      8|
|2667  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1669                                                            |     72|
|2668  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__85        |      8|
|2669  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1670                                                            |     72|
|2670  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__86        |      8|
|2671  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1671                                                            |     72|
|2672  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__87        |      8|
|2673  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1672                                                            |     72|
|2674  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__88        |      8|
|2675  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1673                                                            |     72|
|2676  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__89        |      8|
|2677  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1674                                                            |     72|
|2678  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__90        |      8|
|2679  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1675                                                            |     72|
|2680  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__91        |      8|
|2681  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1676                                                            |     72|
|2682  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__92        |      8|
|2683  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1677                                                            |     72|
|2684  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__93        |      8|
|2685  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1678                                                            |     72|
|2686  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__66        |      8|
|2687  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1679                                                            |     72|
|2688  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__94        |      8|
|2689  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1680                                                            |     73|
|2690  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__95        |      8|
|2691  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1681                                                            |     72|
|2692  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__67        |      8|
|2693  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1682                                                            |     72|
|2694  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__68        |      8|
|2695  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1683                                                            |     72|
|2696  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__69        |      8|
|2697  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1684                                                            |     72|
|2698  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__70        |      8|
|2699  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1685                                                            |     72|
|2700  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__71        |      8|
|2701  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1686                                                            |     72|
|2702  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__72        |      8|
|2703  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1687                                                            |     72|
|2704  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__73        |      8|
|2705  |            \inst_sys_arr_col[6]                                                |darius_v2_0_multadd_cols_1525                                                               |   2333|
|2706  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1624                                                            |     72|
|2707  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__32        |      8|
|2708  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1625                                                            |     72|
|2709  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__42        |      8|
|2710  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1626                                                            |     72|
|2711  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__43        |      8|
|2712  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1627                                                            |     72|
|2713  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__44        |      8|
|2714  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1628                                                            |     72|
|2715  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__45        |      8|
|2716  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1629                                                            |     72|
|2717  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__46        |      8|
|2718  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1630                                                            |     72|
|2719  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__47        |      8|
|2720  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1631                                                            |     72|
|2721  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__48        |      8|
|2722  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1632                                                            |     72|
|2723  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__49        |      8|
|2724  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1633                                                            |     72|
|2725  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__50        |      8|
|2726  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1634                                                            |     72|
|2727  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__51        |      8|
|2728  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1635                                                            |     72|
|2729  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__33        |      8|
|2730  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1636                                                            |     72|
|2731  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__52        |      8|
|2732  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1637                                                            |     72|
|2733  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__53        |      8|
|2734  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1638                                                            |     72|
|2735  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__54        |      8|
|2736  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1639                                                            |     72|
|2737  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__55        |      8|
|2738  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1640                                                            |     72|
|2739  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__56        |      8|
|2740  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1641                                                            |     72|
|2741  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__57        |      8|
|2742  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1642                                                            |     72|
|2743  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__58        |      8|
|2744  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1643                                                            |     72|
|2745  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__59        |      8|
|2746  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1644                                                            |     72|
|2747  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__60        |      8|
|2748  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1645                                                            |     72|
|2749  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__61        |      8|
|2750  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1646                                                            |     72|
|2751  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__34        |      8|
|2752  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1647                                                            |     72|
|2753  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__62        |      8|
|2754  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1648                                                            |     73|
|2755  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__63        |      8|
|2756  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1649                                                            |     72|
|2757  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__35        |      8|
|2758  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1650                                                            |     72|
|2759  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__36        |      8|
|2760  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1651                                                            |     72|
|2761  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__37        |      8|
|2762  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1652                                                            |     72|
|2763  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__38        |      8|
|2764  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1653                                                            |     72|
|2765  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__39        |      8|
|2766  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1654                                                            |     72|
|2767  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__40        |      8|
|2768  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1655                                                            |     72|
|2769  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__41        |      8|
|2770  |            \inst_sys_arr_col[7]                                                |darius_v2_0_multadd_cols_1526                                                               |   2364|
|2771  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1592                                                            |     73|
|2772  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel            |      8|
|2773  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1593                                                            |     73|
|2774  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__10        |      8|
|2775  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1594                                                            |     73|
|2776  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__11        |      8|
|2777  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1595                                                            |     73|
|2778  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__12        |      8|
|2779  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1596                                                            |     73|
|2780  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__13        |      8|
|2781  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1597                                                            |     73|
|2782  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__14        |      8|
|2783  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1598                                                            |     73|
|2784  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__15        |      8|
|2785  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1599                                                            |     73|
|2786  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__16        |      8|
|2787  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1600                                                            |     73|
|2788  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__17        |      8|
|2789  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1601                                                            |     73|
|2790  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__18        |      8|
|2791  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1602                                                            |     73|
|2792  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__19        |      8|
|2793  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1603                                                            |     73|
|2794  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__1         |      8|
|2795  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1604                                                            |     73|
|2796  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__20        |      8|
|2797  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1605                                                            |     73|
|2798  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__21        |      8|
|2799  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1606                                                            |     73|
|2800  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__22        |      8|
|2801  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1607                                                            |     73|
|2802  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__23        |      8|
|2803  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1608                                                            |     73|
|2804  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__24        |      8|
|2805  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1609                                                            |     73|
|2806  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__25        |      8|
|2807  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1610                                                            |     73|
|2808  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__26        |      8|
|2809  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1611                                                            |     73|
|2810  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__27        |      8|
|2811  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1612                                                            |     73|
|2812  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__28        |      8|
|2813  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1613                                                            |     73|
|2814  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__29        |      8|
|2815  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1614                                                            |     73|
|2816  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__2         |      8|
|2817  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1615                                                            |     73|
|2818  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__30        |      8|
|2819  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1616                                                            |     73|
|2820  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__31        |      8|
|2821  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1617                                                            |     73|
|2822  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__3         |      8|
|2823  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1618                                                            |     73|
|2824  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__4         |      8|
|2825  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1619                                                            |     73|
|2826  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__5         |      8|
|2827  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1620                                                            |     73|
|2828  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__6         |      8|
|2829  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1621                                                            |     73|
|2830  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__7         |      8|
|2831  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1622                                                            |     73|
|2832  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__8         |      8|
|2833  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1623                                                            |     73|
|2834  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__9         |      8|
|2835  |            \inst_sys_arr_col[8]                                                |darius_v2_0_multadd_cols_1527                                                               |   2364|
|2836  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper_1560                                                            |     73|
|2837  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__224       |      8|
|2838  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1561                                                            |     73|
|2839  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__234       |      8|
|2840  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1562                                                            |     73|
|2841  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__235       |      8|
|2842  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1563                                                            |     73|
|2843  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__236       |      8|
|2844  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1564                                                            |     73|
|2845  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__237       |      8|
|2846  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1565                                                            |     73|
|2847  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__238       |      8|
|2848  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1566                                                            |     73|
|2849  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__239       |      8|
|2850  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1567                                                            |     73|
|2851  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__240       |      8|
|2852  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1568                                                            |     73|
|2853  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__241       |      8|
|2854  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1569                                                            |     73|
|2855  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__242       |      8|
|2856  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1570                                                            |     73|
|2857  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__243       |      8|
|2858  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1571                                                            |     73|
|2859  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__225       |      8|
|2860  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1572                                                            |     73|
|2861  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__244       |      8|
|2862  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1573                                                            |     73|
|2863  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__245       |      8|
|2864  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1574                                                            |     73|
|2865  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__246       |      8|
|2866  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1575                                                            |     73|
|2867  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__247       |      8|
|2868  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1576                                                            |     73|
|2869  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__248       |      8|
|2870  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1577                                                            |     73|
|2871  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__249       |      8|
|2872  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1578                                                            |     73|
|2873  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__250       |      8|
|2874  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1579                                                            |     73|
|2875  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__251       |      8|
|2876  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1580                                                            |     73|
|2877  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__252       |      8|
|2878  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1581                                                            |     73|
|2879  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__253       |      8|
|2880  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1582                                                            |     73|
|2881  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__226       |      8|
|2882  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1583                                                            |     73|
|2883  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__254       |      8|
|2884  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1584                                                            |     73|
|2885  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__255       |      8|
|2886  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1585                                                            |     73|
|2887  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__227       |      8|
|2888  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1586                                                            |     73|
|2889  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__228       |      8|
|2890  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1587                                                            |     73|
|2891  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__229       |      8|
|2892  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1588                                                            |     73|
|2893  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__230       |      8|
|2894  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1589                                                            |     73|
|2895  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__231       |      8|
|2896  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1590                                                            |     73|
|2897  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__232       |      8|
|2898  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1591                                                            |     73|
|2899  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[7]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__233       |      8|
|2900  |            \inst_sys_arr_col[9]                                                |darius_v2_0_multadd_cols_1528                                                               |   2333|
|2901  |              \inst_multadd_wrapper[0].row                                      |darius_v2_0_multadd_wrapper                                                                 |     72|
|2902  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__128      |      8|
|2903  |              \inst_multadd_wrapper[10].row                                     |darius_v2_0_multadd_wrapper_1529                                                            |     72|
|2904  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__138      |      8|
|2905  |              \inst_multadd_wrapper[11].row                                     |darius_v2_0_multadd_wrapper_1530                                                            |     72|
|2906  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__139      |      8|
|2907  |              \inst_multadd_wrapper[12].row                                     |darius_v2_0_multadd_wrapper_1531                                                            |     72|
|2908  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__140      |      8|
|2909  |              \inst_multadd_wrapper[13].row                                     |darius_v2_0_multadd_wrapper_1532                                                            |     72|
|2910  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__141      |      8|
|2911  |              \inst_multadd_wrapper[14].row                                     |darius_v2_0_multadd_wrapper_1533                                                            |     72|
|2912  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__142      |      8|
|2913  |              \inst_multadd_wrapper[15].row                                     |darius_v2_0_multadd_wrapper_1534                                                            |     72|
|2914  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__143      |      8|
|2915  |              \inst_multadd_wrapper[16].row                                     |darius_v2_0_multadd_wrapper_1535                                                            |     72|
|2916  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__144      |      8|
|2917  |              \inst_multadd_wrapper[17].row                                     |darius_v2_0_multadd_wrapper_1536                                                            |     72|
|2918  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__145      |      8|
|2919  |              \inst_multadd_wrapper[18].row                                     |darius_v2_0_multadd_wrapper_1537                                                            |     72|
|2920  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__146      |      8|
|2921  |              \inst_multadd_wrapper[19].row                                     |darius_v2_0_multadd_wrapper_1538                                                            |     72|
|2922  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__147      |      8|
|2923  |              \inst_multadd_wrapper[1].row                                      |darius_v2_0_multadd_wrapper_1539                                                            |     72|
|2924  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__129      |      8|
|2925  |              \inst_multadd_wrapper[20].row                                     |darius_v2_0_multadd_wrapper_1540                                                            |     72|
|2926  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__148      |      8|
|2927  |              \inst_multadd_wrapper[21].row                                     |darius_v2_0_multadd_wrapper_1541                                                            |     72|
|2928  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__149      |      8|
|2929  |              \inst_multadd_wrapper[22].row                                     |darius_v2_0_multadd_wrapper_1542                                                            |     72|
|2930  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__150      |      8|
|2931  |              \inst_multadd_wrapper[23].row                                     |darius_v2_0_multadd_wrapper_1543                                                            |     72|
|2932  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__151      |      8|
|2933  |              \inst_multadd_wrapper[24].row                                     |darius_v2_0_multadd_wrapper_1544                                                            |     72|
|2934  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__152      |      8|
|2935  |              \inst_multadd_wrapper[25].row                                     |darius_v2_0_multadd_wrapper_1545                                                            |     72|
|2936  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__153      |      8|
|2937  |              \inst_multadd_wrapper[26].row                                     |darius_v2_0_multadd_wrapper_1546                                                            |     72|
|2938  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__154      |      8|
|2939  |              \inst_multadd_wrapper[27].row                                     |darius_v2_0_multadd_wrapper_1547                                                            |     72|
|2940  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__155      |      8|
|2941  |              \inst_multadd_wrapper[28].row                                     |darius_v2_0_multadd_wrapper_1548                                                            |     72|
|2942  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__156      |      8|
|2943  |              \inst_multadd_wrapper[29].row                                     |darius_v2_0_multadd_wrapper_1549                                                            |     72|
|2944  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__157      |      8|
|2945  |              \inst_multadd_wrapper[2].row                                      |darius_v2_0_multadd_wrapper_1550                                                            |     72|
|2946  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__130      |      8|
|2947  |              \inst_multadd_wrapper[30].row                                     |darius_v2_0_multadd_wrapper_1551                                                            |     72|
|2948  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__158      |      8|
|2949  |              \inst_multadd_wrapper[31].row                                     |darius_v2_0_multadd_wrapper_1552                                                            |     73|
|2950  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__159      |      8|
|2951  |              \inst_multadd_wrapper[3].row                                      |darius_v2_0_multadd_wrapper_1553                                                            |     72|
|2952  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__131      |      8|
|2953  |              \inst_multadd_wrapper[4].row                                      |darius_v2_0_multadd_wrapper_1554                                                            |     72|
|2954  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__132      |      8|
|2955  |              \inst_multadd_wrapper[5].row                                      |darius_v2_0_multadd_wrapper_1555                                                            |     72|
|2956  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__133      |      8|
|2957  |              \inst_multadd_wrapper[6].row                                      |darius_v2_0_multadd_wrapper_1556                                                            |     72|
|2958  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__134      |      8|
|2959  |              \inst_multadd_wrapper[7].row                                      |darius_v2_0_multadd_wrapper_1557                                                            |     72|
|2960  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__135      |      8|
|2961  |              \inst_multadd_wrapper[8].row                                      |darius_v2_0_multadd_wrapper_1558                                                            |     72|
|2962  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__136      |      8|
|2963  |              \inst_multadd_wrapper[9].row                                      |darius_v2_0_multadd_wrapper_1559                                                            |     72|
|2964  |                \gen_dsp48e2.inst_multadd                                       |\inst_sys_arr_col[13]/inst_multadd_wrapper[0].row/gen_dsp48e2.inst_multadd_funnel__137      |      8|
|2965  |          inst_weight_blk                                                       |darius_v2_0_weight_block                                                                    |  10287|
|2966  |            inst_cntr                                                           |darius_v2_0_counter__parameterized5                                                         |     25|
|2967  |            \inst_xpm_fifo_sync[0]                                              |xpm_fifo_sync__parameterized1                                                               |    239|
|2968  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__32                                                           |    238|
|2969  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__32                                                         |      1|
|2970  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1488                                                       |     23|
|2971  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1489                                                                       |      1|
|2972  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1497                                                                       |      1|
|2973  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1490                                                       |     45|
|2974  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1491                                                      |     22|
|2975  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1492                                                                       |     10|
|2976  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1493                                                       |     34|
|2977  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1494                                                      |     34|
|2978  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1495                                                       |     22|
|2979  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1496                                                                           |     10|
|2980  |            \inst_xpm_fifo_sync[10]                                             |xpm_fifo_sync__parameterized1__xdcDup__22                                                   |    238|
|2981  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__42                                                           |    238|
|2982  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__42                                                         |      1|
|2983  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1478                                                       |     23|
|2984  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1479                                                                       |      1|
|2985  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1487                                                                       |      1|
|2986  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1480                                                       |     45|
|2987  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1481                                                      |     22|
|2988  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1482                                                                       |     10|
|2989  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1483                                                       |     34|
|2990  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1484                                                      |     34|
|2991  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1485                                                       |     22|
|2992  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1486                                                                           |     10|
|2993  |            \inst_xpm_fifo_sync[11]                                             |xpm_fifo_sync__parameterized1__xdcDup__21                                                   |    238|
|2994  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__43                                                           |    238|
|2995  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__43                                                         |      1|
|2996  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1468                                                       |     23|
|2997  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1469                                                                       |      1|
|2998  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1477                                                                       |      1|
|2999  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1470                                                       |     45|
|3000  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1471                                                      |     22|
|3001  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1472                                                                       |     10|
|3002  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1473                                                       |     34|
|3003  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1474                                                      |     34|
|3004  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1475                                                       |     22|
|3005  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1476                                                                           |     10|
|3006  |            \inst_xpm_fifo_sync[12]                                             |xpm_fifo_sync__parameterized1__xdcDup__20                                                   |    238|
|3007  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__44                                                           |    238|
|3008  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__44                                                         |      1|
|3009  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1458                                                       |     23|
|3010  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1459                                                                       |      1|
|3011  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1467                                                                       |      1|
|3012  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1460                                                       |     45|
|3013  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1461                                                      |     22|
|3014  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1462                                                                       |     10|
|3015  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1463                                                       |     34|
|3016  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1464                                                      |     34|
|3017  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1465                                                       |     22|
|3018  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1466                                                                           |     10|
|3019  |            \inst_xpm_fifo_sync[13]                                             |xpm_fifo_sync__parameterized1__xdcDup__19                                                   |    238|
|3020  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__45                                                           |    238|
|3021  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__45                                                         |      1|
|3022  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1448                                                       |     23|
|3023  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1449                                                                       |      1|
|3024  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1457                                                                       |      1|
|3025  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1450                                                       |     45|
|3026  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1451                                                      |     22|
|3027  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1452                                                                       |     10|
|3028  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1453                                                       |     34|
|3029  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1454                                                      |     34|
|3030  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1455                                                       |     22|
|3031  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1456                                                                           |     10|
|3032  |            \inst_xpm_fifo_sync[14]                                             |xpm_fifo_sync__parameterized1__xdcDup__18                                                   |    238|
|3033  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__46                                                           |    238|
|3034  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__46                                                         |      1|
|3035  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1438                                                       |     23|
|3036  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1439                                                                       |      1|
|3037  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1447                                                                       |      1|
|3038  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1440                                                       |     45|
|3039  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1441                                                      |     22|
|3040  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1442                                                                       |     10|
|3041  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1443                                                       |     34|
|3042  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1444                                                      |     34|
|3043  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1445                                                       |     22|
|3044  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1446                                                                           |     10|
|3045  |            \inst_xpm_fifo_sync[15]                                             |xpm_fifo_sync__parameterized1__xdcDup__17                                                   |    238|
|3046  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__47                                                           |    238|
|3047  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__47                                                         |      1|
|3048  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1428                                                       |     23|
|3049  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1429                                                                       |      1|
|3050  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1437                                                                       |      1|
|3051  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1430                                                       |     45|
|3052  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1431                                                      |     22|
|3053  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1432                                                                       |     10|
|3054  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1433                                                       |     34|
|3055  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1434                                                      |     34|
|3056  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1435                                                       |     22|
|3057  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1436                                                                           |     10|
|3058  |            \inst_xpm_fifo_sync[16]                                             |xpm_fifo_sync__parameterized1__xdcDup__16                                                   |    238|
|3059  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__48                                                           |    238|
|3060  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__48                                                         |      1|
|3061  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1418                                                       |     23|
|3062  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1419                                                                       |      1|
|3063  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1427                                                                       |      1|
|3064  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1420                                                       |     45|
|3065  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1421                                                      |     22|
|3066  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1422                                                                       |     10|
|3067  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1423                                                       |     34|
|3068  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1424                                                      |     34|
|3069  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1425                                                       |     22|
|3070  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1426                                                                           |     10|
|3071  |            \inst_xpm_fifo_sync[17]                                             |xpm_fifo_sync__parameterized1__xdcDup__15                                                   |    238|
|3072  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__49                                                           |    238|
|3073  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__49                                                         |      1|
|3074  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1408                                                       |     23|
|3075  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1409                                                                       |      1|
|3076  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1417                                                                       |      1|
|3077  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1410                                                       |     45|
|3078  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1411                                                      |     22|
|3079  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1412                                                                       |     10|
|3080  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1413                                                       |     34|
|3081  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1414                                                      |     34|
|3082  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1415                                                       |     22|
|3083  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1416                                                                           |     10|
|3084  |            \inst_xpm_fifo_sync[18]                                             |xpm_fifo_sync__parameterized1__xdcDup__14                                                   |    238|
|3085  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__50                                                           |    238|
|3086  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__50                                                         |      1|
|3087  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1398                                                       |     23|
|3088  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1399                                                                       |      1|
|3089  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1407                                                                       |      1|
|3090  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1400                                                       |     45|
|3091  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1401                                                      |     22|
|3092  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1402                                                                       |     10|
|3093  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1403                                                       |     34|
|3094  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1404                                                      |     34|
|3095  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1405                                                       |     22|
|3096  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1406                                                                           |     10|
|3097  |            \inst_xpm_fifo_sync[19]                                             |xpm_fifo_sync__parameterized1__xdcDup__13                                                   |    238|
|3098  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__51                                                           |    238|
|3099  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__51                                                         |      1|
|3100  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1388                                                       |     23|
|3101  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1389                                                                       |      1|
|3102  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1397                                                                       |      1|
|3103  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1390                                                       |     45|
|3104  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1391                                                      |     22|
|3105  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1392                                                                       |     10|
|3106  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1393                                                       |     34|
|3107  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1394                                                      |     34|
|3108  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1395                                                       |     22|
|3109  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1396                                                                           |     10|
|3110  |            \inst_xpm_fifo_sync[1]                                              |xpm_fifo_sync__parameterized1__xdcDup__31                                                   |    238|
|3111  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__33                                                           |    238|
|3112  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__33                                                         |      1|
|3113  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1378                                                       |     23|
|3114  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1379                                                                       |      1|
|3115  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1387                                                                       |      1|
|3116  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1380                                                       |     45|
|3117  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1381                                                      |     22|
|3118  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1382                                                                       |     10|
|3119  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1383                                                       |     34|
|3120  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1384                                                      |     34|
|3121  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1385                                                       |     22|
|3122  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1386                                                                           |     10|
|3123  |            \inst_xpm_fifo_sync[20]                                             |xpm_fifo_sync__parameterized1__xdcDup__12                                                   |    238|
|3124  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__52                                                           |    238|
|3125  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__52                                                         |      1|
|3126  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1368                                                       |     23|
|3127  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1369                                                                       |      1|
|3128  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1377                                                                       |      1|
|3129  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1370                                                       |     45|
|3130  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1371                                                      |     22|
|3131  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1372                                                                       |     10|
|3132  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1373                                                       |     34|
|3133  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1374                                                      |     34|
|3134  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1375                                                       |     22|
|3135  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1376                                                                           |     10|
|3136  |            \inst_xpm_fifo_sync[21]                                             |xpm_fifo_sync__parameterized1__xdcDup__11                                                   |    238|
|3137  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__53                                                           |    238|
|3138  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__53                                                         |      1|
|3139  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1358                                                       |     23|
|3140  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1359                                                                       |      1|
|3141  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1367                                                                       |      1|
|3142  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1360                                                       |     45|
|3143  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1361                                                      |     22|
|3144  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1362                                                                       |     10|
|3145  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1363                                                       |     34|
|3146  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1364                                                      |     34|
|3147  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1365                                                       |     22|
|3148  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1366                                                                           |     10|
|3149  |            \inst_xpm_fifo_sync[22]                                             |xpm_fifo_sync__parameterized1__xdcDup__10                                                   |    238|
|3150  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__54                                                           |    238|
|3151  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__54                                                         |      1|
|3152  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1348                                                       |     23|
|3153  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1349                                                                       |      1|
|3154  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1357                                                                       |      1|
|3155  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1350                                                       |     45|
|3156  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1351                                                      |     22|
|3157  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1352                                                                       |     10|
|3158  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1353                                                       |     34|
|3159  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1354                                                      |     34|
|3160  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1355                                                       |     22|
|3161  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1356                                                                           |     10|
|3162  |            \inst_xpm_fifo_sync[23]                                             |xpm_fifo_sync__parameterized1__xdcDup__9                                                    |    238|
|3163  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__55                                                           |    238|
|3164  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__55                                                         |      1|
|3165  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1338                                                       |     23|
|3166  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1339                                                                       |      1|
|3167  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1347                                                                       |      1|
|3168  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1340                                                       |     45|
|3169  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1341                                                      |     22|
|3170  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1342                                                                       |     10|
|3171  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1343                                                       |     34|
|3172  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1344                                                      |     34|
|3173  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1345                                                       |     22|
|3174  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1346                                                                           |     10|
|3175  |            \inst_xpm_fifo_sync[24]                                             |xpm_fifo_sync__parameterized1__xdcDup__8                                                    |    238|
|3176  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__56                                                           |    238|
|3177  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__56                                                         |      1|
|3178  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1328                                                       |     23|
|3179  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1329                                                                       |      1|
|3180  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1337                                                                       |      1|
|3181  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1330                                                       |     45|
|3182  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1331                                                      |     22|
|3183  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1332                                                                       |     10|
|3184  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1333                                                       |     34|
|3185  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1334                                                      |     34|
|3186  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1335                                                       |     22|
|3187  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1336                                                                           |     10|
|3188  |            \inst_xpm_fifo_sync[25]                                             |xpm_fifo_sync__parameterized1__xdcDup__7                                                    |    238|
|3189  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__57                                                           |    238|
|3190  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__57                                                         |      1|
|3191  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1318                                                       |     23|
|3192  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1319                                                                       |      1|
|3193  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1327                                                                       |      1|
|3194  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1320                                                       |     45|
|3195  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1321                                                      |     22|
|3196  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1322                                                                       |     10|
|3197  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1323                                                       |     34|
|3198  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1324                                                      |     34|
|3199  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1325                                                       |     22|
|3200  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1326                                                                           |     10|
|3201  |            \inst_xpm_fifo_sync[26]                                             |xpm_fifo_sync__parameterized1__xdcDup__6                                                    |    238|
|3202  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__58                                                           |    238|
|3203  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__58                                                         |      1|
|3204  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1308                                                       |     23|
|3205  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1309                                                                       |      1|
|3206  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1317                                                                       |      1|
|3207  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1310                                                       |     45|
|3208  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1311                                                      |     22|
|3209  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1312                                                                       |     10|
|3210  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1313                                                       |     34|
|3211  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1314                                                      |     34|
|3212  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1315                                                       |     22|
|3213  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1316                                                                           |     10|
|3214  |            \inst_xpm_fifo_sync[27]                                             |xpm_fifo_sync__parameterized1__xdcDup__5                                                    |    238|
|3215  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__59                                                           |    238|
|3216  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__59                                                         |      1|
|3217  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1298                                                       |     23|
|3218  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1299                                                                       |      1|
|3219  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1307                                                                       |      1|
|3220  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1300                                                       |     45|
|3221  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1301                                                      |     22|
|3222  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1302                                                                       |     10|
|3223  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1303                                                       |     34|
|3224  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1304                                                      |     34|
|3225  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1305                                                       |     22|
|3226  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1306                                                                           |     10|
|3227  |            \inst_xpm_fifo_sync[28]                                             |xpm_fifo_sync__parameterized1__xdcDup__4                                                    |    238|
|3228  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__60                                                           |    238|
|3229  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__60                                                         |      1|
|3230  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1288                                                       |     23|
|3231  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1289                                                                       |      1|
|3232  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1297                                                                       |      1|
|3233  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1290                                                       |     45|
|3234  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1291                                                      |     22|
|3235  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1292                                                                       |     10|
|3236  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1293                                                       |     34|
|3237  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1294                                                      |     34|
|3238  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1295                                                       |     22|
|3239  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1296                                                                           |     10|
|3240  |            \inst_xpm_fifo_sync[29]                                             |xpm_fifo_sync__parameterized1__xdcDup__3                                                    |    238|
|3241  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__61                                                           |    238|
|3242  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__61                                                         |      1|
|3243  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1278                                                       |     23|
|3244  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1279                                                                       |      1|
|3245  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1287                                                                       |      1|
|3246  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1280                                                       |     45|
|3247  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1281                                                      |     22|
|3248  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1282                                                                       |     10|
|3249  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1283                                                       |     34|
|3250  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1284                                                      |     34|
|3251  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1285                                                       |     22|
|3252  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1286                                                                           |     10|
|3253  |            \inst_xpm_fifo_sync[2]                                              |xpm_fifo_sync__parameterized1__xdcDup__30                                                   |    238|
|3254  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__34                                                           |    238|
|3255  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__34                                                         |      1|
|3256  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1268                                                       |     23|
|3257  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1269                                                                       |      1|
|3258  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1277                                                                       |      1|
|3259  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1270                                                       |     45|
|3260  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1271                                                      |     22|
|3261  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1272                                                                       |     10|
|3262  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1273                                                       |     34|
|3263  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1274                                                      |     34|
|3264  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1275                                                       |     22|
|3265  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1276                                                                           |     10|
|3266  |            \inst_xpm_fifo_sync[30]                                             |xpm_fifo_sync__parameterized1__xdcDup__2                                                    |    238|
|3267  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__62                                                           |    238|
|3268  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__62                                                         |      1|
|3269  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1258                                                       |     23|
|3270  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1259                                                                       |      1|
|3271  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1267                                                                       |      1|
|3272  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1260                                                       |     45|
|3273  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1261                                                      |     22|
|3274  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1262                                                                       |     10|
|3275  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1263                                                       |     34|
|3276  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1264                                                      |     34|
|3277  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1265                                                       |     22|
|3278  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1266                                                                           |     10|
|3279  |            \inst_xpm_fifo_sync[31]                                             |xpm_fifo_sync__parameterized1__xdcDup__1                                                    |    240|
|3280  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1                                                               |    238|
|3281  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2                                                             |      1|
|3282  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1248                                                       |     23|
|3283  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1249                                                                       |      1|
|3284  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1257                                                                       |      1|
|3285  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1250                                                       |     45|
|3286  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1251                                                      |     22|
|3287  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1252                                                                       |     10|
|3288  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1253                                                       |     34|
|3289  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1254                                                      |     34|
|3290  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1255                                                       |     22|
|3291  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1256                                                                           |     10|
|3292  |            \inst_xpm_fifo_sync[3]                                              |xpm_fifo_sync__parameterized1__xdcDup__29                                                   |    238|
|3293  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__35                                                           |    238|
|3294  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__35                                                         |      1|
|3295  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1238                                                       |     23|
|3296  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1239                                                                       |      1|
|3297  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1247                                                                       |      1|
|3298  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1240                                                       |     45|
|3299  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1241                                                      |     22|
|3300  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1242                                                                       |     10|
|3301  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1243                                                       |     34|
|3302  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1244                                                      |     34|
|3303  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1245                                                       |     22|
|3304  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1246                                                                           |     10|
|3305  |            \inst_xpm_fifo_sync[4]                                              |xpm_fifo_sync__parameterized1__xdcDup__28                                                   |    238|
|3306  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__36                                                           |    238|
|3307  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__36                                                         |      1|
|3308  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1228                                                       |     23|
|3309  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1229                                                                       |      1|
|3310  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1237                                                                       |      1|
|3311  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1230                                                       |     45|
|3312  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1231                                                      |     22|
|3313  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1232                                                                       |     10|
|3314  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1233                                                       |     34|
|3315  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1234                                                      |     34|
|3316  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1235                                                       |     22|
|3317  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1236                                                                           |     10|
|3318  |            \inst_xpm_fifo_sync[5]                                              |xpm_fifo_sync__parameterized1__xdcDup__27                                                   |    238|
|3319  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__37                                                           |    238|
|3320  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__37                                                         |      1|
|3321  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1218                                                       |     23|
|3322  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1219                                                                       |      1|
|3323  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1227                                                                       |      1|
|3324  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1220                                                       |     45|
|3325  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1221                                                      |     22|
|3326  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1222                                                                       |     10|
|3327  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1223                                                       |     34|
|3328  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1224                                                      |     34|
|3329  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1225                                                       |     22|
|3330  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1226                                                                           |     10|
|3331  |            \inst_xpm_fifo_sync[6]                                              |xpm_fifo_sync__parameterized1__xdcDup__26                                                   |    238|
|3332  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__38                                                           |    238|
|3333  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__38                                                         |      1|
|3334  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1208                                                       |     23|
|3335  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1209                                                                       |      1|
|3336  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1217                                                                       |      1|
|3337  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1210                                                       |     45|
|3338  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1211                                                      |     22|
|3339  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1212                                                                       |     10|
|3340  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1213                                                       |     34|
|3341  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1214                                                      |     34|
|3342  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1215                                                       |     22|
|3343  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1216                                                                           |     10|
|3344  |            \inst_xpm_fifo_sync[7]                                              |xpm_fifo_sync__parameterized1__xdcDup__25                                                   |    238|
|3345  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__39                                                           |    238|
|3346  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__39                                                         |      1|
|3347  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1198                                                       |     23|
|3348  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1199                                                                       |      1|
|3349  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1207                                                                       |      1|
|3350  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1200                                                       |     45|
|3351  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1201                                                      |     22|
|3352  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1202                                                                       |     10|
|3353  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1203                                                       |     34|
|3354  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1204                                                      |     34|
|3355  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1205                                                       |     22|
|3356  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1206                                                                           |     10|
|3357  |            \inst_xpm_fifo_sync[8]                                              |xpm_fifo_sync__parameterized1__xdcDup__24                                                   |    238|
|3358  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__40                                                           |    238|
|3359  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__40                                                         |      1|
|3360  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8_1188                                                       |     23|
|3361  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit_1189                                                                       |      1|
|3362  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1197                                                                       |      1|
|3363  |                rdp_inst                                                        |xpm_counter_updn__parameterized9_1190                                                       |     45|
|3364  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10_1191                                                      |     22|
|3365  |                rst_d1_inst                                                     |xpm_fifo_reg_bit_1192                                                                       |     10|
|3366  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1193                                                       |     34|
|3367  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1194                                                      |     34|
|3368  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1195                                                       |     22|
|3369  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst_1196                                                                           |     10|
|3370  |            \inst_xpm_fifo_sync[9]                                              |xpm_fifo_sync__parameterized1__xdcDup__23                                                   |    238|
|3371  |              xpm_fifo_base_inst                                                |xpm_fifo_base__parameterized1__41                                                           |    238|
|3372  |                \gen_sdpram.xpm_memory_base_inst                                |xpm_memory_base__parameterized2__41                                                         |      1|
|3373  |                \gae_rptr_p2.rdpp2_inst                                         |xpm_counter_updn__parameterized8                                                            |     23|
|3374  |                \gen_regce_std.regce_pipe_inst                                  |xpm_reg_pipe_bit                                                                            |      1|
|3375  |                  \gen_pipe_bit[0].pipe_bit_inst                                |xpm_fifo_reg_bit_1187                                                                       |      1|
|3376  |                rdp_inst                                                        |xpm_counter_updn__parameterized9                                                            |     45|
|3377  |                rdpp1_inst                                                      |xpm_counter_updn__parameterized10                                                           |     22|
|3378  |                rst_d1_inst                                                     |xpm_fifo_reg_bit                                                                            |     10|
|3379  |                wrp_inst                                                        |xpm_counter_updn__parameterized9_1184                                                       |     34|
|3380  |                wrpp1_inst                                                      |xpm_counter_updn__parameterized10_1185                                                      |     34|
|3381  |                wrpp2_inst                                                      |xpm_counter_updn__parameterized8_1186                                                       |     22|
|3382  |                xpm_fifo_rst_inst                                               |xpm_fifo_rst                                                                                |     10|
|3383  |          inst_weight_req_gen                                                   |darius_v2_0_request_generator_1181                                                          |    604|
|3384  |            inst_ifm_slice_cntr                                                 |darius_v2_0_counter__parameterized4                                                         |     20|
|3385  |            inst_ofm_fragment_cntr                                              |darius_v2_0_counter__parameterized4_1182                                                    |     17|
|3386  |            inst_ofm_slice_cntr                                                 |darius_v2_0_counter__parameterized4_1183                                                    |     17|
|3387  |            inst_req_gen_dp                                                     |darius_v2_0_request_generator_datapath                                                      |    459|
|3388  |              inst_cntr                                                         |darius_v2_0_counter__parameterized6                                                         |     24|
|3389  |              inst_dsp48e2_add                                                  |darius_v2_0_dsp48e2_add__parameterized0                                                     |    132|
|3390  |        inst_control_s_axi                                                      |darius_v2_0_control_s_axi                                                                   |    814|
|3391  |    dariusWrapper_inst                                                          |darius_wrapper_bd_debug_dariusWrapper_inst_0                                                |  19041|
|3392  |      inst                                                                      |dariuswrapper_top                                                                           |  19041|
|3393  |        dariusWrapper_U                                                         |dariusWrapper                                                                               |  16723|
|3394  |          float_clr2snd_array_1_U                                               |dariusWrapper_floeOg                                                                        |     26|
|3395  |            dariusWrapper_floeOg_ram_U                                          |dariusWrapper_floeOg_ram_1180                                                               |     26|
|3396  |          float_clr2snd_array_3_U                                               |dariusWrapper_floeOg_1140                                                                   |     31|
|3397  |            dariusWrapper_floeOg_ram_U                                          |dariusWrapper_floeOg_ram_1179                                                               |     31|
|3398  |          float_clr2snd_array_4_U                                               |dariusWrapper_intmb6                                                                        |      7|
|3399  |            dariusWrapper_intmb6_ram_U                                          |dariusWrapper_intmb6_ram_1178                                                               |      7|
|3400  |          float_clr2snd_array_5_U                                               |dariusWrapper_flodEe                                                                        |     16|
|3401  |            dariusWrapper_flodEe_ram_U                                          |dariusWrapper_flodEe_ram_1177                                                               |     16|
|3402  |          float_clr2snd_array_6_U                                               |MPI_Recv_int_requbkb                                                                        |      6|
|3403  |            MPI_Recv_int_requbkb_ram_U                                          |MPI_Recv_int_requbkb_ram_1176                                                               |      6|
|3404  |          float_clr2snd_array_s_U                                               |dariusWrapper_flodEe_1141                                                                   |     15|
|3405  |            dariusWrapper_flodEe_ram_U                                          |dariusWrapper_flodEe_ram_1175                                                               |     15|
|3406  |          float_request_array_1_U                                               |dariusWrapper_floeOg_1142                                                                   |     41|
|3407  |            dariusWrapper_floeOg_ram_U                                          |dariusWrapper_floeOg_ram_1174                                                               |     41|
|3408  |          float_request_array_3_U                                               |dariusWrapper_floeOg_1143                                                                   |     19|
|3409  |            dariusWrapper_floeOg_ram_U                                          |dariusWrapper_floeOg_ram_1173                                                               |     19|
|3410  |          float_request_array_4_U                                               |dariusWrapper_flodEe_1144                                                                   |     15|
|3411  |            dariusWrapper_flodEe_ram_U                                          |dariusWrapper_flodEe_ram_1172                                                               |     15|
|3412  |          float_request_array_5_U                                               |dariusWrapper_flodEe_1145                                                                   |     18|
|3413  |            dariusWrapper_flodEe_ram_U                                          |dariusWrapper_flodEe_ram_1171                                                               |     18|
|3414  |          float_request_array_7_U                                               |MPI_Recv_int_requbkb_1146                                                                   |      9|
|3415  |            MPI_Recv_int_requbkb_ram_U                                          |MPI_Recv_int_requbkb_ram_1170                                                               |      9|
|3416  |          float_request_array_s_U                                               |dariusWrapper_flodEe_1147                                                                   |      2|
|3417  |            dariusWrapper_flodEe_ram_U                                          |dariusWrapper_flodEe_ram_1169                                                               |      2|
|3418  |          grp_MPI_Recv_1_1_fu_375                                               |MPI_Recv_1_1                                                                                |   2889|
|3419  |          grp_MPI_Recv_1_2209_fu_295                                            |MPI_Recv_1_2209                                                                             |   2853|
|3420  |          grp_MPI_Recv_1_2210_fu_454                                            |MPI_Recv_1_2210                                                                             |   2873|
|3421  |          grp_MPI_Recv_1_2_fu_532                                               |MPI_Recv_1_2                                                                                |   2928|
|3422  |          grp_MPI_Recv_fu_215                                                   |MPI_Recv                                                                                    |   3172|
|3423  |            dariusWrapper_srecud_U159                                           |dariusWrapper_srecud                                                                        |    426|
|3424  |              dariusWrapper_srecud_div_U                                        |dariusWrapper_srecud_div                                                                    |    426|
|3425  |                dariusWrapper_srecud_div_u_0                                    |dariusWrapper_srecud_div_u                                                                  |    286|
|3426  |          grp_p_hls_fptosi_float_i_fu_614                                       |p_hls_fptosi_float_i                                                                        |    281|
|3427  |          grp_p_hls_fptosi_float_i_fu_619                                       |p_hls_fptosi_float_i_1148                                                                   |    279|
|3428  |          int_clr2snd_array_DA_U                                                |MPI_Recv_int_requbkb_1149                                                                   |      6|
|3429  |            MPI_Recv_int_requbkb_ram_U                                          |MPI_Recv_int_requbkb_ram_1168                                                               |      6|
|3430  |          int_clr2snd_array_DE_U                                                |dariusWrapper_floeOg_1150                                                                   |     26|
|3431  |            dariusWrapper_floeOg_ram_U                                          |dariusWrapper_floeOg_ram_1167                                                               |     26|
|3432  |          int_clr2snd_array_MS_U                                                |dariusWrapper_floeOg_1151                                                                   |     35|
|3433  |            dariusWrapper_floeOg_ram_U                                          |dariusWrapper_floeOg_ram_1166                                                               |     35|
|3434  |          int_clr2snd_array_PK_U                                                |dariusWrapper_intmb6_1152                                                                   |      8|
|3435  |            dariusWrapper_intmb6_ram_U                                          |dariusWrapper_intmb6_ram_1165                                                               |      8|
|3436  |          int_clr2snd_array_SR_U                                                |dariusWrapper_flodEe_1153                                                                   |     16|
|3437  |            dariusWrapper_flodEe_ram_U                                          |dariusWrapper_flodEe_ram_1164                                                               |     16|
|3438  |          int_clr2snd_array_TA_U                                                |dariusWrapper_flodEe_1154                                                                   |     16|
|3439  |            dariusWrapper_flodEe_ram_U                                          |dariusWrapper_flodEe_ram_1163                                                               |     16|
|3440  |          int_request_array_DA_U                                                |MPI_Recv_int_requbkb_1155                                                                   |      5|
|3441  |            MPI_Recv_int_requbkb_ram_U                                          |MPI_Recv_int_requbkb_ram                                                                    |      5|
|3442  |          int_request_array_DE_U                                                |dariusWrapper_floeOg_1156                                                                   |     30|
|3443  |            dariusWrapper_floeOg_ram_U                                          |dariusWrapper_floeOg_ram_1162                                                               |     30|
|3444  |          int_request_array_MS_U                                                |dariusWrapper_floeOg_1157                                                                   |     27|
|3445  |            dariusWrapper_floeOg_ram_U                                          |dariusWrapper_floeOg_ram                                                                    |     27|
|3446  |          int_request_array_PK_U                                                |dariusWrapper_intmb6_1158                                                                   |      3|
|3447  |            dariusWrapper_intmb6_ram_U                                          |dariusWrapper_intmb6_ram                                                                    |      3|
|3448  |          int_request_array_SR_U                                                |dariusWrapper_flodEe_1159                                                                   |     18|
|3449  |            dariusWrapper_flodEe_ram_U                                          |dariusWrapper_flodEe_ram_1161                                                               |     18|
|3450  |          int_request_array_TA_U                                                |dariusWrapper_flodEe_1160                                                                   |     16|
|3451  |            dariusWrapper_flodEe_ram_U                                          |dariusWrapper_flodEe_ram                                                                    |     16|
|3452  |        dariusWrapper_darius_driver_if_U                                        |dariusWrapper_darius_driver_if                                                              |    728|
|3453  |          bus_read                                                              |dariusWrapper_darius_driver_read                                                            |    321|
|3454  |            data_align                                                          |dariusWrapper_darius_driver_read_data_align                                                 |    118|
|3455  |              data_fifo                                                         |dariusWrapper_darius_driver_fifo__parameterized0                                            |     22|
|3456  |              rs0                                                               |dariusWrapper_darius_driver_reg_slice                                                       |     12|
|3457  |              rs1                                                               |dariusWrapper_darius_driver_reg_slice_1139                                                  |      6|
|3458  |          bus_write                                                             |dariusWrapper_darius_driver_write                                                           |    347|
|3459  |          request_preprocessor                                                  |dariusWrapper_darius_driver_request_preprocessor                                            |     60|
|3460  |            req_fifo                                                            |dariusWrapper_darius_driver_fifo                                                            |     60|
|3461  |        dariusWrapper_mem_if_U                                                  |dariusWrapper_mem_if                                                                        |    850|
|3462  |          bus_read                                                              |dariusWrapper_mem_read                                                                      |    298|
|3463  |            data_align                                                          |dariusWrapper_mem_read_data_align                                                           |    118|
|3464  |              data_fifo                                                         |dariusWrapper_mem_fifo__parameterized0                                                      |     22|
|3465  |              rs0                                                               |dariusWrapper_mem_reg_slice                                                                 |     12|
|3466  |              rs1                                                               |dariusWrapper_mem_reg_slice_1138                                                            |      6|
|3467  |          bus_write                                                             |dariusWrapper_mem_write                                                                     |    374|
|3468  |          request_preprocessor                                                  |dariusWrapper_mem_request_preprocessor                                                      |    178|
|3469  |            req_fifo                                                            |dariusWrapper_mem_fifo                                                                      |    178|
|3470  |        dariusWrapper_stream_in_V_if_U                                          |dariusWrapper_stream_in_V_if                                                                |    576|
|3471  |          rs                                                                    |dariusWrapper_stream_in_V_reg_slice                                                         |    576|
|3472  |        dariusWrapper_stream_out_V_if_U                                         |dariusWrapper_stream_out_V_if                                                               |    164|
|3473  |          rs                                                                    |dariusWrapper_stream_out_V_reg_slice                                                        |    164|
|3474  |    axi_interconnect_control                                                    |darius_wrapper_bd_debug_axi_interconnect_control_0                                          |   1039|
|3475  |      s00_couplers                                                              |s00_couplers_imp_1TX0TU1                                                                    |   1039|
|3476  |        auto_pc                                                                 |darius_wrapper_bd_debug_auto_pc_0                                                           |   1039|
|3477  |          inst                                                                  |axi_protocol_converter_v2_1_16_axi_protocol_converter                                       |   1039|
|3478  |            \gen_axilite.gen_b2s_conv.axilite_b2s                               |axi_protocol_converter_v2_1_16_b2s                                                          |   1039|
|3479  |              \RD.ar_channel_0                                                  |axi_protocol_converter_v2_1_16_b2s_ar_channel                                               |    186|
|3480  |                ar_cmd_fsm_0                                                    |axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm                                               |     35|
|3481  |                cmd_translator_0                                                |axi_protocol_converter_v2_1_16_b2s_cmd_translator_1135                                      |    150|
|3482  |                  incr_cmd_0                                                    |axi_protocol_converter_v2_1_16_b2s_incr_cmd_1136                                            |     60|
|3483  |                  wrap_cmd_0                                                    |axi_protocol_converter_v2_1_16_b2s_wrap_cmd_1137                                            |     85|
|3484  |              \RD.r_channel_0                                                   |axi_protocol_converter_v2_1_16_b2s_r_channel                                                |     88|
|3485  |                rd_data_fifo_0                                                  |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1                              |     70|
|3486  |                transaction_fifo_0                                              |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2                              |     15|
|3487  |              SI_REG                                                            |axi_register_slice_v2_1_16_axi_register_slice                                               |    506|
|3488  |                \ar.ar_pipe                                                     |axi_register_slice_v2_1_16_axic_register_slice                                              |    185|
|3489  |                \aw.aw_pipe                                                     |axi_register_slice_v2_1_16_axic_register_slice_1134                                         |    192|
|3490  |                \b.b_pipe                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized1                              |     15|
|3491  |                \r.r_pipe                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized2                              |    114|
|3492  |              \WR.aw_channel_0                                                  |axi_protocol_converter_v2_1_16_b2s_aw_channel                                               |    200|
|3493  |                aw_cmd_fsm_0                                                    |axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm                                               |     45|
|3494  |                cmd_translator_0                                                |axi_protocol_converter_v2_1_16_b2s_cmd_translator                                           |    146|
|3495  |                  incr_cmd_0                                                    |axi_protocol_converter_v2_1_16_b2s_incr_cmd                                                 |     60|
|3496  |                  wrap_cmd_0                                                    |axi_protocol_converter_v2_1_16_b2s_wrap_cmd                                                 |     83|
|3497  |              \WR.b_channel_0                                                   |axi_protocol_converter_v2_1_16_b2s_b_channel                                                |     58|
|3498  |                bid_fifo_0                                                      |axi_protocol_converter_v2_1_16_b2s_simple_fifo                                              |     28|
|3499  |                bresp_fifo_0                                                    |axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0                              |      8|
|3500  |    axi_interconnect_mem                                                        |darius_wrapper_bd_debug_axi_interconnect_mem_0                                              |  18041|
|3501  |      xbar                                                                      |darius_wrapper_bd_debug_xbar_1                                                              |   6674|
|3502  |        inst                                                                    |axi_crossbar_v2_1_17_axi_crossbar                                                           |   6663|
|3503  |          \gen_samd.crossbar_samd                                               |axi_crossbar_v2_1_17_crossbar                                                               |   6661|
|3504  |            addr_arbiter_ar                                                     |axi_crossbar_v2_1_17_addr_arbiter                                                           |    344|
|3505  |            addr_arbiter_aw                                                     |axi_crossbar_v2_1_17_addr_arbiter_1119                                                      |    386|
|3506  |            \gen_decerr_slave.decerr_slave_inst                                 |axi_crossbar_v2_1_17_decerr_slave                                                           |     49|
|3507  |            \gen_master_slots[0].gen_mi_write.wdata_mux_w                       |axi_crossbar_v2_1_17_wdata_mux                                                              |   1199|
|3508  |              \gen_wmux.mux_w                                                   |generic_baseblocks_v2_1_0_mux_enc__parameterized1                                           |   1157|
|3509  |              \gen_wmux.wmux_aw_fifo                                            |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized1                                     |     42|
|3510  |            \gen_master_slots[0].reg_slice_mi                                   |axi_register_slice_v2_1_16_axi_register_slice__parameterized6                               |   4190|
|3511  |              \b.b_pipe                                                         |axi_register_slice_v2_1_16_axic_register_slice__parameterized23_1132                        |     39|
|3512  |              \r.r_pipe                                                         |axi_register_slice_v2_1_16_axic_register_slice__parameterized24_1133                        |   4151|
|3513  |            \gen_master_slots[1].gen_mi_write.wdata_mux_w                       |axi_crossbar_v2_1_17_wdata_mux__parameterized0                                              |     42|
|3514  |              \gen_wmux.wmux_aw_fifo                                            |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized2                                     |     42|
|3515  |            \gen_master_slots[1].reg_slice_mi                                   |axi_register_slice_v2_1_16_axi_register_slice__parameterized6_1120                          |     71|
|3516  |              \b.b_pipe                                                         |axi_register_slice_v2_1_16_axic_register_slice__parameterized23                             |     28|
|3517  |              \r.r_pipe                                                         |axi_register_slice_v2_1_16_axic_register_slice__parameterized24                             |     43|
|3518  |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                    |axi_crossbar_v2_1_17_si_transactor                                                          |     18|
|3519  |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                   |axi_crossbar_v2_1_17_si_transactor__parameterized0                                          |      4|
|3520  |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                     |axi_crossbar_v2_1_17_splitter                                                               |      6|
|3521  |            \gen_slave_slots[0].gen_si_write.wdata_router_w                     |axi_crossbar_v2_1_17_wdata_router                                                           |     29|
|3522  |              wrouter_aw_fifo                                                   |axi_data_fifo_v2_1_15_axic_reg_srl_fifo                                                     |     29|
|3523  |            \gen_slave_slots[1].gen_si_read.si_transactor_ar                    |axi_crossbar_v2_1_17_si_transactor__parameterized1                                          |     27|
|3524  |            \gen_slave_slots[1].gen_si_write.si_transactor_aw                   |axi_crossbar_v2_1_17_si_transactor__parameterized2                                          |     13|
|3525  |            \gen_slave_slots[1].gen_si_write.splitter_aw_si                     |axi_crossbar_v2_1_17_splitter_1121                                                          |      4|
|3526  |            \gen_slave_slots[1].gen_si_write.wdata_router_w                     |axi_crossbar_v2_1_17_wdata_router__parameterized0                                           |     29|
|3527  |              wrouter_aw_fifo                                                   |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0_1131                                |     29|
|3528  |            \gen_slave_slots[2].gen_si_read.si_transactor_ar                    |axi_crossbar_v2_1_17_si_transactor__parameterized3                                          |     33|
|3529  |            \gen_slave_slots[2].gen_si_write.si_transactor_aw                   |axi_crossbar_v2_1_17_si_transactor__parameterized4                                          |     13|
|3530  |            \gen_slave_slots[2].gen_si_write.splitter_aw_si                     |axi_crossbar_v2_1_17_splitter_1122                                                          |      4|
|3531  |            \gen_slave_slots[2].gen_si_write.wdata_router_w                     |axi_crossbar_v2_1_17_wdata_router__parameterized0_1123                                      |     29|
|3532  |              wrouter_aw_fifo                                                   |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0_1130                                |     29|
|3533  |            \gen_slave_slots[3].gen_si_read.si_transactor_ar                    |axi_crossbar_v2_1_17_si_transactor__parameterized5                                          |     30|
|3534  |            \gen_slave_slots[3].gen_si_write.si_transactor_aw                   |axi_crossbar_v2_1_17_si_transactor__parameterized6                                          |     13|
|3535  |            \gen_slave_slots[3].gen_si_write.splitter_aw_si                     |axi_crossbar_v2_1_17_splitter_1124                                                          |      4|
|3536  |            \gen_slave_slots[3].gen_si_write.wdata_router_w                     |axi_crossbar_v2_1_17_wdata_router__parameterized0_1125                                      |     30|
|3537  |              wrouter_aw_fifo                                                   |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0_1129                                |     30|
|3538  |            \gen_slave_slots[4].gen_si_read.si_transactor_ar                    |axi_crossbar_v2_1_17_si_transactor__parameterized7                                          |     33|
|3539  |            \gen_slave_slots[4].gen_si_write.si_transactor_aw                   |axi_crossbar_v2_1_17_si_transactor__parameterized8                                          |     13|
|3540  |            \gen_slave_slots[4].gen_si_write.splitter_aw_si                     |axi_crossbar_v2_1_17_splitter_1126                                                          |      4|
|3541  |            \gen_slave_slots[4].gen_si_write.wdata_router_w                     |axi_crossbar_v2_1_17_wdata_router__parameterized0_1127                                      |     30|
|3542  |              wrouter_aw_fifo                                                   |axi_data_fifo_v2_1_15_axic_reg_srl_fifo__parameterized0                                     |     30|
|3543  |            splitter_aw_mi                                                      |axi_crossbar_v2_1_17_splitter_1128                                                          |      5|
|3544  |      s01_mmu                                                                   |darius_wrapper_bd_debug_s01_mmu_0                                                           |    347|
|3545  |        inst                                                                    |axi_mmu_v2_1_14_top__parameterized0                                                         |    347|
|3546  |          decerr_slave_inst                                                     |axi_mmu_v2_1_14_decerr_slave__parameterized0                                                |      8|
|3547  |          register_slice_inst                                                   |axi_register_slice_v2_1_16_axi_register_slice__parameterized5                               |    154|
|3548  |            \ar.ar_pipe                                                         |axi_register_slice_v2_1_16_axic_register_slice__parameterized13_1117                        |     77|
|3549  |            \aw.aw_pipe                                                         |axi_register_slice_v2_1_16_axic_register_slice__parameterized13_1118                        |     77|
|3550  |      s00_mmu                                                                   |darius_wrapper_bd_debug_s00_mmu_0                                                           |    319|
|3551  |        inst                                                                    |axi_mmu_v2_1_14_top                                                                         |    319|
|3552  |          decerr_slave_inst                                                     |axi_mmu_v2_1_14_decerr_slave                                                                |     57|
|3553  |          register_slice_inst                                                   |axi_register_slice_v2_1_16_axi_register_slice__parameterized3                               |    178|
|3554  |            \ar.ar_pipe                                                         |axi_register_slice_v2_1_16_axic_register_slice__parameterized13                             |     88|
|3555  |            \aw.aw_pipe                                                         |axi_register_slice_v2_1_16_axic_register_slice__parameterized13_1116                        |     90|
|3556  |      s00_couplers                                                              |s00_couplers_imp_1NP3L6G                                                                    |   5288|
|3557  |        auto_us                                                                 |darius_wrapper_bd_debug_auto_us_0                                                           |   5288|
|3558  |          inst                                                                  |axi_dwidth_converter_v2_1_16_top                                                            |   5288|
|3559  |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                      |axi_dwidth_converter_v2_1_16_axi_upsizer                                                    |   5286|
|3560  |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst           |axi_register_slice_v2_1_16_axi_register_slice__parameterized1_1110                          |   1743|
|3561  |                \r.r_pipe                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized10_1115                        |   1743|
|3562  |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                   |axi_dwidth_converter_v2_1_16_r_upsizer                                                      |    786|
|3563  |              \USE_READ.read_addr_inst                                          |axi_dwidth_converter_v2_1_16_a_upsizer__parameterized0                                      |    173|
|3564  |                \GEN_CMD_QUEUE.cmd_queue                                        |generic_baseblocks_v2_1_0_command_fifo__parameterized0_1113                                 |    151|
|3565  |                \gen_id_queue.id_queue                                          |generic_baseblocks_v2_1_0_command_fifo_1114                                                 |     21|
|3566  |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                 |axi_dwidth_converter_v2_1_16_w_upsizer                                                      |   1917|
|3567  |              \USE_WRITE.write_addr_inst                                        |axi_dwidth_converter_v2_1_16_a_upsizer                                                      |    321|
|3568  |                \GEN_CMD_QUEUE.cmd_queue                                        |generic_baseblocks_v2_1_0_command_fifo__parameterized0                                      |    296|
|3569  |                \gen_id_queue.id_queue                                          |generic_baseblocks_v2_1_0_command_fifo                                                      |     24|
|3570  |              si_register_slice_inst                                            |axi_register_slice_v2_1_16_axi_register_slice__parameterized2                               |    346|
|3571  |                \ar.ar_pipe                                                     |axi_register_slice_v2_1_16_axic_register_slice__parameterized7_1111                         |    173|
|3572  |                \aw.aw_pipe                                                     |axi_register_slice_v2_1_16_axic_register_slice__parameterized7_1112                         |    173|
|3573  |      s01_couplers                                                              |s01_couplers_imp_1QNSJRF                                                                    |   5413|
|3574  |        auto_us                                                                 |darius_wrapper_bd_debug_auto_us_1                                                           |   5413|
|3575  |          inst                                                                  |axi_dwidth_converter_v2_1_16_top__parameterized0                                            |   5413|
|3576  |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                      |axi_dwidth_converter_v2_1_16_axi_upsizer__parameterized0                                    |   5411|
|3577  |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst           |axi_register_slice_v2_1_16_axi_register_slice__parameterized1                               |   1808|
|3578  |                \r.r_pipe                                                       |axi_register_slice_v2_1_16_axic_register_slice__parameterized10                             |   1808|
|3579  |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                   |axi_dwidth_converter_v2_1_16_r_upsizer__parameterized0                                      |    813|
|3580  |              \USE_READ.read_addr_inst                                          |axi_dwidth_converter_v2_1_16_a_upsizer__parameterized2                                      |    165|
|3581  |                \GEN_CMD_QUEUE.cmd_queue                                        |generic_baseblocks_v2_1_0_command_fifo__parameterized1_1109                                 |    164|
|3582  |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                 |axi_dwidth_converter_v2_1_16_w_upsizer__parameterized0                                      |   1914|
|3583  |              \USE_WRITE.write_addr_inst                                        |axi_dwidth_converter_v2_1_16_a_upsizer__parameterized1                                      |    339|
|3584  |                \GEN_CMD_QUEUE.cmd_queue                                        |generic_baseblocks_v2_1_0_command_fifo__parameterized1                                      |    338|
|3585  |              si_register_slice_inst                                            |axi_register_slice_v2_1_16_axi_register_slice__parameterized4                               |    372|
|3586  |                \ar.ar_pipe                                                     |axi_register_slice_v2_1_16_axic_register_slice__parameterized7                              |    186|
|3587  |                \aw.aw_pipe                                                     |axi_register_slice_v2_1_16_axic_register_slice__parameterized7_1108                         |    186|
|3588  |    system_ila_0                                                                |darius_wrapper_bd_debug_system_ila_0_0                                                      |  41287|
|3589  |      inst                                                                      |bd_0745                                                                                     |  41287|
|3590  |        ila_lib                                                                 |bd_0745_ila_lib_0                                                                           |  41243|
|3591  |          inst                                                                  |ila_v6_2_6_ila                                                                              |  41243|
|3592  |            ila_core_inst                                                       |ila_v6_2_6_ila_core                                                                         |  41236|
|3593  |              ila_trace_memory_inst                                             |ila_v6_2_6_ila_trace_memory                                                                 |    129|
|3594  |                \SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                  |blk_mem_gen_v8_3_6                                                                          |     15|
|3595  |                  inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_1075                                                               |     15|
|3596  |                    \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_3_6_blk_mem_gen_top_1076                                                     |     15|
|3597  |                      \valid.cstr                                               |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_1077                                            |     15|
|3598  |                        \ramloop[0].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_1078                                              |      1|
|3599  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_1107                                            |      1|
|3600  |                        \ramloop[10].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_1079                              |      1|
|3601  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_1106                            |      1|
|3602  |                        \ramloop[11].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_1080                             |      1|
|3603  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_1105                           |      1|
|3604  |                        \ramloop[12].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_1081                             |      1|
|3605  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_1104                           |      1|
|3606  |                        \ramloop[13].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_1082                             |      1|
|3607  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_1103                           |      1|
|3608  |                        \ramloop[14].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_1083                             |      1|
|3609  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_1102                           |      1|
|3610  |                        \ramloop[1].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_1084                              |      1|
|3611  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_1101                            |      1|
|3612  |                        \ramloop[2].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_1085                              |      1|
|3613  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_1100                            |      1|
|3614  |                        \ramloop[3].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_1086                              |      1|
|3615  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_1099                            |      1|
|3616  |                        \ramloop[4].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_1087                              |      1|
|3617  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_1098                            |      1|
|3618  |                        \ramloop[5].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_1088                              |      1|
|3619  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_1097                            |      1|
|3620  |                        \ramloop[6].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_1089                              |      1|
|3621  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_1096                            |      1|
|3622  |                        \ramloop[7].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_1090                              |      1|
|3623  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_1095                            |      1|
|3624  |                        \ramloop[8].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_1091                              |      1|
|3625  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_1094                            |      1|
|3626  |                        \ramloop[9].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_1092                              |      1|
|3627  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_1093                            |      1|
|3628  |                \SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory                  |blk_mem_gen_v8_3_6_870                                                                      |     15|
|3629  |                  inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_1042                                                               |     15|
|3630  |                    \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_3_6_blk_mem_gen_top_1043                                                     |     15|
|3631  |                      \valid.cstr                                               |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_1044                                            |     15|
|3632  |                        \ramloop[0].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_1045                                              |      1|
|3633  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_1074                                            |      1|
|3634  |                        \ramloop[10].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_1046                              |      1|
|3635  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_1073                            |      1|
|3636  |                        \ramloop[11].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_1047                             |      1|
|3637  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_1072                           |      1|
|3638  |                        \ramloop[12].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_1048                             |      1|
|3639  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_1071                           |      1|
|3640  |                        \ramloop[13].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_1049                             |      1|
|3641  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_1070                           |      1|
|3642  |                        \ramloop[14].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_1050                             |      1|
|3643  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_1069                           |      1|
|3644  |                        \ramloop[1].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_1051                              |      1|
|3645  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_1068                            |      1|
|3646  |                        \ramloop[2].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_1052                              |      1|
|3647  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_1067                            |      1|
|3648  |                        \ramloop[3].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_1053                              |      1|
|3649  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_1066                            |      1|
|3650  |                        \ramloop[4].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_1054                              |      1|
|3651  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_1065                            |      1|
|3652  |                        \ramloop[5].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_1055                              |      1|
|3653  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_1064                            |      1|
|3654  |                        \ramloop[6].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_1056                              |      1|
|3655  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_1063                            |      1|
|3656  |                        \ramloop[7].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_1057                              |      1|
|3657  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_1062                            |      1|
|3658  |                        \ramloop[8].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_1058                              |      1|
|3659  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_1061                            |      1|
|3660  |                        \ramloop[9].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_1059                              |      1|
|3661  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_1060                            |      1|
|3662  |                \SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory                  |blk_mem_gen_v8_3_6_871                                                                      |     15|
|3663  |                  inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_1009                                                               |     15|
|3664  |                    \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_3_6_blk_mem_gen_top_1010                                                     |     15|
|3665  |                      \valid.cstr                                               |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_1011                                            |     15|
|3666  |                        \ramloop[0].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_1012                                              |      1|
|3667  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_1041                                            |      1|
|3668  |                        \ramloop[10].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_1013                              |      1|
|3669  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_1040                            |      1|
|3670  |                        \ramloop[11].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_1014                             |      1|
|3671  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_1039                           |      1|
|3672  |                        \ramloop[12].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_1015                             |      1|
|3673  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_1038                           |      1|
|3674  |                        \ramloop[13].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_1016                             |      1|
|3675  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_1037                           |      1|
|3676  |                        \ramloop[14].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_1017                             |      1|
|3677  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_1036                           |      1|
|3678  |                        \ramloop[1].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_1018                              |      1|
|3679  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_1035                            |      1|
|3680  |                        \ramloop[2].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_1019                              |      1|
|3681  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_1034                            |      1|
|3682  |                        \ramloop[3].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_1020                              |      1|
|3683  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_1033                            |      1|
|3684  |                        \ramloop[4].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_1021                              |      1|
|3685  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_1032                            |      1|
|3686  |                        \ramloop[5].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_1022                              |      1|
|3687  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_1031                            |      1|
|3688  |                        \ramloop[6].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_1023                              |      1|
|3689  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_1030                            |      1|
|3690  |                        \ramloop[7].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_1024                              |      1|
|3691  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_1029                            |      1|
|3692  |                        \ramloop[8].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_1025                              |      1|
|3693  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_1028                            |      1|
|3694  |                        \ramloop[9].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_1026                              |      1|
|3695  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_1027                            |      1|
|3696  |                \SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory                  |blk_mem_gen_v8_3_6_872                                                                      |     15|
|3697  |                  inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_976                                                                |     15|
|3698  |                    \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_3_6_blk_mem_gen_top_977                                                      |     15|
|3699  |                      \valid.cstr                                               |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_978                                             |     15|
|3700  |                        \ramloop[0].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_979                                               |      1|
|3701  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_1008                                            |      1|
|3702  |                        \ramloop[10].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_980                               |      1|
|3703  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_1007                            |      1|
|3704  |                        \ramloop[11].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_981                              |      1|
|3705  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_1006                           |      1|
|3706  |                        \ramloop[12].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_982                              |      1|
|3707  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_1005                           |      1|
|3708  |                        \ramloop[13].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_983                              |      1|
|3709  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_1004                           |      1|
|3710  |                        \ramloop[14].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_984                              |      1|
|3711  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_1003                           |      1|
|3712  |                        \ramloop[1].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_985                               |      1|
|3713  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_1002                            |      1|
|3714  |                        \ramloop[2].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_986                               |      1|
|3715  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_1001                            |      1|
|3716  |                        \ramloop[3].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_987                               |      1|
|3717  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_1000                            |      1|
|3718  |                        \ramloop[4].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_988                               |      1|
|3719  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_999                             |      1|
|3720  |                        \ramloop[5].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_989                               |      1|
|3721  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_998                             |      1|
|3722  |                        \ramloop[6].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_990                               |      1|
|3723  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_997                             |      1|
|3724  |                        \ramloop[7].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_991                               |      1|
|3725  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_996                             |      1|
|3726  |                        \ramloop[8].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_992                               |      1|
|3727  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_995                             |      1|
|3728  |                        \ramloop[9].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_993                               |      1|
|3729  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_994                             |      1|
|3730  |                \SUBCORE_RAM.BLK_MEM_GEN[4].trace_block_memory                  |blk_mem_gen_v8_3_6_873                                                                      |     15|
|3731  |                  inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_943                                                                |     15|
|3732  |                    \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_3_6_blk_mem_gen_top_944                                                      |     15|
|3733  |                      \valid.cstr                                               |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_945                                             |     15|
|3734  |                        \ramloop[0].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_946                                               |      1|
|3735  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_975                                             |      1|
|3736  |                        \ramloop[10].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_947                               |      1|
|3737  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_974                             |      1|
|3738  |                        \ramloop[11].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_948                              |      1|
|3739  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_973                            |      1|
|3740  |                        \ramloop[12].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_949                              |      1|
|3741  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_972                            |      1|
|3742  |                        \ramloop[13].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_950                              |      1|
|3743  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_971                            |      1|
|3744  |                        \ramloop[14].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_951                              |      1|
|3745  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_970                            |      1|
|3746  |                        \ramloop[1].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_952                               |      1|
|3747  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_969                             |      1|
|3748  |                        \ramloop[2].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_953                               |      1|
|3749  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_968                             |      1|
|3750  |                        \ramloop[3].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_954                               |      1|
|3751  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_967                             |      1|
|3752  |                        \ramloop[4].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_955                               |      1|
|3753  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_966                             |      1|
|3754  |                        \ramloop[5].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_956                               |      1|
|3755  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_965                             |      1|
|3756  |                        \ramloop[6].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_957                               |      1|
|3757  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_964                             |      1|
|3758  |                        \ramloop[7].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_958                               |      1|
|3759  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_963                             |      1|
|3760  |                        \ramloop[8].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_959                               |      1|
|3761  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_962                             |      1|
|3762  |                        \ramloop[9].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_960                               |      1|
|3763  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_961                             |      1|
|3764  |                \SUBCORE_RAM.BLK_MEM_GEN[5].trace_block_memory                  |blk_mem_gen_v8_3_6_874                                                                      |     15|
|3765  |                  inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_910                                                                |     15|
|3766  |                    \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_3_6_blk_mem_gen_top_911                                                      |     15|
|3767  |                      \valid.cstr                                               |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_912                                             |     15|
|3768  |                        \ramloop[0].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_913                                               |      1|
|3769  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_942                                             |      1|
|3770  |                        \ramloop[10].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_914                               |      1|
|3771  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_941                             |      1|
|3772  |                        \ramloop[11].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_915                              |      1|
|3773  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_940                            |      1|
|3774  |                        \ramloop[12].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_916                              |      1|
|3775  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_939                            |      1|
|3776  |                        \ramloop[13].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_917                              |      1|
|3777  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_938                            |      1|
|3778  |                        \ramloop[14].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_918                              |      1|
|3779  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_937                            |      1|
|3780  |                        \ramloop[1].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_919                               |      1|
|3781  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_936                             |      1|
|3782  |                        \ramloop[2].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_920                               |      1|
|3783  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_935                             |      1|
|3784  |                        \ramloop[3].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_921                               |      1|
|3785  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_934                             |      1|
|3786  |                        \ramloop[4].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_922                               |      1|
|3787  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_933                             |      1|
|3788  |                        \ramloop[5].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_923                               |      1|
|3789  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_932                             |      1|
|3790  |                        \ramloop[6].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_924                               |      1|
|3791  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_931                             |      1|
|3792  |                        \ramloop[7].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_925                               |      1|
|3793  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_930                             |      1|
|3794  |                        \ramloop[8].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_926                               |      1|
|3795  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_929                             |      1|
|3796  |                        \ramloop[9].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_927                               |      1|
|3797  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_928                             |      1|
|3798  |                \SUBCORE_RAM.BLK_MEM_GEN[6].trace_block_memory                  |blk_mem_gen_v8_3_6_875                                                                      |     15|
|3799  |                  inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth_877                                                                |     15|
|3800  |                    \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_3_6_blk_mem_gen_top_878                                                      |     15|
|3801  |                      \valid.cstr                                               |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_879                                             |     15|
|3802  |                        \ramloop[0].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_880                                               |      1|
|3803  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_909                                             |      1|
|3804  |                        \ramloop[10].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9_881                               |      1|
|3805  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9_908                             |      1|
|3806  |                        \ramloop[11].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10_882                              |      1|
|3807  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10_907                            |      1|
|3808  |                        \ramloop[12].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11_883                              |      1|
|3809  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11_906                            |      1|
|3810  |                        \ramloop[13].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12_884                              |      1|
|3811  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12_905                            |      1|
|3812  |                        \ramloop[14].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13_885                              |      1|
|3813  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13_904                            |      1|
|3814  |                        \ramloop[1].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_886                               |      1|
|3815  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_903                             |      1|
|3816  |                        \ramloop[2].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1_887                               |      1|
|3817  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1_902                             |      1|
|3818  |                        \ramloop[3].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2_888                               |      1|
|3819  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2_901                             |      1|
|3820  |                        \ramloop[4].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3_889                               |      1|
|3821  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3_900                             |      1|
|3822  |                        \ramloop[5].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4_890                               |      1|
|3823  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4_899                             |      1|
|3824  |                        \ramloop[6].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5_891                               |      1|
|3825  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5_898                             |      1|
|3826  |                        \ramloop[7].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6_892                               |      1|
|3827  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6_897                             |      1|
|3828  |                        \ramloop[8].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7_893                               |      1|
|3829  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7_896                             |      1|
|3830  |                        \ramloop[9].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8_894                               |      1|
|3831  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8_895                             |      1|
|3832  |                \SUBCORE_RAM.BLK_MEM_GEN[7].trace_block_memory                  |blk_mem_gen_v8_3_6_876                                                                      |     15|
|3833  |                  inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                                                                    |     15|
|3834  |                    \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_3_6_blk_mem_gen_top                                                          |     15|
|3835  |                      \valid.cstr                                               |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr                                                 |     15|
|3836  |                        \ramloop[0].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width                                                   |      1|
|3837  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper                                                 |      1|
|3838  |                        \ramloop[10].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized9                                   |      1|
|3839  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized9                                 |      1|
|3840  |                        \ramloop[11].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized10                                  |      1|
|3841  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized10                                |      1|
|3842  |                        \ramloop[12].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized11                                  |      1|
|3843  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized11                                |      1|
|3844  |                        \ramloop[13].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized12                                  |      1|
|3845  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized12                                |      1|
|3846  |                        \ramloop[14].ram.r                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized13                                  |      1|
|3847  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized13                                |      1|
|3848  |                        \ramloop[1].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0                                   |      1|
|3849  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0                                 |      1|
|3850  |                        \ramloop[2].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized1                                   |      1|
|3851  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized1                                 |      1|
|3852  |                        \ramloop[3].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized2                                   |      1|
|3853  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized2                                 |      1|
|3854  |                        \ramloop[4].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized3                                   |      1|
|3855  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized3                                 |      1|
|3856  |                        \ramloop[5].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized4                                   |      1|
|3857  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized4                                 |      1|
|3858  |                        \ramloop[6].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized5                                   |      1|
|3859  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized5                                 |      1|
|3860  |                        \ramloop[7].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized6                                   |      1|
|3861  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized6                                 |      1|
|3862  |                        \ramloop[8].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized7                                   |      1|
|3863  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized7                                 |      1|
|3864  |                        \ramloop[9].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized8                                   |      1|
|3865  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized8                                 |      1|
|3866  |                \SUBCORE_RAM.trace_block_memory                                 |blk_mem_gen_v8_3_6__parameterized0                                                          |      9|
|3867  |                  inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth__parameterized0                                                    |      9|
|3868  |                    \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_v8_3_6_blk_mem_gen_top__parameterized0                                          |      9|
|3869  |                      \valid.cstr                                               |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr__parameterized0                                 |      9|
|3870  |                        \ramloop[0].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized14                                  |      1|
|3871  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized14                                |      1|
|3872  |                        \ramloop[1].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized15                                  |      1|
|3873  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized15                                |      1|
|3874  |                        \ramloop[2].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized16                                  |      1|
|3875  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized16                                |      1|
|3876  |                        \ramloop[3].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized17                                  |      1|
|3877  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized17                                |      1|
|3878  |                        \ramloop[4].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized18                                  |      1|
|3879  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized18                                |      1|
|3880  |                        \ramloop[5].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized19                                  |      1|
|3881  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized19                                |      1|
|3882  |                        \ramloop[6].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized20                                  |      1|
|3883  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized20                                |      1|
|3884  |                        \ramloop[7].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized21                                  |      1|
|3885  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized21                                |      1|
|3886  |                        \ramloop[8].ram.r                                       |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized22                                  |      1|
|3887  |                          \prim_noinit.ram                                      |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized22                                |      1|
|3888  |              u_ila_cap_ctrl                                                    |ila_v6_2_6_ila_cap_ctrl_legacy                                                              |    277|
|3889  |                U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0                                                        |      5|
|3890  |                U_NS0                                                           |ltlib_v1_0_0_cfglut7                                                                        |      6|
|3891  |                U_NS1                                                           |ltlib_v1_0_0_cfglut7_855                                                                    |      6|
|3892  |                u_cap_addrgen                                                   |ila_v6_2_6_ila_cap_addrgen                                                                  |    255|
|3893  |                  U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                                                                        |      3|
|3894  |                  u_cap_sample_counter                                          |ila_v6_2_6_ila_cap_sample_counter                                                           |     61|
|3895  |                    U_SCE                                                       |ltlib_v1_0_0_cfglut4_862                                                                    |      1|
|3896  |                    U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_863                                                                    |      1|
|3897  |                    U_SCRST                                                     |ltlib_v1_0_0_cfglut6_864                                                                    |      5|
|3898  |                    u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_865                                                              |     22|
|3899  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_866                                                         |     22|
|3900  |                        DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized7_867                                                  |     12|
|3901  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_868                                            |      5|
|3902  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_869                                            |      5|
|3903  |                  u_cap_window_counter                                          |ila_v6_2_6_ila_cap_window_counter                                                           |     60|
|3904  |                    U_WCE                                                       |ltlib_v1_0_0_cfglut4                                                                        |      1|
|3905  |                    U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                                                                        |      1|
|3906  |                    U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_856                                                                    |      1|
|3907  |                    u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                                                                  |     12|
|3908  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_858                                                         |     12|
|3909  |                        DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized7_859                                                  |     12|
|3910  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_860                                            |      5|
|3911  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_861                                            |      5|
|3912  |                    u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_857                                                              |     22|
|3913  |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                                                             |     22|
|3914  |                        DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized7                                                      |     12|
|3915  |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1                                                |      5|
|3916  |                          \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2                                                |      5|
|3917  |              u_ila_regs                                                        |ila_v6_2_6_ila_register                                                                     |   8510|
|3918  |                U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                                                                          |    302|
|3919  |                reg_890                                                         |xsdbs_v1_0_2_reg__parameterized218                                                          |     16|
|3920  |                  \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_854                                                                   |     16|
|3921  |                \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                                                                        |     76|
|3922  |                \MU_SRL[10].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized9                                                        |     74|
|3923  |                \MU_SRL[11].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized10                                                       |    106|
|3924  |                \MU_SRL[12].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized11                                                       |     74|
|3925  |                \MU_SRL[13].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized12                                                       |     74|
|3926  |                \MU_SRL[14].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized13                                                       |     74|
|3927  |                \MU_SRL[15].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized14                                                       |     90|
|3928  |                \MU_SRL[16].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized15                                                       |     74|
|3929  |                \MU_SRL[17].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized16                                                       |     74|
|3930  |                \MU_SRL[18].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized17                                                       |     74|
|3931  |                \MU_SRL[19].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized18                                                       |    122|
|3932  |                \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0                                                        |     75|
|3933  |                \MU_SRL[20].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized19                                                       |     74|
|3934  |                \MU_SRL[21].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized20                                                       |     74|
|3935  |                \MU_SRL[22].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized21                                                       |     74|
|3936  |                \MU_SRL[23].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized22                                                       |     90|
|3937  |                \MU_SRL[24].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized23                                                       |     74|
|3938  |                \MU_SRL[25].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized24                                                       |     74|
|3939  |                \MU_SRL[26].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized25                                                       |     74|
|3940  |                \MU_SRL[27].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized26                                                       |    106|
|3941  |                \MU_SRL[28].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized27                                                       |     74|
|3942  |                \MU_SRL[29].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized28                                                       |     74|
|3943  |                \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1                                                        |     75|
|3944  |                \MU_SRL[30].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized29                                                       |     74|
|3945  |                \MU_SRL[31].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized30                                                       |     90|
|3946  |                \MU_SRL[32].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized31                                                       |     74|
|3947  |                \MU_SRL[33].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized32                                                       |     74|
|3948  |                \MU_SRL[34].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized33                                                       |     74|
|3949  |                \MU_SRL[35].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized34                                                       |    122|
|3950  |                \MU_SRL[36].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized35                                                       |     74|
|3951  |                \MU_SRL[37].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized36                                                       |     74|
|3952  |                \MU_SRL[38].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized37                                                       |     74|
|3953  |                \MU_SRL[39].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized38                                                       |     90|
|3954  |                \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2                                                        |    123|
|3955  |                \MU_SRL[40].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized39                                                       |     74|
|3956  |                \MU_SRL[41].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized40                                                       |     74|
|3957  |                \MU_SRL[42].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized41                                                       |     74|
|3958  |                \MU_SRL[43].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized42                                                       |    106|
|3959  |                \MU_SRL[44].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized43                                                       |     74|
|3960  |                \MU_SRL[45].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized44                                                       |     74|
|3961  |                \MU_SRL[46].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized45                                                       |     74|
|3962  |                \MU_SRL[47].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized46                                                       |     90|
|3963  |                \MU_SRL[48].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized47                                                       |     74|
|3964  |                \MU_SRL[49].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized48                                                       |     74|
|3965  |                \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3                                                        |     74|
|3966  |                \MU_SRL[50].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized49                                                       |     74|
|3967  |                \MU_SRL[51].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized50                                                       |    154|
|3968  |                \MU_SRL[52].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized51                                                       |     74|
|3969  |                \MU_SRL[53].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized52                                                       |     74|
|3970  |                \MU_SRL[54].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized53                                                       |     74|
|3971  |                \MU_SRL[55].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized54                                                       |     90|
|3972  |                \MU_SRL[56].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized55                                                       |     74|
|3973  |                \MU_SRL[57].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized56                                                       |     74|
|3974  |                \MU_SRL[58].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized57                                                       |     74|
|3975  |                \MU_SRL[59].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized58                                                       |    106|
|3976  |                \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4                                                        |     74|
|3977  |                \MU_SRL[60].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized59                                                       |     74|
|3978  |                \MU_SRL[61].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized60                                                       |     74|
|3979  |                \MU_SRL[62].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized61                                                       |     74|
|3980  |                \MU_SRL[63].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized62                                                       |     90|
|3981  |                \MU_SRL[64].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized63                                                       |     75|
|3982  |                \MU_SRL[65].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized64                                                       |     74|
|3983  |                \MU_SRL[66].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized65                                                       |     74|
|3984  |                \MU_SRL[67].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized66                                                       |    122|
|3985  |                \MU_SRL[68].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized67                                                       |     74|
|3986  |                \MU_SRL[69].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized68                                                       |     74|
|3987  |                \MU_SRL[6].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5                                                        |     74|
|3988  |                \MU_SRL[70].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized69                                                       |     74|
|3989  |                \MU_SRL[71].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized70                                                       |     90|
|3990  |                \MU_SRL[72].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized71                                                       |     74|
|3991  |                \MU_SRL[73].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized72                                                       |     74|
|3992  |                \MU_SRL[74].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized73                                                       |     74|
|3993  |                \MU_SRL[75].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized74                                                       |    106|
|3994  |                \MU_SRL[76].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized75                                                       |     74|
|3995  |                \MU_SRL[77].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized76                                                       |     74|
|3996  |                \MU_SRL[78].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized77                                                       |     74|
|3997  |                \MU_SRL[79].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized78                                                       |     90|
|3998  |                \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized6                                                        |     90|
|3999  |                \MU_SRL[80].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized79                                                       |     74|
|4000  |                \MU_SRL[81].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized80                                                       |     74|
|4001  |                \MU_SRL[82].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized81                                                       |     74|
|4002  |                \MU_SRL[83].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized82                                                       |    106|
|4003  |                \MU_SRL[84].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized83                                                       |     74|
|4004  |                \MU_SRL[85].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized84                                                       |     74|
|4005  |                \MU_SRL[86].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized85                                                       |     74|
|4006  |                \MU_SRL[87].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized86                                                       |     90|
|4007  |                \MU_SRL[8].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized7                                                        |     74|
|4008  |                \MU_SRL[9].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized8                                                        |     74|
|4009  |                \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized87                                                       |     76|
|4010  |                reg_15                                                          |xsdbs_v1_0_2_reg__parameterized200                                                          |     34|
|4011  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_853                                                                    |     34|
|4012  |                reg_16                                                          |xsdbs_v1_0_2_reg__parameterized201                                                          |     17|
|4013  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_852                                                                    |     17|
|4014  |                reg_17                                                          |xsdbs_v1_0_2_reg__parameterized202                                                          |     18|
|4015  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_851                                                                    |     18|
|4016  |                reg_18                                                          |xsdbs_v1_0_2_reg__parameterized203                                                          |     68|
|4017  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_850                                                                    |     68|
|4018  |                reg_19                                                          |xsdbs_v1_0_2_reg__parameterized204                                                          |     18|
|4019  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_849                                                                    |     18|
|4020  |                reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized205                                                          |     20|
|4021  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_848                                                    |     20|
|4022  |                reg_6                                                           |xsdbs_v1_0_2_reg__parameterized185                                                          |     31|
|4023  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_847                                                                    |     31|
|4024  |                reg_7                                                           |xsdbs_v1_0_2_reg__parameterized186                                                          |     26|
|4025  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0                                                        |     26|
|4026  |                reg_8                                                           |xsdbs_v1_0_2_reg__parameterized187                                                          |      5|
|4027  |                  \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_846                                                                   |      5|
|4028  |                reg_80                                                          |xsdbs_v1_0_2_reg__parameterized206                                                          |     18|
|4029  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_845                                                    |     18|
|4030  |                reg_81                                                          |xsdbs_v1_0_2_reg__parameterized207                                                          |     17|
|4031  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_844                                                                    |     17|
|4032  |                reg_82                                                          |xsdbs_v1_0_2_reg__parameterized208                                                          |     17|
|4033  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1                                                        |     17|
|4034  |                reg_83                                                          |xsdbs_v1_0_2_reg__parameterized209                                                          |     34|
|4035  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_843                                                                    |     34|
|4036  |                reg_84                                                          |xsdbs_v1_0_2_reg__parameterized210                                                          |     56|
|4037  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_842                                                                    |     56|
|4038  |                reg_85                                                          |xsdbs_v1_0_2_reg__parameterized211                                                          |     19|
|4039  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_841                                                                    |     19|
|4040  |                reg_887                                                         |xsdbs_v1_0_2_reg__parameterized213                                                          |      4|
|4041  |                  \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_840                                                                   |      4|
|4042  |                reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized215                                                          |      8|
|4043  |                  \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_839                                                                   |      8|
|4044  |                reg_9                                                           |xsdbs_v1_0_2_reg__parameterized188                                                          |     20|
|4045  |                  \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_838                                                                   |     20|
|4046  |                reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized88                                                       |     86|
|4047  |                reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                                                                     |     20|
|4048  |                  \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                                                                        |     20|
|4049  |                reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0                                                     |     43|
|4050  |                  \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                                                                       |     43|
|4051  |              u_ila_reset_ctrl                                                  |ila_v6_2_6_ila_reset_ctrl                                                                   |     46|
|4052  |                arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection                                                          |      5|
|4053  |                \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                                                                |      7|
|4054  |                \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_834                                                            |      6|
|4055  |                \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_835                                                            |      7|
|4056  |                \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_836                                                            |      6|
|4057  |                halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_837                                                      |      6|
|4058  |              u_trig                                                            |ila_v6_2_6_ila_trigger                                                                      |  16683|
|4059  |                \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                                                                          |    148|
|4060  |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                                                                     |    146|
|4061  |                    DUT                                                         |ltlib_v1_0_0_all_typeA                                                                      |     58|
|4062  |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_823                                                            |      5|
|4063  |                      \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE            |ltlib_v1_0_0_all_typeA_slice__parameterized0_824                                            |      6|
|4064  |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_825                                                            |      5|
|4065  |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_826                                                            |      5|
|4066  |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_827                                                            |      5|
|4067  |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_828                                                            |      5|
|4068  |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_829                                                            |      5|
|4069  |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_830                                                            |      5|
|4070  |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_831                                                            |      5|
|4071  |                      \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_832                                                            |      5|
|4072  |                      \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_833                                                            |      5|
|4073  |                U_TM                                                            |ila_v6_2_6_ila_trig_match                                                                   |  16534|
|4074  |                  \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0                                                          |    236|
|4075  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_813                                                 |    235|
|4076  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_814                                                  |     43|
|4077  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_815                                                            |      5|
|4078  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_816                                                            |      5|
|4079  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_817                                                            |      5|
|4080  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_818                                                            |      5|
|4081  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_819                                                            |      5|
|4082  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_820                                                            |      5|
|4083  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_821                                                            |      5|
|4084  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_822                                            |      6|
|4085  |                  \N_DDR_MODE.G_NMU[10].U_M                                     |ltlib_v1_0_0_match__parameterized1                                                          |     33|
|4086  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_810                                                 |     32|
|4087  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_811                                                  |      8|
|4088  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_812                                            |      6|
|4089  |                  \N_DDR_MODE.G_NMU[11].U_M                                     |ltlib_v1_0_0_match__parameterized1_0                                                        |     33|
|4090  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_807                                                 |     32|
|4091  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_808                                                  |      8|
|4092  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_809                                            |      6|
|4093  |                  \N_DDR_MODE.G_NMU[12].U_M                                     |ltlib_v1_0_0_match__parameterized2                                                          |    149|
|4094  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_800                                                 |    148|
|4095  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2_801                                                  |     28|
|4096  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_802                                                            |      5|
|4097  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_803                                                            |      5|
|4098  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_804                                                            |      5|
|4099  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_805                                                            |      5|
|4100  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_806                                            |      6|
|4101  |                  \N_DDR_MODE.G_NMU[13].U_M                                     |ltlib_v1_0_0_match__parameterized3                                                          |     12|
|4102  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_797                                                 |     11|
|4103  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_798                                                  |      8|
|4104  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_799                                            |      6|
|4105  |                  \N_DDR_MODE.G_NMU[14].U_M                                     |ltlib_v1_0_0_match__parameterized3_1                                                        |     12|
|4106  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_794                                                 |     11|
|4107  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_795                                                  |      8|
|4108  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_796                                            |      6|
|4109  |                  \N_DDR_MODE.G_NMU[15].U_M                                     |ltlib_v1_0_0_match__parameterized3_2                                                        |     12|
|4110  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_791                                                 |     11|
|4111  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_792                                                  |      8|
|4112  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_793                                            |      6|
|4113  |                  \N_DDR_MODE.G_NMU[16].U_M                                     |ltlib_v1_0_0_match__parameterized4                                                          |     15|
|4114  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_788                                                 |     14|
|4115  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_789                                                  |      8|
|4116  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_790                                            |      6|
|4117  |                  \N_DDR_MODE.G_NMU[17].U_M                                     |ltlib_v1_0_0_match__parameterized5                                                          |    120|
|4118  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized5_782                                                 |    119|
|4119  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized3_783                                                  |     23|
|4120  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_784                                                            |      5|
|4121  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_785                                                            |      5|
|4122  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_786                                                            |      5|
|4123  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_787                                            |      6|
|4124  |                  \N_DDR_MODE.G_NMU[18].U_M                                     |ltlib_v1_0_0_match__parameterized1_3                                                        |     33|
|4125  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_779                                                 |     32|
|4126  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_780                                                  |      8|
|4127  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_781                                            |      6|
|4128  |                  \N_DDR_MODE.G_NMU[19].U_M                                     |ltlib_v1_0_0_match__parameterized6                                                          |     18|
|4129  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_776                                                 |     17|
|4130  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_777                                                  |      8|
|4131  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_778                                            |      6|
|4132  |                  \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized1_4                                                        |     33|
|4133  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_773                                                 |     32|
|4134  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_774                                                  |      8|
|4135  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_775                                            |      6|
|4136  |                  \N_DDR_MODE.G_NMU[20].U_M                                     |ltlib_v1_0_0_match__parameterized4_5                                                        |     15|
|4137  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_770                                                 |     14|
|4138  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_771                                                  |      8|
|4139  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_772                                            |      6|
|4140  |                  \N_DDR_MODE.G_NMU[21].U_M                                     |ltlib_v1_0_0_match__parameterized5_6                                                        |    120|
|4141  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized5                                                     |    119|
|4142  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized3                                                      |     23|
|4143  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_766                                                            |      5|
|4144  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_767                                                            |      5|
|4145  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_768                                                            |      5|
|4146  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_769                                            |      6|
|4147  |                  \N_DDR_MODE.G_NMU[22].U_M                                     |ltlib_v1_0_0_match__parameterized1_7                                                        |     33|
|4148  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_763                                                 |     32|
|4149  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_764                                                  |      8|
|4150  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_765                                            |      6|
|4151  |                  \N_DDR_MODE.G_NMU[23].U_M                                     |ltlib_v1_0_0_match__parameterized6_8                                                        |     18|
|4152  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_760                                                 |     17|
|4153  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_761                                                  |      8|
|4154  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_762                                            |      6|
|4155  |                  \N_DDR_MODE.G_NMU[24].U_M                                     |ltlib_v1_0_0_match__parameterized4_9                                                        |     15|
|4156  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_757                                                 |     14|
|4157  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_758                                                  |      8|
|4158  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_759                                            |      6|
|4159  |                  \N_DDR_MODE.G_NMU[25].U_M                                     |ltlib_v1_0_0_match__parameterized4_10                                                       |     15|
|4160  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_754                                                 |     14|
|4161  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_755                                                  |      8|
|4162  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_756                                            |      6|
|4163  |                  \N_DDR_MODE.G_NMU[26].U_M                                     |ltlib_v1_0_0_match__parameterized7                                                          |    468|
|4164  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized7_736                                                 |    467|
|4165  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized4_737                                                  |     83|
|4166  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_738                                                            |      5|
|4167  |                        \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_739                                                            |      5|
|4168  |                        \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_740                                                            |      5|
|4169  |                        \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_741                                                            |      5|
|4170  |                        \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_742                                                            |      5|
|4171  |                        \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_743                                                            |      5|
|4172  |                        \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_744                                            |      6|
|4173  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_745                                                            |      5|
|4174  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_746                                                            |      5|
|4175  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_747                                                            |      5|
|4176  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_748                                                            |      5|
|4177  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_749                                                            |      5|
|4178  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_750                                                            |      5|
|4179  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_751                                                            |      5|
|4180  |                        \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_752                                                            |      5|
|4181  |                        \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_753                                                            |      5|
|4182  |                  \N_DDR_MODE.G_NMU[27].U_M                                     |ltlib_v1_0_0_match__parameterized7_11                                                       |    468|
|4183  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized7                                                     |    467|
|4184  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized4                                                      |     83|
|4185  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_720                                                            |      5|
|4186  |                        \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_721                                                            |      5|
|4187  |                        \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_722                                                            |      5|
|4188  |                        \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_723                                                            |      5|
|4189  |                        \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_724                                                            |      5|
|4190  |                        \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_725                                                            |      5|
|4191  |                        \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_726                                            |      6|
|4192  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_727                                                            |      5|
|4193  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_728                                                            |      5|
|4194  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_729                                                            |      5|
|4195  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_730                                                            |      5|
|4196  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_731                                                            |      5|
|4197  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_732                                                            |      5|
|4198  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_733                                                            |      5|
|4199  |                        \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_734                                                            |      5|
|4200  |                        \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_735                                                            |      5|
|4201  |                  \N_DDR_MODE.G_NMU[28].U_M                                     |ltlib_v1_0_0_match__parameterized8                                                          |     62|
|4202  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized8                                                     |     61|
|4203  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized5                                                      |     13|
|4204  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_718                                                            |      5|
|4205  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_719                                            |      6|
|4206  |                  \N_DDR_MODE.G_NMU[29].U_M                                     |ltlib_v1_0_0_match__parameterized4_12                                                       |     15|
|4207  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_715                                                 |     14|
|4208  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_716                                                  |      8|
|4209  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_717                                            |      6|
|4210  |                  \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized1_13                                                       |     33|
|4211  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_712                                                 |     32|
|4212  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_713                                                  |      8|
|4213  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_714                                            |      6|
|4214  |                  \N_DDR_MODE.G_NMU[30].U_M                                     |ltlib_v1_0_0_match__parameterized6_14                                                       |     18|
|4215  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_709                                                 |     17|
|4216  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_710                                                  |      8|
|4217  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_711                                            |      6|
|4218  |                  \N_DDR_MODE.G_NMU[31].U_M                                     |ltlib_v1_0_0_match__parameterized4_15                                                       |     15|
|4219  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_706                                                 |     14|
|4220  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_707                                                  |      8|
|4221  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_708                                            |      6|
|4222  |                  \N_DDR_MODE.G_NMU[32].U_M                                     |ltlib_v1_0_0_match__parameterized4_16                                                       |     15|
|4223  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_703                                                 |     14|
|4224  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_704                                                  |      8|
|4225  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_705                                            |      6|
|4226  |                  \N_DDR_MODE.G_NMU[33].U_M                                     |ltlib_v1_0_0_match__parameterized6_17                                                       |     18|
|4227  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_700                                                 |     17|
|4228  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_701                                                  |      8|
|4229  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_702                                            |      6|
|4230  |                  \N_DDR_MODE.G_NMU[34].U_M                                     |ltlib_v1_0_0_match__parameterized4_18                                                       |     15|
|4231  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_697                                                 |     14|
|4232  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_698                                                  |      8|
|4233  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_699                                            |      6|
|4234  |                  \N_DDR_MODE.G_NMU[35].U_M                                     |ltlib_v1_0_0_match__parameterized0_19                                                       |    236|
|4235  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_687                                                 |    235|
|4236  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_688                                                  |     43|
|4237  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_689                                                            |      5|
|4238  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_690                                                            |      5|
|4239  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_691                                                            |      5|
|4240  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_692                                                            |      5|
|4241  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_693                                                            |      5|
|4242  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_694                                                            |      5|
|4243  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_695                                                            |      5|
|4244  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_696                                            |      6|
|4245  |                  \N_DDR_MODE.G_NMU[36].U_M                                     |ltlib_v1_0_0_match__parameterized1_20                                                       |     33|
|4246  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_684                                                 |     32|
|4247  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_685                                                  |      8|
|4248  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_686                                            |      6|
|4249  |                  \N_DDR_MODE.G_NMU[37].U_M                                     |ltlib_v1_0_0_match__parameterized6_21                                                       |     18|
|4250  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_681                                                 |     17|
|4251  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_682                                                  |      8|
|4252  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_683                                            |      6|
|4253  |                  \N_DDR_MODE.G_NMU[38].U_M                                     |ltlib_v1_0_0_match__parameterized4_22                                                       |     15|
|4254  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_678                                                 |     14|
|4255  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_679                                                  |      8|
|4256  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_680                                            |      6|
|4257  |                  \N_DDR_MODE.G_NMU[39].U_M                                     |ltlib_v1_0_0_match__parameterized0_23                                                       |    236|
|4258  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_668                                                 |    235|
|4259  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_669                                                  |     43|
|4260  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_670                                                            |      5|
|4261  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_671                                                            |      5|
|4262  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_672                                                            |      5|
|4263  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_673                                                            |      5|
|4264  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_674                                                            |      5|
|4265  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_675                                                            |      5|
|4266  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_676                                                            |      5|
|4267  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_677                                            |      6|
|4268  |                  \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized1_24                                                       |     33|
|4269  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_665                                                 |     32|
|4270  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_666                                                  |      8|
|4271  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_667                                            |      6|
|4272  |                  \N_DDR_MODE.G_NMU[40].U_M                                     |ltlib_v1_0_0_match__parameterized1_25                                                       |     33|
|4273  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_662                                                 |     32|
|4274  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_663                                                  |      8|
|4275  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_664                                            |      6|
|4276  |                  \N_DDR_MODE.G_NMU[41].U_M                                     |ltlib_v1_0_0_match__parameterized6_26                                                       |     18|
|4277  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_659                                                 |     17|
|4278  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_660                                                  |      8|
|4279  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_661                                            |      6|
|4280  |                  \N_DDR_MODE.G_NMU[42].U_M                                     |ltlib_v1_0_0_match__parameterized4_27                                                       |     15|
|4281  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_656                                                 |     14|
|4282  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_657                                                  |      8|
|4283  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_658                                            |      6|
|4284  |                  \N_DDR_MODE.G_NMU[43].U_M                                     |ltlib_v1_0_0_match__parameterized4_28                                                       |     15|
|4285  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_653                                                 |     14|
|4286  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_654                                                  |      8|
|4287  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_655                                            |      6|
|4288  |                  \N_DDR_MODE.G_NMU[44].U_M                                     |ltlib_v1_0_0_match__parameterized9                                                          |   1860|
|4289  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized9_587                                                 |   1859|
|4290  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized6_588                                                  |    323|
|4291  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_589                                                            |      5|
|4292  |                        \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_590                                                            |      5|
|4293  |                        \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_591                                                            |      5|
|4294  |                        \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_592                                                            |      5|
|4295  |                        \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_593                                                            |      5|
|4296  |                        \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_594                                                            |      5|
|4297  |                        \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_595                                                            |      5|
|4298  |                        \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_596                                                            |      5|
|4299  |                        \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_597                                                            |      5|
|4300  |                        \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_598                                                            |      5|
|4301  |                        \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_599                                                            |      5|
|4302  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_600                                                            |      5|
|4303  |                        \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_601                                                            |      5|
|4304  |                        \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_602                                                            |      5|
|4305  |                        \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_603                                                            |      5|
|4306  |                        \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_604                                                            |      5|
|4307  |                        \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_605                                                            |      5|
|4308  |                        \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_606                                                            |      5|
|4309  |                        \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_607                                                            |      5|
|4310  |                        \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_608                                                            |      5|
|4311  |                        \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_609                                                            |      5|
|4312  |                        \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_610                                                            |      5|
|4313  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_611                                                            |      5|
|4314  |                        \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_612                                                            |      5|
|4315  |                        \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_613                                                            |      5|
|4316  |                        \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_614                                                            |      5|
|4317  |                        \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_615                                                            |      5|
|4318  |                        \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_616                                                            |      5|
|4319  |                        \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_617                                                            |      5|
|4320  |                        \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_618                                                            |      5|
|4321  |                        \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_619                                                            |      5|
|4322  |                        \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_620                                                            |      5|
|4323  |                        \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_621                                                            |      5|
|4324  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_622                                                            |      5|
|4325  |                        \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_623                                                            |      5|
|4326  |                        \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_624                                                            |      5|
|4327  |                        \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_625                                                            |      5|
|4328  |                        \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_626                                                            |      5|
|4329  |                        \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_627                                                            |      5|
|4330  |                        \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_628                                                            |      5|
|4331  |                        \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_629                                                            |      5|
|4332  |                        \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_630                                                            |      5|
|4333  |                        \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_631                                                            |      5|
|4334  |                        \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_632                                                            |      5|
|4335  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_633                                                            |      5|
|4336  |                        \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_634                                                            |      5|
|4337  |                        \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_635                                                            |      5|
|4338  |                        \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_636                                                            |      5|
|4339  |                        \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_637                                                            |      5|
|4340  |                        \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_638                                                            |      5|
|4341  |                        \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_639                                                            |      5|
|4342  |                        \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_640                                                            |      5|
|4343  |                        \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_641                                                            |      5|
|4344  |                        \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_642                                                            |      5|
|4345  |                        \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_643                                                            |      5|
|4346  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_644                                                            |      5|
|4347  |                        \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_645                                                            |      5|
|4348  |                        \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_646                                                            |      5|
|4349  |                        \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_647                                                            |      5|
|4350  |                        \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_648                                            |      6|
|4351  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_649                                                            |      5|
|4352  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_650                                                            |      5|
|4353  |                        \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_651                                                            |      5|
|4354  |                        \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_652                                                            |      5|
|4355  |                  \N_DDR_MODE.G_NMU[45].U_M                                     |ltlib_v1_0_0_match__parameterized9_29                                                       |   1860|
|4356  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized9_521                                                 |   1859|
|4357  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized6_522                                                  |    323|
|4358  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_523                                                            |      5|
|4359  |                        \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_524                                                            |      5|
|4360  |                        \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_525                                                            |      5|
|4361  |                        \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_526                                                            |      5|
|4362  |                        \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_527                                                            |      5|
|4363  |                        \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_528                                                            |      5|
|4364  |                        \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_529                                                            |      5|
|4365  |                        \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_530                                                            |      5|
|4366  |                        \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_531                                                            |      5|
|4367  |                        \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_532                                                            |      5|
|4368  |                        \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_533                                                            |      5|
|4369  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_534                                                            |      5|
|4370  |                        \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_535                                                            |      5|
|4371  |                        \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_536                                                            |      5|
|4372  |                        \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_537                                                            |      5|
|4373  |                        \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_538                                                            |      5|
|4374  |                        \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_539                                                            |      5|
|4375  |                        \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_540                                                            |      5|
|4376  |                        \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_541                                                            |      5|
|4377  |                        \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_542                                                            |      5|
|4378  |                        \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_543                                                            |      5|
|4379  |                        \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_544                                                            |      5|
|4380  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_545                                                            |      5|
|4381  |                        \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_546                                                            |      5|
|4382  |                        \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_547                                                            |      5|
|4383  |                        \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_548                                                            |      5|
|4384  |                        \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_549                                                            |      5|
|4385  |                        \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_550                                                            |      5|
|4386  |                        \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_551                                                            |      5|
|4387  |                        \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_552                                                            |      5|
|4388  |                        \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_553                                                            |      5|
|4389  |                        \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_554                                                            |      5|
|4390  |                        \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_555                                                            |      5|
|4391  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_556                                                            |      5|
|4392  |                        \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_557                                                            |      5|
|4393  |                        \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_558                                                            |      5|
|4394  |                        \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_559                                                            |      5|
|4395  |                        \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_560                                                            |      5|
|4396  |                        \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_561                                                            |      5|
|4397  |                        \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_562                                                            |      5|
|4398  |                        \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_563                                                            |      5|
|4399  |                        \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_564                                                            |      5|
|4400  |                        \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_565                                                            |      5|
|4401  |                        \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_566                                                            |      5|
|4402  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_567                                                            |      5|
|4403  |                        \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_568                                                            |      5|
|4404  |                        \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_569                                                            |      5|
|4405  |                        \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_570                                                            |      5|
|4406  |                        \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_571                                                            |      5|
|4407  |                        \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_572                                                            |      5|
|4408  |                        \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_573                                                            |      5|
|4409  |                        \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_574                                                            |      5|
|4410  |                        \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_575                                                            |      5|
|4411  |                        \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_576                                                            |      5|
|4412  |                        \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_577                                                            |      5|
|4413  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_578                                                            |      5|
|4414  |                        \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_579                                                            |      5|
|4415  |                        \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_580                                                            |      5|
|4416  |                        \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_581                                                            |      5|
|4417  |                        \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_582                                            |      6|
|4418  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_583                                                            |      5|
|4419  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_584                                                            |      5|
|4420  |                        \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_585                                                            |      5|
|4421  |                        \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_586                                                            |      5|
|4422  |                  \N_DDR_MODE.G_NMU[46].U_M                                     |ltlib_v1_0_0_match__parameterized0_30                                                       |    236|
|4423  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_511                                                 |    235|
|4424  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_512                                                  |     43|
|4425  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_513                                                            |      5|
|4426  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_514                                                            |      5|
|4427  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_515                                                            |      5|
|4428  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_516                                                            |      5|
|4429  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_517                                                            |      5|
|4430  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_518                                                            |      5|
|4431  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_519                                                            |      5|
|4432  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_520                                            |      6|
|4433  |                  \N_DDR_MODE.G_NMU[47].U_M                                     |ltlib_v1_0_0_match__parameterized4_31                                                       |     15|
|4434  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_508                                                 |     14|
|4435  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_509                                                  |      8|
|4436  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_510                                            |      6|
|4437  |                  \N_DDR_MODE.G_NMU[48].U_M                                     |ltlib_v1_0_0_match__parameterized6_32                                                       |     18|
|4438  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_505                                                 |     17|
|4439  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_506                                                  |      8|
|4440  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_507                                            |      6|
|4441  |                  \N_DDR_MODE.G_NMU[49].U_M                                     |ltlib_v1_0_0_match__parameterized4_33                                                       |     15|
|4442  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_502                                                 |     14|
|4443  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_503                                                  |      8|
|4444  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_504                                            |      6|
|4445  |                  \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized2_34                                                       |    149|
|4446  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2                                                     |    148|
|4447  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized2                                                      |     28|
|4448  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_497                                                            |      5|
|4449  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_498                                                            |      5|
|4450  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_499                                                            |      5|
|4451  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_500                                                            |      5|
|4452  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_501                                            |      6|
|4453  |                  \N_DDR_MODE.G_NMU[50].U_M                                     |ltlib_v1_0_0_match__parameterized4_35                                                       |     15|
|4454  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_494                                                 |     14|
|4455  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_495                                                  |      8|
|4456  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_496                                            |      6|
|4457  |                  \N_DDR_MODE.G_NMU[51].U_M                                     |ltlib_v1_0_0_match__parameterized6_36                                                       |     18|
|4458  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_491                                                 |     17|
|4459  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_492                                                  |      8|
|4460  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_493                                            |      6|
|4461  |                  \N_DDR_MODE.G_NMU[52].U_M                                     |ltlib_v1_0_0_match__parameterized4_37                                                       |     15|
|4462  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_488                                                 |     14|
|4463  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_489                                                  |      8|
|4464  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_490                                            |      6|
|4465  |                  \N_DDR_MODE.G_NMU[53].U_M                                     |ltlib_v1_0_0_match__parameterized0_38                                                       |    236|
|4466  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_478                                                 |    235|
|4467  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_479                                                  |     43|
|4468  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_480                                                            |      5|
|4469  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_481                                                            |      5|
|4470  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_482                                                            |      5|
|4471  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_483                                                            |      5|
|4472  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_484                                                            |      5|
|4473  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_485                                                            |      5|
|4474  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_486                                                            |      5|
|4475  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_487                                            |      6|
|4476  |                  \N_DDR_MODE.G_NMU[54].U_M                                     |ltlib_v1_0_0_match__parameterized1_39                                                       |     33|
|4477  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_475                                                 |     32|
|4478  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_476                                                  |      8|
|4479  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_477                                            |      6|
|4480  |                  \N_DDR_MODE.G_NMU[55].U_M                                     |ltlib_v1_0_0_match__parameterized6_40                                                       |     18|
|4481  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_472                                                 |     17|
|4482  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_473                                                  |      8|
|4483  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_474                                            |      6|
|4484  |                  \N_DDR_MODE.G_NMU[56].U_M                                     |ltlib_v1_0_0_match__parameterized4_41                                                       |     15|
|4485  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_469                                                 |     14|
|4486  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_470                                                  |      8|
|4487  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_471                                            |      6|
|4488  |                  \N_DDR_MODE.G_NMU[57].U_M                                     |ltlib_v1_0_0_match__parameterized0_42                                                       |    236|
|4489  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_459                                                 |    235|
|4490  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_460                                                  |     43|
|4491  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_461                                                            |      5|
|4492  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_462                                                            |      5|
|4493  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_463                                                            |      5|
|4494  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_464                                                            |      5|
|4495  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_465                                                            |      5|
|4496  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_466                                                            |      5|
|4497  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_467                                                            |      5|
|4498  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_468                                            |      6|
|4499  |                  \N_DDR_MODE.G_NMU[58].U_M                                     |ltlib_v1_0_0_match__parameterized1_43                                                       |     33|
|4500  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_456                                                 |     32|
|4501  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_457                                                  |      8|
|4502  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_458                                            |      6|
|4503  |                  \N_DDR_MODE.G_NMU[59].U_M                                     |ltlib_v1_0_0_match__parameterized6_44                                                       |     18|
|4504  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_453                                                 |     17|
|4505  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_454                                                  |      8|
|4506  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_455                                            |      6|
|4507  |                  \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized3_45                                                       |     12|
|4508  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_450                                                 |     11|
|4509  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_451                                                  |      8|
|4510  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_452                                            |      6|
|4511  |                  \N_DDR_MODE.G_NMU[60].U_M                                     |ltlib_v1_0_0_match__parameterized4_46                                                       |     15|
|4512  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_447                                                 |     14|
|4513  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_448                                                  |      8|
|4514  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_449                                            |      6|
|4515  |                  \N_DDR_MODE.G_NMU[61].U_M                                     |ltlib_v1_0_0_match__parameterized4_47                                                       |     15|
|4516  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_444                                                 |     14|
|4517  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_445                                                  |      8|
|4518  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_446                                            |      6|
|4519  |                  \N_DDR_MODE.G_NMU[62].U_M                                     |ltlib_v1_0_0_match__parameterized9_48                                                       |   1860|
|4520  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized9_378                                                 |   1859|
|4521  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized6_379                                                  |    323|
|4522  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_380                                                            |      5|
|4523  |                        \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_381                                                            |      5|
|4524  |                        \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_382                                                            |      5|
|4525  |                        \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_383                                                            |      5|
|4526  |                        \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_384                                                            |      5|
|4527  |                        \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_385                                                            |      5|
|4528  |                        \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_386                                                            |      5|
|4529  |                        \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_387                                                            |      5|
|4530  |                        \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_388                                                            |      5|
|4531  |                        \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_389                                                            |      5|
|4532  |                        \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_390                                                            |      5|
|4533  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_391                                                            |      5|
|4534  |                        \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_392                                                            |      5|
|4535  |                        \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_393                                                            |      5|
|4536  |                        \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_394                                                            |      5|
|4537  |                        \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_395                                                            |      5|
|4538  |                        \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_396                                                            |      5|
|4539  |                        \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_397                                                            |      5|
|4540  |                        \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_398                                                            |      5|
|4541  |                        \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_399                                                            |      5|
|4542  |                        \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_400                                                            |      5|
|4543  |                        \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_401                                                            |      5|
|4544  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_402                                                            |      5|
|4545  |                        \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_403                                                            |      5|
|4546  |                        \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_404                                                            |      5|
|4547  |                        \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_405                                                            |      5|
|4548  |                        \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_406                                                            |      5|
|4549  |                        \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_407                                                            |      5|
|4550  |                        \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_408                                                            |      5|
|4551  |                        \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_409                                                            |      5|
|4552  |                        \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_410                                                            |      5|
|4553  |                        \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_411                                                            |      5|
|4554  |                        \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_412                                                            |      5|
|4555  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_413                                                            |      5|
|4556  |                        \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_414                                                            |      5|
|4557  |                        \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_415                                                            |      5|
|4558  |                        \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_416                                                            |      5|
|4559  |                        \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_417                                                            |      5|
|4560  |                        \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_418                                                            |      5|
|4561  |                        \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_419                                                            |      5|
|4562  |                        \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_420                                                            |      5|
|4563  |                        \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_421                                                            |      5|
|4564  |                        \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_422                                                            |      5|
|4565  |                        \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_423                                                            |      5|
|4566  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_424                                                            |      5|
|4567  |                        \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_425                                                            |      5|
|4568  |                        \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_426                                                            |      5|
|4569  |                        \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_427                                                            |      5|
|4570  |                        \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_428                                                            |      5|
|4571  |                        \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_429                                                            |      5|
|4572  |                        \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_430                                                            |      5|
|4573  |                        \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_431                                                            |      5|
|4574  |                        \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_432                                                            |      5|
|4575  |                        \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_433                                                            |      5|
|4576  |                        \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_434                                                            |      5|
|4577  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_435                                                            |      5|
|4578  |                        \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_436                                                            |      5|
|4579  |                        \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_437                                                            |      5|
|4580  |                        \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_438                                                            |      5|
|4581  |                        \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_439                                            |      6|
|4582  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_440                                                            |      5|
|4583  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_441                                                            |      5|
|4584  |                        \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_442                                                            |      5|
|4585  |                        \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_443                                                            |      5|
|4586  |                  \N_DDR_MODE.G_NMU[63].U_M                                     |ltlib_v1_0_0_match__parameterized9_49                                                       |   1860|
|4587  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized9_312                                                 |   1859|
|4588  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized6_313                                                  |    323|
|4589  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_314                                                            |      5|
|4590  |                        \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_315                                                            |      5|
|4591  |                        \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_316                                                            |      5|
|4592  |                        \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_317                                                            |      5|
|4593  |                        \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_318                                                            |      5|
|4594  |                        \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_319                                                            |      5|
|4595  |                        \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_320                                                            |      5|
|4596  |                        \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_321                                                            |      5|
|4597  |                        \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_322                                                            |      5|
|4598  |                        \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_323                                                            |      5|
|4599  |                        \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_324                                                            |      5|
|4600  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_325                                                            |      5|
|4601  |                        \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_326                                                            |      5|
|4602  |                        \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_327                                                            |      5|
|4603  |                        \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_328                                                            |      5|
|4604  |                        \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_329                                                            |      5|
|4605  |                        \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_330                                                            |      5|
|4606  |                        \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_331                                                            |      5|
|4607  |                        \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_332                                                            |      5|
|4608  |                        \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_333                                                            |      5|
|4609  |                        \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_334                                                            |      5|
|4610  |                        \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_335                                                            |      5|
|4611  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_336                                                            |      5|
|4612  |                        \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_337                                                            |      5|
|4613  |                        \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_338                                                            |      5|
|4614  |                        \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_339                                                            |      5|
|4615  |                        \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_340                                                            |      5|
|4616  |                        \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_341                                                            |      5|
|4617  |                        \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_342                                                            |      5|
|4618  |                        \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_343                                                            |      5|
|4619  |                        \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_344                                                            |      5|
|4620  |                        \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_345                                                            |      5|
|4621  |                        \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_346                                                            |      5|
|4622  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_347                                                            |      5|
|4623  |                        \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_348                                                            |      5|
|4624  |                        \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_349                                                            |      5|
|4625  |                        \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_350                                                            |      5|
|4626  |                        \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_351                                                            |      5|
|4627  |                        \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_352                                                            |      5|
|4628  |                        \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_353                                                            |      5|
|4629  |                        \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_354                                                            |      5|
|4630  |                        \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_355                                                            |      5|
|4631  |                        \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_356                                                            |      5|
|4632  |                        \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_357                                                            |      5|
|4633  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_358                                                            |      5|
|4634  |                        \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_359                                                            |      5|
|4635  |                        \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_360                                                            |      5|
|4636  |                        \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_361                                                            |      5|
|4637  |                        \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_362                                                            |      5|
|4638  |                        \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_363                                                            |      5|
|4639  |                        \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_364                                                            |      5|
|4640  |                        \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_365                                                            |      5|
|4641  |                        \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_366                                                            |      5|
|4642  |                        \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_367                                                            |      5|
|4643  |                        \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_368                                                            |      5|
|4644  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_369                                                            |      5|
|4645  |                        \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_370                                                            |      5|
|4646  |                        \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_371                                                            |      5|
|4647  |                        \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_372                                                            |      5|
|4648  |                        \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_373                                            |      6|
|4649  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_374                                                            |      5|
|4650  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_375                                                            |      5|
|4651  |                        \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_376                                                            |      5|
|4652  |                        \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_377                                                            |      5|
|4653  |                  \N_DDR_MODE.G_NMU[64].U_M                                     |ltlib_v1_0_0_match__parameterized0_50                                                       |    236|
|4654  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_302                                                 |    235|
|4655  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_303                                                  |     43|
|4656  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_304                                                            |      5|
|4657  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_305                                                            |      5|
|4658  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_306                                                            |      5|
|4659  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_307                                                            |      5|
|4660  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_308                                                            |      5|
|4661  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_309                                                            |      5|
|4662  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_310                                                            |      5|
|4663  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_311                                            |      6|
|4664  |                  \N_DDR_MODE.G_NMU[65].U_M                                     |ltlib_v1_0_0_match__parameterized4_51                                                       |     15|
|4665  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_299                                                 |     14|
|4666  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_300                                                  |      8|
|4667  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_301                                            |      6|
|4668  |                  \N_DDR_MODE.G_NMU[66].U_M                                     |ltlib_v1_0_0_match__parameterized6_52                                                       |     18|
|4669  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_296                                                 |     17|
|4670  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_297                                                  |      8|
|4671  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_298                                            |      6|
|4672  |                  \N_DDR_MODE.G_NMU[67].U_M                                     |ltlib_v1_0_0_match__parameterized4_53                                                       |     15|
|4673  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_293                                                 |     14|
|4674  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_294                                                  |      8|
|4675  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_295                                            |      6|
|4676  |                  \N_DDR_MODE.G_NMU[68].U_M                                     |ltlib_v1_0_0_match__parameterized4_54                                                       |     15|
|4677  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_290                                                 |     14|
|4678  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_291                                                  |      8|
|4679  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_292                                            |      6|
|4680  |                  \N_DDR_MODE.G_NMU[69].U_M                                     |ltlib_v1_0_0_match__parameterized6_55                                                       |     18|
|4681  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_287                                                 |     17|
|4682  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_288                                                  |      8|
|4683  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_289                                            |      6|
|4684  |                  \N_DDR_MODE.G_NMU[6].U_M                                      |ltlib_v1_0_0_match__parameterized3_56                                                       |     12|
|4685  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_284                                                 |     11|
|4686  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_285                                                  |      8|
|4687  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_286                                            |      6|
|4688  |                  \N_DDR_MODE.G_NMU[70].U_M                                     |ltlib_v1_0_0_match__parameterized4_57                                                       |     15|
|4689  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_281                                                 |     14|
|4690  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_282                                                  |      8|
|4691  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_283                                            |      6|
|4692  |                  \N_DDR_MODE.G_NMU[71].U_M                                     |ltlib_v1_0_0_match__parameterized0_58                                                       |    236|
|4693  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_271                                                 |    235|
|4694  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_272                                                  |     43|
|4695  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_273                                                            |      5|
|4696  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_274                                                            |      5|
|4697  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_275                                                            |      5|
|4698  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_276                                                            |      5|
|4699  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_277                                                            |      5|
|4700  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_278                                                            |      5|
|4701  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_279                                                            |      5|
|4702  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_280                                            |      6|
|4703  |                  \N_DDR_MODE.G_NMU[72].U_M                                     |ltlib_v1_0_0_match__parameterized1_59                                                       |     33|
|4704  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_268                                                 |     32|
|4705  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_269                                                  |      8|
|4706  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_270                                            |      6|
|4707  |                  \N_DDR_MODE.G_NMU[73].U_M                                     |ltlib_v1_0_0_match__parameterized6_60                                                       |     18|
|4708  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_265                                                 |     17|
|4709  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_266                                                  |      8|
|4710  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_267                                            |      6|
|4711  |                  \N_DDR_MODE.G_NMU[74].U_M                                     |ltlib_v1_0_0_match__parameterized4_61                                                       |     15|
|4712  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_262                                                 |     14|
|4713  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_263                                                  |      8|
|4714  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_264                                            |      6|
|4715  |                  \N_DDR_MODE.G_NMU[75].U_M                                     |ltlib_v1_0_0_match__parameterized0_62                                                       |    236|
|4716  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_252                                                 |    235|
|4717  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_253                                                  |     43|
|4718  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_254                                                            |      5|
|4719  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_255                                                            |      5|
|4720  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_256                                                            |      5|
|4721  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_257                                                            |      5|
|4722  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_258                                                            |      5|
|4723  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_259                                                            |      5|
|4724  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_260                                                            |      5|
|4725  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_261                                            |      6|
|4726  |                  \N_DDR_MODE.G_NMU[76].U_M                                     |ltlib_v1_0_0_match__parameterized1_63                                                       |     33|
|4727  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_249                                                 |     32|
|4728  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_250                                                  |      8|
|4729  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_251                                            |      6|
|4730  |                  \N_DDR_MODE.G_NMU[77].U_M                                     |ltlib_v1_0_0_match__parameterized6_64                                                       |     18|
|4731  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_246                                                 |     17|
|4732  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_247                                                  |      8|
|4733  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_248                                            |      6|
|4734  |                  \N_DDR_MODE.G_NMU[78].U_M                                     |ltlib_v1_0_0_match__parameterized4_65                                                       |     15|
|4735  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_243                                                 |     14|
|4736  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_244                                                  |      8|
|4737  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_245                                            |      6|
|4738  |                  \N_DDR_MODE.G_NMU[79].U_M                                     |ltlib_v1_0_0_match__parameterized4_66                                                       |     15|
|4739  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_240                                                 |     14|
|4740  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_241                                                  |      8|
|4741  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_242                                            |      6|
|4742  |                  \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized3_67                                                       |     12|
|4743  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3                                                     |     11|
|4744  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_238                                                  |      8|
|4745  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_239                                            |      6|
|4746  |                  \N_DDR_MODE.G_NMU[80].U_M                                     |ltlib_v1_0_0_match__parameterized9_68                                                       |   1860|
|4747  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized9_172                                                 |   1859|
|4748  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized6_173                                                  |    323|
|4749  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_174                                                            |      5|
|4750  |                        \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_175                                                            |      5|
|4751  |                        \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_176                                                            |      5|
|4752  |                        \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_177                                                            |      5|
|4753  |                        \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_178                                                            |      5|
|4754  |                        \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_179                                                            |      5|
|4755  |                        \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_180                                                            |      5|
|4756  |                        \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_181                                                            |      5|
|4757  |                        \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_182                                                            |      5|
|4758  |                        \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_183                                                            |      5|
|4759  |                        \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_184                                                            |      5|
|4760  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_185                                                            |      5|
|4761  |                        \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_186                                                            |      5|
|4762  |                        \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_187                                                            |      5|
|4763  |                        \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_188                                                            |      5|
|4764  |                        \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_189                                                            |      5|
|4765  |                        \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_190                                                            |      5|
|4766  |                        \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_191                                                            |      5|
|4767  |                        \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_192                                                            |      5|
|4768  |                        \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_193                                                            |      5|
|4769  |                        \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_194                                                            |      5|
|4770  |                        \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_195                                                            |      5|
|4771  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_196                                                            |      5|
|4772  |                        \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_197                                                            |      5|
|4773  |                        \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_198                                                            |      5|
|4774  |                        \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_199                                                            |      5|
|4775  |                        \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_200                                                            |      5|
|4776  |                        \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_201                                                            |      5|
|4777  |                        \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_202                                                            |      5|
|4778  |                        \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_203                                                            |      5|
|4779  |                        \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_204                                                            |      5|
|4780  |                        \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_205                                                            |      5|
|4781  |                        \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_206                                                            |      5|
|4782  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_207                                                            |      5|
|4783  |                        \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_208                                                            |      5|
|4784  |                        \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_209                                                            |      5|
|4785  |                        \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_210                                                            |      5|
|4786  |                        \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_211                                                            |      5|
|4787  |                        \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_212                                                            |      5|
|4788  |                        \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_213                                                            |      5|
|4789  |                        \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_214                                                            |      5|
|4790  |                        \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_215                                                            |      5|
|4791  |                        \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_216                                                            |      5|
|4792  |                        \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_217                                                            |      5|
|4793  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_218                                                            |      5|
|4794  |                        \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_219                                                            |      5|
|4795  |                        \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_220                                                            |      5|
|4796  |                        \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_221                                                            |      5|
|4797  |                        \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_222                                                            |      5|
|4798  |                        \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_223                                                            |      5|
|4799  |                        \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_224                                                            |      5|
|4800  |                        \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_225                                                            |      5|
|4801  |                        \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_226                                                            |      5|
|4802  |                        \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_227                                                            |      5|
|4803  |                        \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_228                                                            |      5|
|4804  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_229                                                            |      5|
|4805  |                        \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_230                                                            |      5|
|4806  |                        \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_231                                                            |      5|
|4807  |                        \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_232                                                            |      5|
|4808  |                        \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_233                                            |      6|
|4809  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_234                                                            |      5|
|4810  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_235                                                            |      5|
|4811  |                        \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_236                                                            |      5|
|4812  |                        \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_237                                                            |      5|
|4813  |                  \N_DDR_MODE.G_NMU[81].U_M                                     |ltlib_v1_0_0_match__parameterized9_69                                                       |   1860|
|4814  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized9                                                     |   1859|
|4815  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized6                                                      |    323|
|4816  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_108                                                            |      5|
|4817  |                        \I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_109                                                            |      5|
|4818  |                        \I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_110                                                            |      5|
|4819  |                        \I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_111                                                            |      5|
|4820  |                        \I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_112                                                            |      5|
|4821  |                        \I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_113                                                            |      5|
|4822  |                        \I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_114                                                            |      5|
|4823  |                        \I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_115                                                            |      5|
|4824  |                        \I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_116                                                            |      5|
|4825  |                        \I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_117                                                            |      5|
|4826  |                        \I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_118                                                            |      5|
|4827  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_119                                                            |      5|
|4828  |                        \I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_120                                                            |      5|
|4829  |                        \I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_121                                                            |      5|
|4830  |                        \I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_122                                                            |      5|
|4831  |                        \I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_123                                                            |      5|
|4832  |                        \I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_124                                                            |      5|
|4833  |                        \I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_125                                                            |      5|
|4834  |                        \I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_126                                                            |      5|
|4835  |                        \I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_127                                                            |      5|
|4836  |                        \I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_128                                                            |      5|
|4837  |                        \I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_129                                                            |      5|
|4838  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_130                                                            |      5|
|4839  |                        \I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_131                                                            |      5|
|4840  |                        \I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_132                                                            |      5|
|4841  |                        \I_WHOLE_SLICE.G_SLICE_IDX[32].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_133                                                            |      5|
|4842  |                        \I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_134                                                            |      5|
|4843  |                        \I_WHOLE_SLICE.G_SLICE_IDX[34].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_135                                                            |      5|
|4844  |                        \I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_136                                                            |      5|
|4845  |                        \I_WHOLE_SLICE.G_SLICE_IDX[36].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_137                                                            |      5|
|4846  |                        \I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_138                                                            |      5|
|4847  |                        \I_WHOLE_SLICE.G_SLICE_IDX[38].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_139                                                            |      5|
|4848  |                        \I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_140                                                            |      5|
|4849  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_141                                                            |      5|
|4850  |                        \I_WHOLE_SLICE.G_SLICE_IDX[40].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_142                                                            |      5|
|4851  |                        \I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_143                                                            |      5|
|4852  |                        \I_WHOLE_SLICE.G_SLICE_IDX[42].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_144                                                            |      5|
|4853  |                        \I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_145                                                            |      5|
|4854  |                        \I_WHOLE_SLICE.G_SLICE_IDX[44].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_146                                                            |      5|
|4855  |                        \I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_147                                                            |      5|
|4856  |                        \I_WHOLE_SLICE.G_SLICE_IDX[46].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_148                                                            |      5|
|4857  |                        \I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_149                                                            |      5|
|4858  |                        \I_WHOLE_SLICE.G_SLICE_IDX[48].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_150                                                            |      5|
|4859  |                        \I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_151                                                            |      5|
|4860  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_152                                                            |      5|
|4861  |                        \I_WHOLE_SLICE.G_SLICE_IDX[50].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_153                                                            |      5|
|4862  |                        \I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_154                                                            |      5|
|4863  |                        \I_WHOLE_SLICE.G_SLICE_IDX[52].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_155                                                            |      5|
|4864  |                        \I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_156                                                            |      5|
|4865  |                        \I_WHOLE_SLICE.G_SLICE_IDX[54].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_157                                                            |      5|
|4866  |                        \I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_158                                                            |      5|
|4867  |                        \I_WHOLE_SLICE.G_SLICE_IDX[56].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_159                                                            |      5|
|4868  |                        \I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_160                                                            |      5|
|4869  |                        \I_WHOLE_SLICE.G_SLICE_IDX[58].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_161                                                            |      5|
|4870  |                        \I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_162                                                            |      5|
|4871  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_163                                                            |      5|
|4872  |                        \I_WHOLE_SLICE.G_SLICE_IDX[60].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_164                                                            |      5|
|4873  |                        \I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_165                                                            |      5|
|4874  |                        \I_WHOLE_SLICE.G_SLICE_IDX[62].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice_166                                                            |      5|
|4875  |                        \I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE          |ltlib_v1_0_0_all_typeA_slice__parameterized0_167                                            |      6|
|4876  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_168                                                            |      5|
|4877  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_169                                                            |      5|
|4878  |                        \I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_170                                                            |      5|
|4879  |                        \I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_171                                                            |      5|
|4880  |                  \N_DDR_MODE.G_NMU[82].U_M                                     |ltlib_v1_0_0_match__parameterized0_70                                                       |    236|
|4881  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_98                                                  |    235|
|4882  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_99                                                   |     43|
|4883  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_100                                                            |      5|
|4884  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_101                                                            |      5|
|4885  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_102                                                            |      5|
|4886  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_103                                                            |      5|
|4887  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_104                                                            |      5|
|4888  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_105                                                            |      5|
|4889  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_106                                                            |      5|
|4890  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_107                                            |      6|
|4891  |                  \N_DDR_MODE.G_NMU[83].U_M                                     |ltlib_v1_0_0_match__parameterized4_71                                                       |     15|
|4892  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_95                                                  |     14|
|4893  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_96                                                   |      8|
|4894  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_97                                             |      6|
|4895  |                  \N_DDR_MODE.G_NMU[84].U_M                                     |ltlib_v1_0_0_match__parameterized6_72                                                       |     18|
|4896  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_92                                                  |     17|
|4897  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_93                                                   |      8|
|4898  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_94                                             |      6|
|4899  |                  \N_DDR_MODE.G_NMU[85].U_M                                     |ltlib_v1_0_0_match__parameterized4_73                                                       |     15|
|4900  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_89                                                  |     14|
|4901  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_90                                                   |      8|
|4902  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_91                                             |      6|
|4903  |                  \N_DDR_MODE.G_NMU[86].U_M                                     |ltlib_v1_0_0_match__parameterized4_74                                                       |     15|
|4904  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4                                                     |     14|
|4905  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_87                                                   |      8|
|4906  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_88                                             |      6|
|4907  |                  \N_DDR_MODE.G_NMU[87].U_M                                     |ltlib_v1_0_0_match__parameterized6_75                                                       |     18|
|4908  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6                                                     |     17|
|4909  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_85                                                   |      8|
|4910  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_86                                             |      6|
|4911  |                  \N_DDR_MODE.G_NMU[8].U_M                                      |ltlib_v1_0_0_match__parameterized0_76                                                       |    236|
|4912  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0                                                     |    235|
|4913  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0                                                      |     43|
|4914  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                                                                |      5|
|4915  |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_78                                                             |      5|
|4916  |                        \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_79                                                             |      5|
|4917  |                        \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_80                                                             |      5|
|4918  |                        \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_81                                                             |      5|
|4919  |                        \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_82                                                             |      5|
|4920  |                        \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_83                                                             |      5|
|4921  |                        \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_84                                             |      6|
|4922  |                  \N_DDR_MODE.G_NMU[9].U_M                                      |ltlib_v1_0_0_match__parameterized1_77                                                       |     33|
|4923  |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1                                                     |     32|
|4924  |                      DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1                                                      |      8|
|4925  |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0                                                |      6|
|4926  |              xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                                                                  |   6720|
|4927  |        g_inst                                                                  |bd_0745_g_inst_0                                                                            |     44|
|4928  |          inst                                                                  |bd_0745_g_inst_0_gigantic_mux                                                               |     44|
|4929  |            \SLOT_2.inst_slot0                                                  |gigantic_mux_v1_0_1_cntr__parameterized0__1                                                 |     11|
|4930  |            \SLOT_3.inst_slot0                                                  |gigantic_mux_v1_0_1_cntr__parameterized0__2                                                 |     11|
|4931  |            \SLOT_4.inst_slot0                                                  |gigantic_mux_v1_0_1_cntr__parameterized0__3                                                 |     11|
|4932  |            \SLOT_5.inst_slot0                                                  |gigantic_mux_v1_0_1_cntr__parameterized0                                                    |     11|
|4933  |        slot_2_ar                                                               |bd_0745_slot_2_ar_0                                                                         |      0|
|4934  |        slot_2_aw                                                               |bd_0745_slot_2_aw_0                                                                         |      0|
|4935  |        slot_2_b                                                                |bd_0745_slot_2_b_0                                                                          |      0|
|4936  |        slot_2_r                                                                |bd_0745_slot_2_r_0                                                                          |      0|
|4937  |        slot_2_w                                                                |bd_0745_slot_2_w_0                                                                          |      0|
|4938  |        slot_3_ar                                                               |bd_0745_slot_3_ar_0                                                                         |      0|
|4939  |        slot_3_aw                                                               |bd_0745_slot_3_aw_0                                                                         |      0|
|4940  |        slot_3_b                                                                |bd_0745_slot_3_b_0                                                                          |      0|
|4941  |        slot_3_r                                                                |bd_0745_slot_3_r_0                                                                          |      0|
|4942  |        slot_3_w                                                                |bd_0745_slot_3_w_0                                                                          |      0|
|4943  |        slot_4_ar                                                               |bd_0745_slot_4_ar_0                                                                         |      0|
|4944  |        slot_4_aw                                                               |bd_0745_slot_4_aw_0                                                                         |      0|
|4945  |        slot_4_b                                                                |bd_0745_slot_4_b_0                                                                          |      0|
|4946  |        slot_4_r                                                                |bd_0745_slot_4_r_0                                                                          |      0|
|4947  |        slot_4_w                                                                |bd_0745_slot_4_w_0                                                                          |      0|
|4948  |        slot_5_ar                                                               |bd_0745_slot_5_ar_0                                                                         |      0|
|4949  |        slot_5_aw                                                               |bd_0745_slot_5_aw_0                                                                         |      0|
|4950  |        slot_5_b                                                                |bd_0745_slot_5_b_0                                                                          |      0|
|4951  |        slot_5_r                                                                |bd_0745_slot_5_r_0                                                                          |      0|
|4952  |        slot_5_w                                                                |bd_0745_slot_5_w_0                                                                          |      0|
+------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:56 ; elapsed = 00:16:57 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 14217 ; free virtual = 53820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3270 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:13:34 ; elapsed = 00:15:20 . Memory (MB): peak = 4784.453 ; gain = 1210.125 ; free physical = 17949 ; free virtual = 57552
Synthesis Optimization Complete : Time (s): cpu = 00:15:57 ; elapsed = 00:17:01 . Memory (MB): peak = 4784.453 ; gain = 3491.340 ; free physical = 17962 ; free virtual = 57552
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/Inst_host_cmd_rd/inst_xpm_fifo_sync/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/Inst_host_cmd_rd/inst_xpm_fifo_sync/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_addr_gen/inst_xpm_fifo_sync/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_addr_gen/inst_xpm_fifo_sync/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_addr_gen/inst_pool_xpm_fifo_sync/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_addr_gen/inst_pool_xpm_fifo_sync/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[31]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[31]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[0]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[0]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[1]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[1]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[2]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[2]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[3]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[3]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[4]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[4]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[5]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[5]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[6]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[6]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[7]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[7]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[8]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[8]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[9]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[9]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[10]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[10]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[11]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[11]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[12]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[12]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[13]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[13]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[14]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[14]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[15]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[15]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[16]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[16]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[17]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[17]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[18]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[18]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[19]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[19]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[20]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[20]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[21]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[21]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[22]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[22]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[23]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[23]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[24]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[24]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[25]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[25]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[26]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[26]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[27]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[27]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[28]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[28]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[29]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[29]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[30]/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_weight_blk/inst_xpm_fifo_sync[30]/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_xpm_fifo_sync/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_xpm_fifo_sync/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_weight_datamover/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_weight_datamover/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_datamover/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_datamover/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_datamover/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_datamover/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_datamover/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_axi_datamover/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[31]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[31]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[0]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[0]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[0]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[0]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[1]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[1]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[1]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[1]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[2]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[2]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[2]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[2]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[3]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[3]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[3]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[3]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[4]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[4]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[4]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[4]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[5]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[5]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[5]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[5]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[6]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[6]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[6]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[6]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[7]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[7]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[7]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[7]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[8]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[8]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[8]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[8]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[9]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[9]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[9]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[9]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[10]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[10]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[10]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[10]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[11]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[11]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[11]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[11]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[12]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[12]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[12]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[12]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[13]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[13]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[13]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[13]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[14]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[14]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[14]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[14]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[15]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[15]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[15]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[15]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[16]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[16]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[16]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[16]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[17]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[17]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[17]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[17]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[18]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[18]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[18]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[18]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[19]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[19]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[19]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[19]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[20]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[20]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[20]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[20]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[21]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[21]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[21]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[21]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[22]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[22]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[22]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[22]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[23]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[23]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[23]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[23]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[24]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[24]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[24]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[24]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[25]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[25]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[25]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[25]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[26]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[26]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[26]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[26]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[27]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[27]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[27]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[27]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[28]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[28]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[28]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[28]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[29]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[29]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[29]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[29]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[30]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[30]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[30]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[30]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[31]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ifm_blk/inst_pp_buff[31]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[6]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[6]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[12]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[12]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[12]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[12]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[13]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[13]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[13]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[13]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[14]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[14]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[14]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[14]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[15]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[15]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[15]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[15]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[16]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[16]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[16]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[16]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[17]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[17]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[17]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[17]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[18]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[18]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[18]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[18]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[19]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[19]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[19]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[19]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[20]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[20]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[20]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[20]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[21]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[21]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[21]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[21]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[22]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[22]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[22]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[22]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[23]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[23]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[23]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[23]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[24]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[24]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[24]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[24]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[25]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[25]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[25]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[25]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[26]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[26]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[26]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[26]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[27]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[27]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[27]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[27]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[28]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[28]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[28]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[28]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[29]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[29]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[29]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[29]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[30]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[30]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[30]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[30]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[31]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[7]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[7]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[7]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[7]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[8]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[8]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[8]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[8]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[9]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[9]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[9]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[9]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[10]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[10]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[10]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[10]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[11]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[11]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[11]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[11]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[0]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[0]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[0]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[0]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[1]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[1]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[1]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[1]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[2]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[2]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[2]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[2]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[3]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[3]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[3]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[3]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[4]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[4]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[4]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[4]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[5]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[5]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[5]/inst_xpm_pong_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[5]/inst_xpm_pong_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[6]/inst_xpm_ping_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_accum_red_wrap/inst_accum_red[6]/inst_xpm_ping_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[0]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[0]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[10]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[10]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[11]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[11]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[12]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[12]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[13]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[13]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[14]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[14]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[15]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[15]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[16]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[16]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[17]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[17]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[18]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[18]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[19]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[19]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[1]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[1]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[20]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[20]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[21]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[21]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[22]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[22]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[23]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[23]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[24]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[24]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[25]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[25]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[26]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[26]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[27]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[27]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[28]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[28]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[29]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[29]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[2]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[2]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[30]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[30]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[31]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[31]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[3]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[3]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[4]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[4]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[5]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[5]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[6]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[6]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[7]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[7]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[8]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[8]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[9]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_horizontal/inst_circ_buff_memory[9]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[0]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[0]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[10]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[10]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[11]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[11]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[12]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[12]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[13]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[13]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[14]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[14]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[15]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[15]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[16]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[16]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[17]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[17]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[18]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[18]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[19]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[19]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[1]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[1]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[20]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[20]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[21]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[21]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[22]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[22]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[23]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[23]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[24]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[24]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[25]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[25]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[26]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[26]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[27]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[27]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[28]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[28]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[29]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[29]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[2]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[2]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[30]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[30]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[31]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[31]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[3]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[3]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[4]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[4]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[5]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[5]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[6]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[6]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[7]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[7]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[8]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[8]'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[9]'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/cnn_dataflow_v2_0_inst/inst/inst_cnn_df_top/inst_ofm_blk/inst_pool_top/inst_pool_vertical/inst_line_buff_memory[9]'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4529 instances were transformed.
  (CARRY4) => CARRY8: 361 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 2420 instances
  CFGLUT5 => SRLC32E: 92 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1026 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 111 instances
  RAM512X1S => RAM512X1S (MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, MUXF9, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1, RAMS64E1): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 260 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 256 instances

INFO: [Common 17-83] Releasing license: Synthesis
1557 Infos, 727 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:17:33 ; elapsed = 00:18:34 . Memory (MB): peak = 4808.461 ; gain = 3543.227 ; free physical = 18273 ; free virtual = 57863
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest5/1/1.runs/pr_darius_wrapper_bd_debug_inst_1_0_synth_1/pr_darius_wrapper_bd_debug_inst_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:15 ; elapsed = 00:01:06 . Memory (MB): peak = 4832.473 ; gain = 24.012 ; free physical = 18238 ; free virtual = 57871
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4832.473 ; gain = 0.000 ; free physical = 18177 ; free virtual = 57877
