ncvlog -work worklib -cdslib /root/ASIC_DESIGN/VLSI_DESIGN_2019/Dipanwita_2018112004/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /root/ASIC_DESIGN/VLSI_DESIGN_2019/Dipanwita_2018112004/andgate_test.v 
ncelab -work worklib -cdslib /root/ASIC_DESIGN/VLSI_DESIGN_2019/Dipanwita_2018112004/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.andgate_test 
ncsim -gui -cdslib /root/ASIC_DESIGN/VLSI_DESIGN_2019/Dipanwita_2018112004/cds.lib -logfile ncsim.log -errormax 15 -status worklib.andgate_test:module 
