<stg><name>digi2win</name>


<trans_list>

<trans id="8" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="18432" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="12" op_84_bw="12" op_85_bw="12" op_86_bw="12" op_87_bw="12" op_88_bw="12" op_89_bw="12" op_90_bw="12" op_91_bw="12" op_92_bw="12" op_93_bw="12" op_94_bw="12" op_95_bw="12" op_96_bw="12" op_97_bw="12" op_98_bw="12" op_99_bw="12" op_100_bw="12" op_101_bw="12" op_102_bw="12" op_103_bw="12" op_104_bw="12" op_105_bw="12" op_106_bw="12" op_107_bw="12" op_108_bw="12" op_109_bw="12" op_110_bw="12" op_111_bw="12" op_112_bw="12" op_113_bw="12" op_114_bw="12" op_115_bw="12" op_116_bw="12" op_117_bw="12" op_118_bw="12" op_119_bw="12" op_120_bw="12" op_121_bw="12" op_122_bw="12" op_123_bw="12" op_124_bw="12" op_125_bw="12" op_126_bw="12" op_127_bw="12" op_128_bw="12" op_129_bw="12" op_130_bw="12" op_131_bw="12" op_132_bw="12" op_133_bw="12" op_134_bw="12" op_135_bw="12" op_136_bw="12" op_137_bw="12" op_138_bw="12" op_139_bw="12" op_140_bw="12" op_141_bw="12" op_142_bw="12" op_143_bw="12" op_144_bw="12" op_145_bw="12" op_146_bw="12" op_147_bw="12" op_148_bw="12" op_149_bw="12" op_150_bw="12" op_151_bw="12" op_152_bw="12" op_153_bw="12" op_154_bw="12" op_155_bw="12" op_156_bw="12" op_157_bw="12" op_158_bw="12" op_159_bw="12" op_160_bw="12" op_161_bw="12" op_162_bw="12" op_163_bw="12" op_164_bw="12" op_165_bw="12" op_166_bw="12" op_167_bw="12" op_168_bw="12" op_169_bw="12" op_170_bw="12" op_171_bw="12" op_172_bw="12" op_173_bw="12" op_174_bw="12" op_175_bw="12" op_176_bw="12" op_177_bw="12" op_178_bw="12" op_179_bw="12" op_180_bw="12" op_181_bw="12" op_182_bw="12">
<![CDATA[
entry:2  call fastcc void @digi2win_Block__proc([3 x i10]* %max_coor, i18432* %digi, i12* %layer_1_out_179_V, i12* %layer_1_out_178_V, i12* %layer_1_out_177_V, i12* %layer_1_out_176_V, i12* %layer_1_out_175_V, i12* %layer_1_out_174_V, i12* %layer_1_out_173_V, i12* %layer_1_out_172_V, i12* %layer_1_out_171_V, i12* %layer_1_out_170_V, i12* %layer_1_out_169_V, i12* %layer_1_out_168_V, i12* %layer_1_out_167_V, i12* %layer_1_out_166_V, i12* %layer_1_out_165_V, i12* %layer_1_out_164_V, i12* %layer_1_out_163_V, i12* %layer_1_out_162_V, i12* %layer_1_out_161_V, i12* %layer_1_out_160_V, i12* %layer_1_out_159_V, i12* %layer_1_out_158_V, i12* %layer_1_out_157_V, i12* %layer_1_out_156_V, i12* %layer_1_out_155_V, i12* %layer_1_out_154_V, i12* %layer_1_out_153_V, i12* %layer_1_out_152_V, i12* %layer_1_out_151_V, i12* %layer_1_out_150_V, i12* %layer_1_out_149_V, i12* %layer_1_out_148_V, i12* %layer_1_out_147_V, i12* %layer_1_out_146_V, i12* %layer_1_out_145_V, i12* %layer_1_out_144_V, i12* %layer_1_out_143_V, i12* %layer_1_out_142_V, i12* %layer_1_out_141_V, i12* %layer_1_out_140_V, i12* %layer_1_out_139_V, i12* %layer_1_out_138_V, i12* %layer_1_out_137_V, i12* %layer_1_out_136_V, i12* %layer_1_out_135_V, i12* %layer_1_out_134_V, i12* %layer_1_out_133_V, i12* %layer_1_out_132_V, i12* %layer_1_out_131_V, i12* %layer_1_out_130_V, i12* %layer_1_out_129_V, i12* %layer_1_out_128_V, i12* %layer_1_out_127_V, i12* %layer_1_out_126_V, i12* %layer_1_out_125_V, i12* %layer_1_out_124_V, i12* %layer_1_out_123_V, i12* %layer_1_out_122_V, i12* %layer_1_out_121_V, i12* %layer_1_out_120_V, i12* %layer_1_out_119_V, i12* %layer_1_out_118_V, i12* %layer_1_out_117_V, i12* %layer_1_out_116_V, i12* %layer_1_out_115_V, i12* %layer_1_out_114_V, i12* %layer_1_out_113_V, i12* %layer_1_out_112_V, i12* %layer_1_out_111_V, i12* %layer_1_out_110_V, i12* %layer_1_out_109_V, i12* %layer_1_out_108_V, i12* %layer_1_out_107_V, i12* %layer_1_out_106_V, i12* %layer_1_out_105_V, i12* %layer_1_out_104_V, i12* %layer_1_out_103_V, i12* %layer_1_out_102_V, i12* %layer_1_out_101_V, i12* %layer_1_out_100_V, i12* %layer_1_out_99_V, i12* %layer_1_out_98_V, i12* %layer_1_out_97_V, i12* %layer_1_out_96_V, i12* %layer_1_out_95_V, i12* %layer_1_out_94_V, i12* %layer_1_out_93_V, i12* %layer_1_out_92_V, i12* %layer_1_out_91_V, i12* %layer_1_out_90_V, i12* %layer_1_out_89_V, i12* %layer_1_out_88_V, i12* %layer_1_out_87_V, i12* %layer_1_out_86_V, i12* %layer_1_out_85_V, i12* %layer_1_out_84_V, i12* %layer_1_out_83_V, i12* %layer_1_out_82_V, i12* %layer_1_out_81_V, i12* %layer_1_out_80_V, i12* %layer_1_out_79_V, i12* %layer_1_out_78_V, i12* %layer_1_out_77_V, i12* %layer_1_out_76_V, i12* %layer_1_out_75_V, i12* %layer_1_out_74_V, i12* %layer_1_out_73_V, i12* %layer_1_out_72_V, i12* %layer_1_out_71_V, i12* %layer_1_out_70_V, i12* %layer_1_out_69_V, i12* %layer_1_out_68_V, i12* %layer_1_out_67_V, i12* %layer_1_out_66_V, i12* %layer_1_out_65_V, i12* %layer_1_out_64_V, i12* %layer_1_out_63_V, i12* %layer_1_out_62_V, i12* %layer_1_out_61_V, i12* %layer_1_out_60_V, i12* %layer_1_out_59_V, i12* %layer_1_out_58_V, i12* %layer_1_out_57_V, i12* %layer_1_out_56_V, i12* %layer_1_out_55_V, i12* %layer_1_out_54_V, i12* %layer_1_out_53_V, i12* %layer_1_out_52_V, i12* %layer_1_out_51_V, i12* %layer_1_out_50_V, i12* %layer_1_out_49_V, i12* %layer_1_out_48_V, i12* %layer_1_out_47_V, i12* %layer_1_out_46_V, i12* %layer_1_out_45_V, i12* %layer_1_out_44_V, i12* %layer_1_out_43_V, i12* %layer_1_out_42_V, i12* %layer_1_out_41_V, i12* %layer_1_out_40_V, i12* %layer_1_out_39_V, i12* %layer_1_out_38_V, i12* %layer_1_out_37_V, i12* %layer_1_out_36_V, i12* %layer_1_out_35_V, i12* %layer_1_out_34_V, i12* %layer_1_out_33_V, i12* %layer_1_out_32_V, i12* %layer_1_out_31_V, i12* %layer_1_out_30_V, i12* %layer_1_out_29_V, i12* %layer_1_out_28_V, i12* %layer_1_out_27_V, i12* %layer_1_out_26_V, i12* %layer_1_out_25_V, i12* %layer_1_out_24_V, i12* %layer_1_out_23_V, i12* %layer_1_out_22_V, i12* %layer_1_out_21_V, i12* %layer_1_out_20_V, i12* %layer_1_out_19_V, i12* %layer_1_out_18_V, i12* %layer_1_out_17_V, i12* %layer_1_out_16_V, i12* %layer_1_out_15_V, i12* %layer_1_out_14_V, i12* %layer_1_out_13_V, i12* %layer_1_out_12_V, i12* %layer_1_out_11_V, i12* %layer_1_out_10_V, i12* %layer_1_out_9_V, i12* %layer_1_out_8_V, i12* %layer_1_out_7_V, i12* %layer_1_out_6_V, i12* %layer_1_out_5_V, i12* %layer_1_out_4_V, i12* %layer_1_out_3_V, i12* %layer_1_out_2_V, i12* %layer_1_out_1_V, i12* %layer_1_out_0_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="4" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="18432" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i18432* %digi, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln57"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="18432" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="12" op_84_bw="12" op_85_bw="12" op_86_bw="12" op_87_bw="12" op_88_bw="12" op_89_bw="12" op_90_bw="12" op_91_bw="12" op_92_bw="12" op_93_bw="12" op_94_bw="12" op_95_bw="12" op_96_bw="12" op_97_bw="12" op_98_bw="12" op_99_bw="12" op_100_bw="12" op_101_bw="12" op_102_bw="12" op_103_bw="12" op_104_bw="12" op_105_bw="12" op_106_bw="12" op_107_bw="12" op_108_bw="12" op_109_bw="12" op_110_bw="12" op_111_bw="12" op_112_bw="12" op_113_bw="12" op_114_bw="12" op_115_bw="12" op_116_bw="12" op_117_bw="12" op_118_bw="12" op_119_bw="12" op_120_bw="12" op_121_bw="12" op_122_bw="12" op_123_bw="12" op_124_bw="12" op_125_bw="12" op_126_bw="12" op_127_bw="12" op_128_bw="12" op_129_bw="12" op_130_bw="12" op_131_bw="12" op_132_bw="12" op_133_bw="12" op_134_bw="12" op_135_bw="12" op_136_bw="12" op_137_bw="12" op_138_bw="12" op_139_bw="12" op_140_bw="12" op_141_bw="12" op_142_bw="12" op_143_bw="12" op_144_bw="12" op_145_bw="12" op_146_bw="12" op_147_bw="12" op_148_bw="12" op_149_bw="12" op_150_bw="12" op_151_bw="12" op_152_bw="12" op_153_bw="12" op_154_bw="12" op_155_bw="12" op_156_bw="12" op_157_bw="12" op_158_bw="12" op_159_bw="12" op_160_bw="12" op_161_bw="12" op_162_bw="12" op_163_bw="12" op_164_bw="12" op_165_bw="12" op_166_bw="12" op_167_bw="12" op_168_bw="12" op_169_bw="12" op_170_bw="12" op_171_bw="12" op_172_bw="12" op_173_bw="12" op_174_bw="12" op_175_bw="12" op_176_bw="12" op_177_bw="12" op_178_bw="12" op_179_bw="12" op_180_bw="12" op_181_bw="12" op_182_bw="12">
<![CDATA[
entry:2  call fastcc void @digi2win_Block__proc([3 x i10]* %max_coor, i18432* %digi, i12* %layer_1_out_179_V, i12* %layer_1_out_178_V, i12* %layer_1_out_177_V, i12* %layer_1_out_176_V, i12* %layer_1_out_175_V, i12* %layer_1_out_174_V, i12* %layer_1_out_173_V, i12* %layer_1_out_172_V, i12* %layer_1_out_171_V, i12* %layer_1_out_170_V, i12* %layer_1_out_169_V, i12* %layer_1_out_168_V, i12* %layer_1_out_167_V, i12* %layer_1_out_166_V, i12* %layer_1_out_165_V, i12* %layer_1_out_164_V, i12* %layer_1_out_163_V, i12* %layer_1_out_162_V, i12* %layer_1_out_161_V, i12* %layer_1_out_160_V, i12* %layer_1_out_159_V, i12* %layer_1_out_158_V, i12* %layer_1_out_157_V, i12* %layer_1_out_156_V, i12* %layer_1_out_155_V, i12* %layer_1_out_154_V, i12* %layer_1_out_153_V, i12* %layer_1_out_152_V, i12* %layer_1_out_151_V, i12* %layer_1_out_150_V, i12* %layer_1_out_149_V, i12* %layer_1_out_148_V, i12* %layer_1_out_147_V, i12* %layer_1_out_146_V, i12* %layer_1_out_145_V, i12* %layer_1_out_144_V, i12* %layer_1_out_143_V, i12* %layer_1_out_142_V, i12* %layer_1_out_141_V, i12* %layer_1_out_140_V, i12* %layer_1_out_139_V, i12* %layer_1_out_138_V, i12* %layer_1_out_137_V, i12* %layer_1_out_136_V, i12* %layer_1_out_135_V, i12* %layer_1_out_134_V, i12* %layer_1_out_133_V, i12* %layer_1_out_132_V, i12* %layer_1_out_131_V, i12* %layer_1_out_130_V, i12* %layer_1_out_129_V, i12* %layer_1_out_128_V, i12* %layer_1_out_127_V, i12* %layer_1_out_126_V, i12* %layer_1_out_125_V, i12* %layer_1_out_124_V, i12* %layer_1_out_123_V, i12* %layer_1_out_122_V, i12* %layer_1_out_121_V, i12* %layer_1_out_120_V, i12* %layer_1_out_119_V, i12* %layer_1_out_118_V, i12* %layer_1_out_117_V, i12* %layer_1_out_116_V, i12* %layer_1_out_115_V, i12* %layer_1_out_114_V, i12* %layer_1_out_113_V, i12* %layer_1_out_112_V, i12* %layer_1_out_111_V, i12* %layer_1_out_110_V, i12* %layer_1_out_109_V, i12* %layer_1_out_108_V, i12* %layer_1_out_107_V, i12* %layer_1_out_106_V, i12* %layer_1_out_105_V, i12* %layer_1_out_104_V, i12* %layer_1_out_103_V, i12* %layer_1_out_102_V, i12* %layer_1_out_101_V, i12* %layer_1_out_100_V, i12* %layer_1_out_99_V, i12* %layer_1_out_98_V, i12* %layer_1_out_97_V, i12* %layer_1_out_96_V, i12* %layer_1_out_95_V, i12* %layer_1_out_94_V, i12* %layer_1_out_93_V, i12* %layer_1_out_92_V, i12* %layer_1_out_91_V, i12* %layer_1_out_90_V, i12* %layer_1_out_89_V, i12* %layer_1_out_88_V, i12* %layer_1_out_87_V, i12* %layer_1_out_86_V, i12* %layer_1_out_85_V, i12* %layer_1_out_84_V, i12* %layer_1_out_83_V, i12* %layer_1_out_82_V, i12* %layer_1_out_81_V, i12* %layer_1_out_80_V, i12* %layer_1_out_79_V, i12* %layer_1_out_78_V, i12* %layer_1_out_77_V, i12* %layer_1_out_76_V, i12* %layer_1_out_75_V, i12* %layer_1_out_74_V, i12* %layer_1_out_73_V, i12* %layer_1_out_72_V, i12* %layer_1_out_71_V, i12* %layer_1_out_70_V, i12* %layer_1_out_69_V, i12* %layer_1_out_68_V, i12* %layer_1_out_67_V, i12* %layer_1_out_66_V, i12* %layer_1_out_65_V, i12* %layer_1_out_64_V, i12* %layer_1_out_63_V, i12* %layer_1_out_62_V, i12* %layer_1_out_61_V, i12* %layer_1_out_60_V, i12* %layer_1_out_59_V, i12* %layer_1_out_58_V, i12* %layer_1_out_57_V, i12* %layer_1_out_56_V, i12* %layer_1_out_55_V, i12* %layer_1_out_54_V, i12* %layer_1_out_53_V, i12* %layer_1_out_52_V, i12* %layer_1_out_51_V, i12* %layer_1_out_50_V, i12* %layer_1_out_49_V, i12* %layer_1_out_48_V, i12* %layer_1_out_47_V, i12* %layer_1_out_46_V, i12* %layer_1_out_45_V, i12* %layer_1_out_44_V, i12* %layer_1_out_43_V, i12* %layer_1_out_42_V, i12* %layer_1_out_41_V, i12* %layer_1_out_40_V, i12* %layer_1_out_39_V, i12* %layer_1_out_38_V, i12* %layer_1_out_37_V, i12* %layer_1_out_36_V, i12* %layer_1_out_35_V, i12* %layer_1_out_34_V, i12* %layer_1_out_33_V, i12* %layer_1_out_32_V, i12* %layer_1_out_31_V, i12* %layer_1_out_30_V, i12* %layer_1_out_29_V, i12* %layer_1_out_28_V, i12* %layer_1_out_27_V, i12* %layer_1_out_26_V, i12* %layer_1_out_25_V, i12* %layer_1_out_24_V, i12* %layer_1_out_23_V, i12* %layer_1_out_22_V, i12* %layer_1_out_21_V, i12* %layer_1_out_20_V, i12* %layer_1_out_19_V, i12* %layer_1_out_18_V, i12* %layer_1_out_17_V, i12* %layer_1_out_16_V, i12* %layer_1_out_15_V, i12* %layer_1_out_14_V, i12* %layer_1_out_13_V, i12* %layer_1_out_12_V, i12* %layer_1_out_11_V, i12* %layer_1_out_10_V, i12* %layer_1_out_9_V, i12* %layer_1_out_8_V, i12* %layer_1_out_7_V, i12* %layer_1_out_6_V, i12* %layer_1_out_5_V, i12* %layer_1_out_4_V, i12* %layer_1_out_3_V, i12* %layer_1_out_2_V, i12* %layer_1_out_1_V, i12* %layer_1_out_0_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0">
<![CDATA[
entry:3  ret void

]]></Node>
<StgValue><ssdm name="ret_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
