

================================================================
== Vitis HLS Report for 'pu_kernel_3_Pipeline_VITIS_LOOP_185_2'
================================================================
* Date:           Mon Sep  1 19:27:00 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.342 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_185_2  |        ?|        ?|        17|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       58|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      636|      396|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      303|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      939|      522|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U141  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U142  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   4|  636|  396|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln185_fu_102_p2  |         +|   0|  0|  37|          30|           1|
    |icmp_ln185_fu_96_p2  |      icmp|   0|  0|  19|          30|          30|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  58|          61|          33|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3     |   9|          2|   30|         60|
    |j_fu_28                  |   9|          2|   30|         60|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   62|        124|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |AU0_addr_reg_141                   |  16|   0|   16|          0|
    |AU0_load_reg_162                   |  32|   0|   32|          0|
    |add1_i_reg_167                     |  32|   0|   32|          0|
    |add_i_reg_157                      |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |j_fu_28                            |  30|   0|   30|          0|
    |resA_load_reg_147                  |  32|   0|   32|          0|
    |resB_load_reg_152                  |  32|   0|   32|          0|
    |AU0_addr_reg_141                   |  64|  32|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 303|  32|  255|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  pu_kernel.3_Pipeline_VITIS_LOOP_185_2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  pu_kernel.3_Pipeline_VITIS_LOOP_185_2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  pu_kernel.3_Pipeline_VITIS_LOOP_185_2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  pu_kernel.3_Pipeline_VITIS_LOOP_185_2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  pu_kernel.3_Pipeline_VITIS_LOOP_185_2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  pu_kernel.3_Pipeline_VITIS_LOOP_185_2|  return value|
|trunc_ln       |   in|   30|     ap_none|                               trunc_ln|        scalar|
|resA_address0  |  out|   16|   ap_memory|                                   resA|         array|
|resA_ce0       |  out|    1|   ap_memory|                                   resA|         array|
|resA_q0        |   in|   32|   ap_memory|                                   resA|         array|
|resB_address0  |  out|   16|   ap_memory|                                   resB|         array|
|resB_ce0       |  out|    1|   ap_memory|                                   resB|         array|
|resB_q0        |   in|   32|   ap_memory|                                   resB|         array|
|AU0_address0   |  out|   16|   ap_memory|                                    AU0|         array|
|AU0_ce0        |  out|    1|   ap_memory|                                    AU0|         array|
|AU0_we0        |  out|    1|   ap_memory|                                    AU0|         array|
|AU0_d0         |  out|   32|   ap_memory|                                    AU0|         array|
|AU0_address1   |  out|   16|   ap_memory|                                    AU0|         array|
|AU0_ce1        |  out|    1|   ap_memory|                                    AU0|         array|
|AU0_q1         |   in|   32|   ap_memory|                                    AU0|         array|
+---------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.25>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %trunc_ln"   --->   Operation 21 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i30 0, i30 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc56.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_3 = load i30 %j" [src/spmm_device_fpga.cpp:185->src/spmm_device_fpga.cpp:254]   --->   Operation 24 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.83ns)   --->   "%icmp_ln185 = icmp_eq  i30 %j_3, i30 %trunc_ln_read" [src/spmm_device_fpga.cpp:185->src/spmm_device_fpga.cpp:254]   --->   Operation 25 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.86ns)   --->   "%add_ln185 = add i30 %j_3, i30 1" [src/spmm_device_fpga.cpp:185->src/spmm_device_fpga.cpp:254]   --->   Operation 26 'add' 'add_ln185' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.inc56.split.i, void %for.inc75.i.loopexit166.exitStub" [src/spmm_device_fpga.cpp:185->src/spmm_device_fpga.cpp:254]   --->   Operation 27 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i30 %j_3" [src/spmm_device_fpga.cpp:185->src/spmm_device_fpga.cpp:254]   --->   Operation 28 'zext' 'zext_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%resA_addr = getelementptr i32 %resA, i64 0, i64 %zext_ln185" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 29 'getelementptr' 'resA_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.24ns)   --->   "%resA_load = load i16 %resA_addr" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 30 'load' 'resA_load' <Predicate = (!icmp_ln185)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%resB_addr = getelementptr i32 %resB, i64 0, i64 %zext_ln185" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 31 'getelementptr' 'resB_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.24ns)   --->   "%resB_load = load i16 %resB_addr" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 32 'load' 'resB_load' <Predicate = (!icmp_ln185)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%AU0_addr = getelementptr i32 %AU0, i64 0, i64 %zext_ln185" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 33 'getelementptr' 'AU0_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln185 = store i30 %add_ln185, i30 %j" [src/spmm_device_fpga.cpp:185->src/spmm_device_fpga.cpp:254]   --->   Operation 34 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 35 [1/2] (1.24ns)   --->   "%resA_load = load i16 %resA_addr" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 35 'load' 'resA_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_2 : Operation 36 [1/2] (1.24ns)   --->   "%resB_load = load i16 %resB_addr" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 36 'load' 'resB_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 37 [7/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 37 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 38 [6/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 38 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 39 [5/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 39 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 40 [4/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 40 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 41 [3/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 41 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 42 [2/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 42 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [2/2] (1.24ns)   --->   "%AU0_load = load i16 %AU0_addr" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 43 'load' 'AU0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 44 [1/7] (2.34ns)   --->   "%add_i = fadd i32 %resA_load, i32 %resB_load" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 44 'fadd' 'add_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [1/2] (1.24ns)   --->   "%AU0_load = load i16 %AU0_addr" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 45 'load' 'AU0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 46 [7/7] (2.34ns)   --->   "%add1_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 46 'fadd' 'add1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 47 [6/7] (2.34ns)   --->   "%add1_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 47 'fadd' 'add1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 48 [5/7] (2.34ns)   --->   "%add1_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 48 'fadd' 'add1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 49 [4/7] (2.34ns)   --->   "%add1_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 49 'fadd' 'add1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 50 [3/7] (2.34ns)   --->   "%add1_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 50 'fadd' 'add1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 51 [2/7] (2.34ns)   --->   "%add1_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 51 'fadd' 'add1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 52 [1/7] (2.34ns)   --->   "%add1_i = fadd i32 %AU0_load, i32 %add_i" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 52 'fadd' 'add1_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.24>
ST_17 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln186 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [src/spmm_device_fpga.cpp:186->src/spmm_device_fpga.cpp:254]   --->   Operation 53 'specpipeline' 'specpipeline_ln186' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/spmm_device_fpga.cpp:185->src/spmm_device_fpga.cpp:254]   --->   Operation 54 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 55 [1/1] (1.24ns)   --->   "%store_ln187 = store i32 %add1_i, i16 %AU0_addr" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:254]   --->   Operation 55 'store' 'store_ln187' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_17 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.inc56.i" [src/spmm_device_fpga.cpp:185->src/spmm_device_fpga.cpp:254]   --->   Operation 56 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ resA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ resB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AU0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca       ) [ 010000000000000000]
trunc_ln_read      (read         ) [ 000000000000000000]
store_ln0          (store        ) [ 000000000000000000]
br_ln0             (br           ) [ 000000000000000000]
j_3                (load         ) [ 000000000000000000]
icmp_ln185         (icmp         ) [ 011111111111111110]
add_ln185          (add          ) [ 000000000000000000]
br_ln185           (br           ) [ 000000000000000000]
zext_ln185         (zext         ) [ 000000000000000000]
resA_addr          (getelementptr) [ 011000000000000000]
resB_addr          (getelementptr) [ 011000000000000000]
AU0_addr           (getelementptr) [ 011111111111111111]
store_ln185        (store        ) [ 000000000000000000]
resA_load          (load         ) [ 010111111100000000]
resB_load          (load         ) [ 010111111100000000]
add_i              (fadd         ) [ 010000000011111110]
AU0_load           (load         ) [ 010000000011111110]
add1_i             (fadd         ) [ 010000000000000001]
specpipeline_ln186 (specpipeline ) [ 000000000000000000]
specloopname_ln185 (specloopname ) [ 000000000000000000]
store_ln187        (store        ) [ 000000000000000000]
br_ln185           (br           ) [ 000000000000000000]
ret_ln0            (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="resA">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="resB">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AU0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AU0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="j_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="trunc_ln_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="30" slack="0"/>
<pin id="34" dir="0" index="1" bw="30" slack="0"/>
<pin id="35" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="resA_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="30" slack="0"/>
<pin id="42" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resA_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="16" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="resA_load/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="resB_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="30" slack="0"/>
<pin id="55" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resB_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="resB_load/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="AU0_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="30" slack="0"/>
<pin id="68" dir="1" index="3" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AU0_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="16"/>
<pin id="73" dir="0" index="1" bw="32" slack="1"/>
<pin id="74" dir="0" index="2" bw="0" slack="7"/>
<pin id="76" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="77" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="79" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AU0_load/8 store_ln187/17 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="0" index="1" bw="32" slack="1"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1_i/10 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="30" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="j_3_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="30" slack="0"/>
<pin id="95" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln185_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="30" slack="0"/>
<pin id="98" dir="0" index="1" bw="30" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln185_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="30" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln185_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="30" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln185_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="30" slack="0"/>
<pin id="117" dir="0" index="1" bw="30" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="j_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="30" slack="0"/>
<pin id="122" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="127" class="1005" name="icmp_ln185_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="15"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="131" class="1005" name="resA_addr_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="1"/>
<pin id="133" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="resA_addr "/>
</bind>
</comp>

<comp id="136" class="1005" name="resB_addr_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="1"/>
<pin id="138" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="resB_addr "/>
</bind>
</comp>

<comp id="141" class="1005" name="AU0_addr_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="7"/>
<pin id="143" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="AU0_addr "/>
</bind>
</comp>

<comp id="147" class="1005" name="resA_load_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resA_load "/>
</bind>
</comp>

<comp id="152" class="1005" name="resB_load_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resB_load "/>
</bind>
</comp>

<comp id="157" class="1005" name="add_i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="162" class="1005" name="AU0_load_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AU0_load "/>
</bind>
</comp>

<comp id="167" class="1005" name="add1_i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="36"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="16" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="32" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="114"><net_src comp="108" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="119"><net_src comp="102" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="28" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="130"><net_src comp="96" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="38" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="139"><net_src comp="51" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="144"><net_src comp="64" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="150"><net_src comp="45" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="155"><net_src comp="58" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="160"><net_src comp="80" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="165"><net_src comp="71" pin="7"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="170"><net_src comp="84" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="71" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AU0 | {17 }
 - Input state : 
	Port: pu_kernel.3_Pipeline_VITIS_LOOP_185_2 : trunc_ln | {1 }
	Port: pu_kernel.3_Pipeline_VITIS_LOOP_185_2 : resA | {1 2 }
	Port: pu_kernel.3_Pipeline_VITIS_LOOP_185_2 : resB | {1 2 }
	Port: pu_kernel.3_Pipeline_VITIS_LOOP_185_2 : AU0 | {8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_3 : 1
		icmp_ln185 : 2
		add_ln185 : 2
		br_ln185 : 3
		zext_ln185 : 2
		resA_addr : 3
		resA_load : 4
		resB_addr : 3
		resB_load : 4
		AU0_addr : 3
		store_ln185 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |         grp_fu_80        |    2    |   318   |   198   |
|          |         grp_fu_84        |    2    |   318   |   198   |
|----------|--------------------------|---------|---------|---------|
|    add   |     add_ln185_fu_102     |    0    |    0    |    37   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln185_fu_96     |    0    |    0    |    19   |
|----------|--------------------------|---------|---------|---------|
|   read   | trunc_ln_read_read_fu_32 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln185_fu_108    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    4    |   636   |   452   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| AU0_addr_reg_141 |   16   |
| AU0_load_reg_162 |   32   |
|  add1_i_reg_167  |   32   |
|   add_i_reg_157  |   32   |
|icmp_ln185_reg_127|    1   |
|     j_reg_120    |   30   |
| resA_addr_reg_131|   16   |
| resA_load_reg_147|   32   |
| resB_addr_reg_136|   16   |
| resB_load_reg_152|   32   |
+------------------+--------+
|       Total      |   239  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_58 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   636  |   452  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   239  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   875  |   470  |
+-----------+--------+--------+--------+--------+
