<div id="readme" class="Box-body readme blob js-code-block-container">
<article class="markdown-body entry-content p-3 p-md-6" itemprop="text">
<p align="right">
<a href="https://github.com/fpgasystems/hacc/blob/main/README.md#sections">Back</a>
</p>

# Infrastructure
FSG HACC is comprised of AMD high-​end servers, Xilinx accelerator cards, and high-​speed networking. Each accelerator card has two connections to a 100 GbE TOR switch to allow exploration of arbitrary network topologies for distributed computing.

![FSG HACC is comprised of AMD high-​end servers, Xilinx accelerator cards, and high-​speed networking..](../imgs/infrastructure.png "FSG HACC is comprised of AMD high-​end servers, Xilinx accelerator cards, and high-​speed networking..")
*FSG HACC is comprised of AMD high-​end servers, Xilinx accelerator cards, and high-​speed networking.*

Additionally, we are offering a development server with development and bitstream compilation purposes.

## High-end servers

### Build
Bla

### U50D 

### U55C 

### U250

### U280

## Xilinx accelerator cards

### Build
Bla

### U50D 

### U55C 

### U250

### U280

## Networking

## Summary

         Servers    Number of FPGAs    DPS DPSs   DRAM    HBM    Notes

U55C       EPYC           10           xx xx        x      8GB    
U250       Intel          10           xx xx        x      -    -alveo-u250-05 and alveo-u250-06 are not accessible via JTAG