# 8086 Pins & Interrupts â€” Ultraâ€‘Simple Cheat Sheet (with Emojis)

Make the 8086 feel like real life: think classroom, office, and roads. Short, simple, and visual.

---

## ğŸ—ºï¸ Quick Map

* âš¡ **Power**: `VCC / GND`
* ğŸ§­ **Mode**: `MN / MXÌ„` (Minimum / Maximum)
* ğŸ›£ï¸ **Data Lanes**: `BHEÌ„` (Upper byte D15â€“D8)
* â³ **Pausing**: `READY`, `TEST` + `WAIT`
* ğŸš¨ **Interrupts**: `INTR`, `INTAÌ„`, `NMI`
* ğŸ”’ **Atomic Lock**: `LOCK`
* ğŸ” **Bus Sharing**: `HOLD / HLDA`, `RQ/GT0, RQ/GT1`

---

## âš¡ Power

**VCC / GND** â€” 5V power and ground.

* **Analogy**: ğŸ“± Plugging in your phone. No power â†’ nothing works.

---

## ğŸ§­ System Mode

**MN / MXÌ„** â€” Choose how the system is organized.

* **MN (Minimum = 1)**: Solo mode; CPU manages the bus itself.

  * Analogy: ğŸš— You drive on an empty roadâ€”no traffic police.
* **MXÌ„ (Maximum = 0)**: Team mode; helper chips manage sharing.

  * Analogy: ğŸ‘® Traffic cop coordinates many cars (CPUs/DMA).

---

## ğŸ›£ï¸ Data Lanes (Upper Byte)

**BHEÌ„ (Bus High Enable)** â€” Turn on the **upper 8-bit lane** (D15â€“D8).

* **Why**: Access odd-address bytes or upper half of a word.
* **Analogy**: ğŸ›¤ï¸ Two-level flyover; sometimes you open **only the upper lane**.

---

## â³ Waiting & Sync

**READY** â€” Let slow parts say â€œplease waitâ€.

* `READY = 0` â†’ CPU inserts wait states (pauses);
* `READY = 1` â†’ run normally.
* **Analogy**: ğŸ›ï¸ Shopkeeper says â€œone minuteâ€; you wait politely.

**TEST + WAIT** â€” Pause until external â€œdoneâ€ signal.

* `TEST = 1` â†’ `WAIT` keeps idling;
* `TEST = 0` â†’ continue.
* **Analogy**: ğŸš¦ â€œBusy/Freeâ€ sign outside a lab; go only when it flips to **Free**.

---

## ğŸš¨ Interrupts (Getting Attention)

**INTR (input)** â€” Normal (maskable) interrupt request.

* Works only if **IF = 1** (interrupts allowed).
* **Analogy**: âœ‹ Student raises hand; teacher takes questions only on â€œQ&A dayâ€.

**INTAÌ„ (output)** â€” Interrupt Acknowledge.

* CPU says â€œIâ€™m listeningâ€”tell me the **issue number** (vector).â€
* **Analogy**: ğŸ§‘â€ğŸ« Teacher says â€œyes?â€ and you say the topic code.

**NMI (input)** â€” Nonâ€‘maskable interrupt (canâ€™t be ignored).

* For emergencies (power/memory errors).
* **Analogy**: ğŸ”” Fire alarmâ€”class stops **immediately**.

---

## ğŸ”’ Atomic Operations

**LOCK (output)** â€” Block others during a critical readâ€‘modifyâ€‘write.

* **Analogy**: ğŸš§ â€œDo Not Disturbâ€ sign while counting cash.

---

## ğŸ” Bus Sharing / DMA

**HOLD (in) / HLDA (out)** â€” Hand over the bus for Direct Memory Access.

* Flow: Device asks **HOLD** â†’ CPU finishes a beat â†’ triâ€‘states bus â†’ asserts **HLDA** â†’ device uses bus â†’ returns control.
* **Analogy**: ğŸª‘ Classmate asks for your desk; you step aside and let them work, then you sit back.

**RQ/GT0, RQ/GT1 (max mode)** â€” Formal request/grant handshake.

* **Analogy**: ğŸš§ Gate guard: request to enter; guard later waves you in.

---

## ğŸ§© Mini Scenarios (Story Mode)

1. **Slow Memory**: `READY=0` â†’ â³ CPU waits; `READY=1` â†’ âœ… continue.
2. **Odd Byte Access**: Need upper lane only â†’ ğŸ›£ï¸ enable **BHEÌ„**.
3. **Maskable Interrupt**: âœ‹ `INTR` + **IF=1** â†’ CPU finishes current step â†’ ğŸ¤ `INTAÌ„` â†’ gets vector â†’ jumps to service.
4. **Emergency**: ğŸ”” `NMI` â†’ immediate serviceâ€”no permission check.
5. **DMA Transfer**: ğŸ™‹ `HOLD` â†’ ğŸ¤ `HLDA` â†’ device moves data memoryâ†”device â†’ control returns.
6. **Atomic Update**: ğŸ”’ `LOCK` during `XCHG`/RMW â†’ no one else touches the bus.
7. **Coprocessor Wait**: `WAIT` watches **TEST** (8087 busy light) â†’ continue when free.

---

## ğŸ§  TL;DR (One Line)

**Power on, pick control style, choose lane width, wait if needed, handle attention (INTR/NMI), lock for critical work, and share the bus politely (HOLD/HLDA or RQ/GT).**

---

## ğŸ“ Quick Selfâ€‘Check (2 Qs)

1. You need a byte at an **odd** addressâ€”what helps? â†’ **BHEÌ„** ğŸ›£ï¸
2. An emergency occursâ€”what signal is used? â†’ **NMI** ğŸ””

---

## âœ… Coverage Map (Whatâ€™s explained)

* âš¡ **VCC / GND** â€” what they are and why needed (power).
* ğŸ§­ **MN / MXÌ„** â€” minimum vs maximum mode (who manages the bus).
* ğŸ›£ï¸ **BHEÌ„** â€” upper byte lane D15â€“D8 and odd/word access.
* â³ **READY** â€” adding wait states for slow memory.
* ğŸš¦ **TEST + WAIT** â€” pause until external â€œdoneâ€ signal (8087 use-case).
* âœ‹ **INTR** â€” normal (maskable) interrupt request.
* ğŸ¤ **INTAÌ„** â€” CPUâ€™s acknowledge + vector handoff (via PIC).
* ğŸ”” **NMI** â€” non-maskable emergency interrupt.
* ğŸ”’ **LOCK** â€” atomic readâ€‘modifyâ€‘write (blocks other bus masters).
* ğŸ” **HOLD / HLDA** â€” DMA bus handover sequence.
* ğŸš§ **RQ/GT0, RQ/GT1** â€” request/grant handshake in maximum mode.
* ğŸ§© **External Interrupt Connections** â€” covered via the INTR/INTAÌ„ section with the role of a **PIC (e.g., 8259A)**.

*End of sheet â€” keep for exams and quick revision!*
