
Probe_Pad_Master_L476RG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b6e4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000568  0800b878  0800b878  0000c878  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bde0  0800bde0  0000d1e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bde0  0800bde0  0000cde0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bde8  0800bde8  0000d1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bde8  0800bde8  0000cde8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bdec  0800bdec  0000cdec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800bdf0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012d0  200001e0  0800bfd0  0000d1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200014b0  0800bfd0  0000d4b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018956  00000000  00000000  0000d210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036e0  00000000  00000000  00025b66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001768  00000000  00000000  00029248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000123f  00000000  00000000  0002a9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029fa3  00000000  00000000  0002bbef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bfbf  00000000  00000000  00055b92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffc5d  00000000  00000000  00071b51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001717ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077ec  00000000  00000000  001717f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00178fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b85c 	.word	0x0800b85c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800b85c 	.word	0x0800b85c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <BNO055_WriteReg>:
#define BNO055_ACC_DATA_X_MSB    (0x09)
#define BNO055_OPR_MODE_NDOF     (0x0C) // No Drift Orientation Fusion mode

float imuValues[4] = {0.0000, 0.0000, 0.0000, 0.0000};

HAL_StatusTypeDef BNO055_WriteReg(uint8_t reg, uint8_t value) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af04      	add	r7, sp, #16
 8000fea:	4603      	mov	r3, r0
 8000fec:	460a      	mov	r2, r1
 8000fee:	71fb      	strb	r3, [r7, #7]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Write(&hi2c1, BNO055_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100);
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	b29a      	uxth	r2, r3
 8000ff8:	2364      	movs	r3, #100	@ 0x64
 8000ffa:	9302      	str	r3, [sp, #8]
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	9301      	str	r3, [sp, #4]
 8001000:	1dbb      	adds	r3, r7, #6
 8001002:	9300      	str	r3, [sp, #0]
 8001004:	2301      	movs	r3, #1
 8001006:	2150      	movs	r1, #80	@ 0x50
 8001008:	4803      	ldr	r0, [pc, #12]	@ (8001018 <BNO055_WriteReg+0x34>)
 800100a:	f001 fb81 	bl	8002710 <HAL_I2C_Mem_Write>
 800100e:	4603      	mov	r3, r0
}
 8001010:	4618      	mov	r0, r3
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	20000490 	.word	0x20000490

0800101c <BNO055_ReadRegs>:

HAL_StatusTypeDef BNO055_ReadRegs(uint8_t reg, uint8_t *buffer, uint16_t size) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af04      	add	r7, sp, #16
 8001022:	4603      	mov	r3, r0
 8001024:	6039      	str	r1, [r7, #0]
 8001026:	71fb      	strb	r3, [r7, #7]
 8001028:	4613      	mov	r3, r2
 800102a:	80bb      	strh	r3, [r7, #4]
    return HAL_I2C_Mem_Read(&hi2c1, BNO055_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, buffer, size, 100);
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	b29a      	uxth	r2, r3
 8001030:	2364      	movs	r3, #100	@ 0x64
 8001032:	9302      	str	r3, [sp, #8]
 8001034:	88bb      	ldrh	r3, [r7, #4]
 8001036:	9301      	str	r3, [sp, #4]
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	2301      	movs	r3, #1
 800103e:	2150      	movs	r1, #80	@ 0x50
 8001040:	4803      	ldr	r0, [pc, #12]	@ (8001050 <BNO055_ReadRegs+0x34>)
 8001042:	f001 fc79 	bl	8002938 <HAL_I2C_Mem_Read>
 8001046:	4603      	mov	r3, r0
}
 8001048:	4618      	mov	r0, r3
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000490 	.word	0x20000490

08001054 <BNO055_Init>:

HAL_StatusTypeDef BNO055_Init(void) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef ret;

    // Reset the BNO055
    ret = BNO055_WriteReg(BNO055_SYS_TRIGGER_REG, 0x20);
 800105a:	2120      	movs	r1, #32
 800105c:	203f      	movs	r0, #63	@ 0x3f
 800105e:	f7ff ffc1 	bl	8000fe4 <BNO055_WriteReg>
 8001062:	4603      	mov	r3, r0
 8001064:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) return ret;
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <BNO055_Init+0x1c>
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	e020      	b.n	80010b2 <BNO055_Init+0x5e>
    HAL_Delay(650); // Wait for the reset to complete
 8001070:	f240 208a 	movw	r0, #650	@ 0x28a
 8001074:	f000 ffcc 	bl	8002010 <HAL_Delay>

    // Set power mode to normal
    ret = BNO055_WriteReg(BNO055_PWR_MODE_REG, 0x00);
 8001078:	2100      	movs	r1, #0
 800107a:	203e      	movs	r0, #62	@ 0x3e
 800107c:	f7ff ffb2 	bl	8000fe4 <BNO055_WriteReg>
 8001080:	4603      	mov	r3, r0
 8001082:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) return ret;
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <BNO055_Init+0x3a>
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	e011      	b.n	80010b2 <BNO055_Init+0x5e>
    HAL_Delay(10);
 800108e:	200a      	movs	r0, #10
 8001090:	f000 ffbe 	bl	8002010 <HAL_Delay>

    // Set operation mode to NDOF
    ret = BNO055_WriteReg(BNO055_OPR_MODE_REG, BNO055_OPR_MODE_NDOF);
 8001094:	210c      	movs	r1, #12
 8001096:	203d      	movs	r0, #61	@ 0x3d
 8001098:	f7ff ffa4 	bl	8000fe4 <BNO055_WriteReg>
 800109c:	4603      	mov	r3, r0
 800109e:	71fb      	strb	r3, [r7, #7]
    if (ret != HAL_OK) return ret;
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <BNO055_Init+0x56>
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	e003      	b.n	80010b2 <BNO055_Init+0x5e>
    HAL_Delay(20);
 80010aa:	2014      	movs	r0, #20
 80010ac:	f000 ffb0 	bl	8002010 <HAL_Delay>

    return HAL_OK;
 80010b0:	2300      	movs	r3, #0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <BNO055_ReadQuaternion>:

HAL_StatusTypeDef BNO055_ReadQuaternion(Quaternion *quat) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b088      	sub	sp, #32
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
    uint8_t buffer[8];
    HAL_StatusTypeDef ret;

    ret = BNO055_ReadRegs(BNO055_QUATERNION_DATA_W, buffer, 8);
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	2208      	movs	r2, #8
 80010ca:	4619      	mov	r1, r3
 80010cc:	2020      	movs	r0, #32
 80010ce:	f7ff ffa5 	bl	800101c <BNO055_ReadRegs>
 80010d2:	4603      	mov	r3, r0
 80010d4:	77fb      	strb	r3, [r7, #31]
    if (ret != HAL_OK) return ret;
 80010d6:	7ffb      	ldrb	r3, [r7, #31]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <BNO055_ReadQuaternion+0x24>
 80010dc:	7ffb      	ldrb	r3, [r7, #31]
 80010de:	e050      	b.n	8001182 <BNO055_ReadQuaternion+0xc6>

    int16_t w_raw = (int16_t)((buffer[1] << 8) | buffer[0]);
 80010e0:	7b7b      	ldrb	r3, [r7, #13]
 80010e2:	021b      	lsls	r3, r3, #8
 80010e4:	b21a      	sxth	r2, r3
 80010e6:	7b3b      	ldrb	r3, [r7, #12]
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	4313      	orrs	r3, r2
 80010ec:	83bb      	strh	r3, [r7, #28]
    int16_t x_raw = (int16_t)((buffer[3] << 8) | buffer[2]);
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	021b      	lsls	r3, r3, #8
 80010f2:	b21a      	sxth	r2, r3
 80010f4:	7bbb      	ldrb	r3, [r7, #14]
 80010f6:	b21b      	sxth	r3, r3
 80010f8:	4313      	orrs	r3, r2
 80010fa:	837b      	strh	r3, [r7, #26]
    int16_t y_raw = (int16_t)((buffer[5] << 8) | buffer[4]);
 80010fc:	7c7b      	ldrb	r3, [r7, #17]
 80010fe:	021b      	lsls	r3, r3, #8
 8001100:	b21a      	sxth	r2, r3
 8001102:	7c3b      	ldrb	r3, [r7, #16]
 8001104:	b21b      	sxth	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	833b      	strh	r3, [r7, #24]
    int16_t z_raw = (int16_t)((buffer[7] << 8) | buffer[6]);
 800110a:	7cfb      	ldrb	r3, [r7, #19]
 800110c:	021b      	lsls	r3, r3, #8
 800110e:	b21a      	sxth	r2, r3
 8001110:	7cbb      	ldrb	r3, [r7, #18]
 8001112:	b21b      	sxth	r3, r3
 8001114:	4313      	orrs	r3, r2
 8001116:	82fb      	strh	r3, [r7, #22]

    quat->w = w_raw / 16384.0f;  // 2^14 = 16384
 8001118:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800111c:	ee07 3a90 	vmov	s15, r3
 8001120:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001124:	eddf 6a19 	vldr	s13, [pc, #100]	@ 800118c <BNO055_ReadQuaternion+0xd0>
 8001128:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	edc3 7a00 	vstr	s15, [r3]
    quat->x = x_raw / 16384.0f;
 8001132:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001136:	ee07 3a90 	vmov	s15, r3
 800113a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800113e:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800118c <BNO055_ReadQuaternion+0xd0>
 8001142:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	edc3 7a01 	vstr	s15, [r3, #4]
    quat->y = y_raw / 16384.0f;
 800114c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001150:	ee07 3a90 	vmov	s15, r3
 8001154:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001158:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800118c <BNO055_ReadQuaternion+0xd0>
 800115c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	edc3 7a02 	vstr	s15, [r3, #8]
    quat->z = z_raw / 16384.0f;
 8001166:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800116a:	ee07 3a90 	vmov	s15, r3
 800116e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001172:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800118c <BNO055_ReadQuaternion+0xd0>
 8001176:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	edc3 7a03 	vstr	s15, [r3, #12]
//    imuValues[1] = x_raw / 16384.0f;
//    imuValues[2] = y_raw / 16384.0f;
//    imuValues[3] = z_raw / 16384.0f;


    return HAL_OK;
 8001180:	2300      	movs	r3, #0
}
 8001182:	4618      	mov	r0, r3
 8001184:	3720      	adds	r7, #32
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	46800000 	.word	0x46800000

08001190 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	4a07      	ldr	r2, [pc, #28]	@ (80011bc <vApplicationGetIdleTaskMemory+0x2c>)
 80011a0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	4a06      	ldr	r2, [pc, #24]	@ (80011c0 <vApplicationGetIdleTaskMemory+0x30>)
 80011a6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2280      	movs	r2, #128	@ 0x80
 80011ac:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80011ae:	bf00      	nop
 80011b0:	3714      	adds	r7, #20
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	200001fc 	.word	0x200001fc
 80011c0:	20000250 	.word	0x20000250

080011c4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80011cc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80011d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d013      	beq.n	8001204 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80011dc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80011e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80011e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d00b      	beq.n	8001204 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80011ec:	e000      	b.n	80011f0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80011ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80011f0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d0f9      	beq.n	80011ee <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80011fa:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001204:	687b      	ldr	r3, [r7, #4]
}
 8001206:	4618      	mov	r0, r3
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr

08001212 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	b086      	sub	sp, #24
 8001216:	af00      	add	r7, sp, #0
 8001218:	60f8      	str	r0, [r7, #12]
 800121a:	60b9      	str	r1, [r7, #8]
 800121c:	607a      	str	r2, [r7, #4]
    int i = 0;
 800121e:	2300      	movs	r3, #0
 8001220:	617b      	str	r3, [r7, #20]
    for (i = 0; i < len; i++)
 8001222:	2300      	movs	r3, #0
 8001224:	617b      	str	r3, [r7, #20]
 8001226:	e009      	b.n	800123c <_write+0x2a>
        ITM_SendChar((*ptr++));
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	1c5a      	adds	r2, r3, #1
 800122c:	60ba      	str	r2, [r7, #8]
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff ffc7 	bl	80011c4 <ITM_SendChar>
    for (i = 0; i < len; i++)
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	3301      	adds	r3, #1
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	429a      	cmp	r2, r3
 8001242:	dbf1      	blt.n	8001228 <_write+0x16>

    return len;
 8001244:	687b      	ldr	r3, [r7, #4]
}
 8001246:	4618      	mov	r0, r3
 8001248:	3718      	adds	r7, #24
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <calculateCRC>:

// Function to calculate Modbus CRC
uint16_t calculateCRC(uint8_t *data, uint16_t length)
{
 800124e:	b480      	push	{r7}
 8001250:	b085      	sub	sp, #20
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
 8001256:	460b      	mov	r3, r1
 8001258:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF; // Initial CRC value
 800125a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800125e:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < length; i++)
 8001260:	2300      	movs	r3, #0
 8001262:	81bb      	strh	r3, [r7, #12]
 8001264:	e026      	b.n	80012b4 <calculateCRC+0x66>
    {
        crc ^= data[i]; // XOR byte into the least significant byte of CRC
 8001266:	89bb      	ldrh	r3, [r7, #12]
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	4413      	add	r3, r2
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	461a      	mov	r2, r3
 8001270:	89fb      	ldrh	r3, [r7, #14]
 8001272:	4053      	eors	r3, r2
 8001274:	81fb      	strh	r3, [r7, #14]

        for (uint8_t j = 0; j < 8; j++)
 8001276:	2300      	movs	r3, #0
 8001278:	72fb      	strb	r3, [r7, #11]
 800127a:	e015      	b.n	80012a8 <calculateCRC+0x5a>
        {
            if (crc & 0x0001) // If the LSB is set
 800127c:	89fb      	ldrh	r3, [r7, #14]
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	2b00      	cmp	r3, #0
 8001284:	d00a      	beq.n	800129c <calculateCRC+0x4e>
            {
                crc >>= 1;       // Shift right
 8001286:	89fb      	ldrh	r3, [r7, #14]
 8001288:	085b      	lsrs	r3, r3, #1
 800128a:	81fb      	strh	r3, [r7, #14]
                crc ^= 0xA001;   // Apply the polynomial
 800128c:	89fb      	ldrh	r3, [r7, #14]
 800128e:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8001292:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8001296:	43db      	mvns	r3, r3
 8001298:	81fb      	strh	r3, [r7, #14]
 800129a:	e002      	b.n	80012a2 <calculateCRC+0x54>
            }
            else
            {
                crc >>= 1; // Just shift right
 800129c:	89fb      	ldrh	r3, [r7, #14]
 800129e:	085b      	lsrs	r3, r3, #1
 80012a0:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 80012a2:	7afb      	ldrb	r3, [r7, #11]
 80012a4:	3301      	adds	r3, #1
 80012a6:	72fb      	strb	r3, [r7, #11]
 80012a8:	7afb      	ldrb	r3, [r7, #11]
 80012aa:	2b07      	cmp	r3, #7
 80012ac:	d9e6      	bls.n	800127c <calculateCRC+0x2e>
    for (uint16_t i = 0; i < length; i++)
 80012ae:	89bb      	ldrh	r3, [r7, #12]
 80012b0:	3301      	adds	r3, #1
 80012b2:	81bb      	strh	r3, [r7, #12]
 80012b4:	89ba      	ldrh	r2, [r7, #12]
 80012b6:	887b      	ldrh	r3, [r7, #2]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d3d4      	bcc.n	8001266 <calculateCRC+0x18>
            }
        }
    }

    return crc; // Return the CRC value
 80012bc:	89fb      	ldrh	r3, [r7, #14]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3714      	adds	r7, #20
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
	...

080012cc <QuaternionToModbus>:

void QuaternionToModbus(float w, float x, float y, float z)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	ed87 0a03 	vstr	s0, [r7, #12]
 80012d6:	edc7 0a02 	vstr	s1, [r7, #8]
 80012da:	ed87 1a01 	vstr	s2, [r7, #4]
 80012de:	edc7 1a00 	vstr	s3, [r7]
    // Scale the float values to fit into the range of int16_t and store them
    imuQuatValues[0] = (int16_t)(w * 30000); // w component
 80012e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80012e6:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001358 <QuaternionToModbus+0x8c>
 80012ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012f2:	ee17 3a90 	vmov	r3, s15
 80012f6:	b21a      	sxth	r2, r3
 80012f8:	4b18      	ldr	r3, [pc, #96]	@ (800135c <QuaternionToModbus+0x90>)
 80012fa:	801a      	strh	r2, [r3, #0]
    imuQuatValues[1] = (int16_t)(x * 30000); // x component
 80012fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001300:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001358 <QuaternionToModbus+0x8c>
 8001304:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001308:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800130c:	ee17 3a90 	vmov	r3, s15
 8001310:	b21a      	sxth	r2, r3
 8001312:	4b12      	ldr	r3, [pc, #72]	@ (800135c <QuaternionToModbus+0x90>)
 8001314:	805a      	strh	r2, [r3, #2]
    imuQuatValues[2] = (int16_t)(y * 30000); // y component
 8001316:	edd7 7a01 	vldr	s15, [r7, #4]
 800131a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001358 <QuaternionToModbus+0x8c>
 800131e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001322:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001326:	ee17 3a90 	vmov	r3, s15
 800132a:	b21a      	sxth	r2, r3
 800132c:	4b0b      	ldr	r3, [pc, #44]	@ (800135c <QuaternionToModbus+0x90>)
 800132e:	809a      	strh	r2, [r3, #4]
    imuQuatValues[3] = (int16_t)(z * 30000); // z component
 8001330:	edd7 7a00 	vldr	s15, [r7]
 8001334:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001358 <QuaternionToModbus+0x8c>
 8001338:	ee67 7a87 	vmul.f32	s15, s15, s14
 800133c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001340:	ee17 3a90 	vmov	r3, s15
 8001344:	b21a      	sxth	r2, r3
 8001346:	4b05      	ldr	r3, [pc, #20]	@ (800135c <QuaternionToModbus+0x90>)
 8001348:	80da      	strh	r2, [r3, #6]

}
 800134a:	bf00      	nop
 800134c:	3714      	adds	r7, #20
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	46ea6000 	.word	0x46ea6000
 800135c:	20000450 	.word	0x20000450

08001360 <SendImuDataOnModbus>:

void SendImuDataOnModbus()
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
    uint8_t startByte = 0xAA;       // Start byte for the frame
 8001366:	23aa      	movs	r3, #170	@ 0xaa
 8001368:	74fb      	strb	r3, [r7, #19]
    uint8_t typeIdentifier = 0x01; // Identifier for Quaternion Data
 800136a:	2301      	movs	r3, #1
 800136c:	74bb      	strb	r3, [r7, #18]

    // Define frame buffer
    uint8_t imuModbusFrame[13]; // Start Byte (1) + Type ID (1) + Data (8) + CRC (2) + End (1)

    // Construct the custom frame
    imuModbusFrame[0] = startByte;         // Start Byte
 800136e:	7cfb      	ldrb	r3, [r7, #19]
 8001370:	703b      	strb	r3, [r7, #0]
    imuModbusFrame[1] = typeIdentifier;    // Type Identifier
 8001372:	7cbb      	ldrb	r3, [r7, #18]
 8001374:	707b      	strb	r3, [r7, #1]

    // Add quaternion data to the frame
    for (int i = 0; i < 4; i++) {
 8001376:	2300      	movs	r3, #0
 8001378:	617b      	str	r3, [r7, #20]
 800137a:	e01c      	b.n	80013b6 <SendImuDataOnModbus+0x56>
        imuModbusFrame[2 + (i * 2)] = (imuQuatValues[i] >> 8) & 0xFF; // High byte
 800137c:	4a1d      	ldr	r2, [pc, #116]	@ (80013f4 <SendImuDataOnModbus+0x94>)
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001384:	121b      	asrs	r3, r3, #8
 8001386:	b21a      	sxth	r2, r3
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	3301      	adds	r3, #1
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	3318      	adds	r3, #24
 8001392:	443b      	add	r3, r7
 8001394:	f803 2c18 	strb.w	r2, [r3, #-24]
        imuModbusFrame[3 + (i * 2)] = imuQuatValues[i] & 0xFF;        // Low byte
 8001398:	4a16      	ldr	r2, [pc, #88]	@ (80013f4 <SendImuDataOnModbus+0x94>)
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	005b      	lsls	r3, r3, #1
 80013a4:	3303      	adds	r3, #3
 80013a6:	b2d2      	uxtb	r2, r2
 80013a8:	3318      	adds	r3, #24
 80013aa:	443b      	add	r3, r7
 80013ac:	f803 2c18 	strb.w	r2, [r3, #-24]
    for (int i = 0; i < 4; i++) {
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	3301      	adds	r3, #1
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	2b03      	cmp	r3, #3
 80013ba:	dddf      	ble.n	800137c <SendImuDataOnModbus+0x1c>
    }

    // Calculate CRC for the first 10 bytes (Start Byte + Type ID + Quaternion Data)
    crc = calculateCRC(imuModbusFrame, 10);
 80013bc:	463b      	mov	r3, r7
 80013be:	210a      	movs	r1, #10
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff ff44 	bl	800124e <calculateCRC>
 80013c6:	4603      	mov	r3, r0
 80013c8:	823b      	strh	r3, [r7, #16]
    imuModbusFrame[10] = crc & 0xFF;        // CRC Low Byte
 80013ca:	8a3b      	ldrh	r3, [r7, #16]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	72bb      	strb	r3, [r7, #10]
    imuModbusFrame[11] = (crc >> 8) & 0xFF; // CRC High Byte
 80013d0:	8a3b      	ldrh	r3, [r7, #16]
 80013d2:	0a1b      	lsrs	r3, r3, #8
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	72fb      	strb	r3, [r7, #11]

    // Add End Byte
    imuModbusFrame[12] = 0x55; // End of frame
 80013da:	2355      	movs	r3, #85	@ 0x55
 80013dc:	733b      	strb	r3, [r7, #12]

    // Send the frame via UART
    if (HAL_UART_Transmit(&huart1, imuModbusFrame, 13, HAL_MAX_DELAY) != HAL_OK) {
 80013de:	4639      	mov	r1, r7
 80013e0:	f04f 33ff 	mov.w	r3, #4294967295
 80013e4:	220d      	movs	r2, #13
 80013e6:	4804      	ldr	r0, [pc, #16]	@ (80013f8 <SendImuDataOnModbus+0x98>)
 80013e8:	f003 fdda 	bl	8004fa0 <HAL_UART_Transmit>
        // Handle transmission error

    }
}
 80013ec:	bf00      	nop
 80013ee:	3718      	adds	r7, #24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20000450 	.word	0x20000450
 80013f8:	20000530 	.word	0x20000530

080013fc <LoadCellDataToModbus>:

/* 	************************************************************************************************************ */

void LoadCellDataToModbus()
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
    // Convert the load cell data to int16_t (scaled if needed)

	loadCellValue = weigh();
 8001400:	f004 fba8 	bl	8005b54 <weigh>
 8001404:	4603      	mov	r3, r0
 8001406:	b21a      	sxth	r2, r3
 8001408:	4b0d      	ldr	r3, [pc, #52]	@ (8001440 <LoadCellDataToModbus+0x44>)
 800140a:	801a      	strh	r2, [r3, #0]
	loadCellModbusRegister = loadCellValue;
 800140c:	4b0c      	ldr	r3, [pc, #48]	@ (8001440 <LoadCellDataToModbus+0x44>)
 800140e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001412:	4b0c      	ldr	r3, [pc, #48]	@ (8001444 <LoadCellDataToModbus+0x48>)
 8001414:	801a      	strh	r2, [r3, #0]
	sprintf(uartBuffer,  "Load Cell Value: %d\r\n", loadCellValue);
 8001416:	4b0a      	ldr	r3, [pc, #40]	@ (8001440 <LoadCellDataToModbus+0x44>)
 8001418:	f9b3 3000 	ldrsh.w	r3, [r3]
 800141c:	461a      	mov	r2, r3
 800141e:	490a      	ldr	r1, [pc, #40]	@ (8001448 <LoadCellDataToModbus+0x4c>)
 8001420:	480a      	ldr	r0, [pc, #40]	@ (800144c <LoadCellDataToModbus+0x50>)
 8001422:	f006 fde1 	bl	8007fe8 <siprintf>

	HAL_UART_Transmit(&huart2, (uint8_t *)uartBuffer, strlen(uartBuffer), HAL_MAX_DELAY);
 8001426:	4809      	ldr	r0, [pc, #36]	@ (800144c <LoadCellDataToModbus+0x50>)
 8001428:	f7fe ff22 	bl	8000270 <strlen>
 800142c:	4603      	mov	r3, r0
 800142e:	b29a      	uxth	r2, r3
 8001430:	f04f 33ff 	mov.w	r3, #4294967295
 8001434:	4905      	ldr	r1, [pc, #20]	@ (800144c <LoadCellDataToModbus+0x50>)
 8001436:	4806      	ldr	r0, [pc, #24]	@ (8001450 <LoadCellDataToModbus+0x54>)
 8001438:	f003 fdb2 	bl	8004fa0 <HAL_UART_Transmit>

//    printf("value: %f\n",loadCellValue);

}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000458 	.word	0x20000458
 8001444:	2000045a 	.word	0x2000045a
 8001448:	0800b878 	.word	0x0800b878
 800144c:	2000045c 	.word	0x2000045c
 8001450:	200005b8 	.word	0x200005b8

08001454 <SendLoadCellDataOnModbus>:

void SendLoadCellDataOnModbus()
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
    uint8_t startByte = 0xAA;       // Start byte for the frame
 800145a:	23aa      	movs	r3, #170	@ 0xaa
 800145c:	73fb      	strb	r3, [r7, #15]
    uint8_t typeIdentifier = 0x02;  // Identifier for loadcell Data
 800145e:	2302      	movs	r3, #2
 8001460:	73bb      	strb	r3, [r7, #14]

    // Define frame buffer
    uint8_t loadCellModbusFrame[7]; // Start Byte (1) + Type ID (1) + Data (2) + CRC (2) + End (1)

    // Construct the custom frame
    loadCellModbusFrame[0] = startByte;        // Start Byte
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	713b      	strb	r3, [r7, #4]
    loadCellModbusFrame[1] = typeIdentifier;   // Type Identifier
 8001466:	7bbb      	ldrb	r3, [r7, #14]
 8001468:	717b      	strb	r3, [r7, #5]

    // Add load cell data (2 bytes)
    loadCellModbusFrame[2] = (loadCellModbusRegister >> 8) & 0xFF; // High byte
 800146a:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <SendLoadCellDataOnModbus+0x68>)
 800146c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001470:	121b      	asrs	r3, r3, #8
 8001472:	b21b      	sxth	r3, r3
 8001474:	b2db      	uxtb	r3, r3
 8001476:	71bb      	strb	r3, [r7, #6]
    loadCellModbusFrame[3] = loadCellModbusRegister & 0xFF;        // Low byte
 8001478:	4b10      	ldr	r3, [pc, #64]	@ (80014bc <SendLoadCellDataOnModbus+0x68>)
 800147a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800147e:	b2db      	uxtb	r3, r3
 8001480:	71fb      	strb	r3, [r7, #7]

    // Calculate CRC for the first 4 bytes (Start Byte + Type ID + Load Cell Data)
    crc = calculateCRC(loadCellModbusFrame, 4);
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2104      	movs	r1, #4
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff fee1 	bl	800124e <calculateCRC>
 800148c:	4603      	mov	r3, r0
 800148e:	81bb      	strh	r3, [r7, #12]
    loadCellModbusFrame[4] = crc & 0xFF;        // CRC Low Byte
 8001490:	89bb      	ldrh	r3, [r7, #12]
 8001492:	b2db      	uxtb	r3, r3
 8001494:	723b      	strb	r3, [r7, #8]
    loadCellModbusFrame[5] = (crc >> 8) & 0xFF; // CRC High Byte
 8001496:	89bb      	ldrh	r3, [r7, #12]
 8001498:	0a1b      	lsrs	r3, r3, #8
 800149a:	b29b      	uxth	r3, r3
 800149c:	b2db      	uxtb	r3, r3
 800149e:	727b      	strb	r3, [r7, #9]

    // Add End Byte
    loadCellModbusFrame[6] = 0x55; // End of frame
 80014a0:	2355      	movs	r3, #85	@ 0x55
 80014a2:	72bb      	strb	r3, [r7, #10]
//		// Send newline
//		snprintf(uartBuffer, sizeof(uartBuffer), "\n");
//		HAL_UART_Transmit(&huart2, (uint8_t*)uartBuffer, strlen(uartBuffer), HAL_MAX_DELAY);

    // Send the frame via UART
    if (HAL_UART_Transmit(&huart1, loadCellModbusFrame, 7, HAL_MAX_DELAY) != HAL_OK) {
 80014a4:	1d39      	adds	r1, r7, #4
 80014a6:	f04f 33ff 	mov.w	r3, #4294967295
 80014aa:	2207      	movs	r2, #7
 80014ac:	4804      	ldr	r0, [pc, #16]	@ (80014c0 <SendLoadCellDataOnModbus+0x6c>)
 80014ae:	f003 fd77 	bl	8004fa0 <HAL_UART_Transmit>
        // Handle transmission error
//        printf("UART Transmission Error\n");diff
    }
}
 80014b2:	bf00      	nop
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	2000045a 	.word	0x2000045a
 80014c0:	20000530 	.word	0x20000530

080014c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014c4:	b5b0      	push	{r4, r5, r7, lr}
 80014c6:	b0ae      	sub	sp, #184	@ 0xb8
 80014c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ca:	f000 fd25 	bl	8001f18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ce:	f000 f88d 	bl	80015ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014d2:	f000 f9d1 	bl	8001878 <MX_GPIO_Init>
  MX_I2C1_Init();
 80014d6:	f000 f8db 	bl	8001690 <MX_I2C1_Init>
  MX_TIM1_Init();
 80014da:	f000 f919 	bl	8001710 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80014de:	f000 f99b 	bl	8001818 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80014e2:	f000 f969 	bl	80017b8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* Load Cell */
	HAL_TIM_Base_Start(&htim1);
 80014e6:	4837      	ldr	r0, [pc, #220]	@ (80015c4 <main+0x100>)
 80014e8:	f003 fa12 	bl	8004910 <HAL_TIM_Base_Start>
	setTare();
 80014ec:	f004 fb74 	bl	8005bd8 <setTare>

  /* BNO055 */
	char init_imu_uart_buffer[100];

  /* Initialize BNO055 */
	if (BNO055_Init() != HAL_OK)
 80014f0:	f7ff fdb0 	bl	8001054 <BNO055_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d014      	beq.n	8001524 <main+0x60>
	{
	  snprintf(init_imu_uart_buffer, sizeof(init_imu_uart_buffer),"BNO055 initialization failed\n");
 80014fa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80014fe:	4a32      	ldr	r2, [pc, #200]	@ (80015c8 <main+0x104>)
 8001500:	2164      	movs	r1, #100	@ 0x64
 8001502:	4618      	mov	r0, r3
 8001504:	f006 fd3c 	bl	8007f80 <sniprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t *)init_imu_uart_buffer, strlen(init_imu_uart_buffer), HAL_MAX_DELAY);
 8001508:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800150c:	4618      	mov	r0, r3
 800150e:	f7fe feaf 	bl	8000270 <strlen>
 8001512:	4603      	mov	r3, r0
 8001514:	b29a      	uxth	r2, r3
 8001516:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800151a:	f04f 33ff 	mov.w	r3, #4294967295
 800151e:	482b      	ldr	r0, [pc, #172]	@ (80015cc <main+0x108>)
 8001520:	f003 fd3e 	bl	8004fa0 <HAL_UART_Transmit>
//	  return -1;
	}
	snprintf(init_imu_uart_buffer, sizeof(init_imu_uart_buffer),"BNO055 initialized successfully\n");
 8001524:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001528:	4a29      	ldr	r2, [pc, #164]	@ (80015d0 <main+0x10c>)
 800152a:	2164      	movs	r1, #100	@ 0x64
 800152c:	4618      	mov	r0, r3
 800152e:	f006 fd27 	bl	8007f80 <sniprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)init_imu_uart_buffer, strlen(init_imu_uart_buffer), HAL_MAX_DELAY);
 8001532:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe fe9a 	bl	8000270 <strlen>
 800153c:	4603      	mov	r3, r0
 800153e:	b29a      	uxth	r2, r3
 8001540:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 8001544:	f04f 33ff 	mov.w	r3, #4294967295
 8001548:	4820      	ldr	r0, [pc, #128]	@ (80015cc <main+0x108>)
 800154a:	f003 fd29 	bl	8004fa0 <HAL_UART_Transmit>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of IMUTask */
  osThreadDef(IMUTask, StartIMUTask, osPriorityNormal, 0, 256);
 800154e:	4b21      	ldr	r3, [pc, #132]	@ (80015d4 <main+0x110>)
 8001550:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001554:	461d      	mov	r5, r3
 8001556:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001558:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800155a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800155e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  IMUTaskHandle = osThreadCreate(osThread(IMUTask), NULL);
 8001562:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001566:	2100      	movs	r1, #0
 8001568:	4618      	mov	r0, r3
 800156a:	f004 fb7c 	bl	8005c66 <osThreadCreate>
 800156e:	4603      	mov	r3, r0
 8001570:	4a19      	ldr	r2, [pc, #100]	@ (80015d8 <main+0x114>)
 8001572:	6013      	str	r3, [r2, #0]

  /* definition and creation of LoadCellTask */
  osThreadDef(LoadCellTask, StartLoadCellTask, osPriorityAboveNormal, 0, 256);
 8001574:	4b19      	ldr	r3, [pc, #100]	@ (80015dc <main+0x118>)
 8001576:	f107 041c 	add.w	r4, r7, #28
 800157a:	461d      	mov	r5, r3
 800157c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800157e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001580:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001584:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LoadCellTaskHandle = osThreadCreate(osThread(LoadCellTask), NULL);
 8001588:	f107 031c 	add.w	r3, r7, #28
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f004 fb69 	bl	8005c66 <osThreadCreate>
 8001594:	4603      	mov	r3, r0
 8001596:	4a12      	ldr	r2, [pc, #72]	@ (80015e0 <main+0x11c>)
 8001598:	6013      	str	r3, [r2, #0]

  /* definition and creation of SendingTask */
  osThreadDef(SendingTask, StartSendingTask, osPriorityLow, 0, 128);
 800159a:	4b12      	ldr	r3, [pc, #72]	@ (80015e4 <main+0x120>)
 800159c:	463c      	mov	r4, r7
 800159e:	461d      	mov	r5, r3
 80015a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015a4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SendingTaskHandle = osThreadCreate(osThread(SendingTask), NULL);
 80015ac:	463b      	mov	r3, r7
 80015ae:	2100      	movs	r1, #0
 80015b0:	4618      	mov	r0, r3
 80015b2:	f004 fb58 	bl	8005c66 <osThreadCreate>
 80015b6:	4603      	mov	r3, r0
 80015b8:	4a0b      	ldr	r2, [pc, #44]	@ (80015e8 <main+0x124>)
 80015ba:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80015bc:	f004 fb4c 	bl	8005c58 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015c0:	bf00      	nop
 80015c2:	e7fd      	b.n	80015c0 <main+0xfc>
 80015c4:	200004e4 	.word	0x200004e4
 80015c8:	0800b890 	.word	0x0800b890
 80015cc:	200005b8 	.word	0x200005b8
 80015d0:	0800b8b0 	.word	0x0800b8b0
 80015d4:	0800b8dc 	.word	0x0800b8dc
 80015d8:	20000640 	.word	0x20000640
 80015dc:	0800b908 	.word	0x0800b908
 80015e0:	20000644 	.word	0x20000644
 80015e4:	0800b930 	.word	0x0800b930
 80015e8:	20000648 	.word	0x20000648

080015ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b096      	sub	sp, #88	@ 0x58
 80015f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015f2:	f107 0314 	add.w	r3, r7, #20
 80015f6:	2244      	movs	r2, #68	@ 0x44
 80015f8:	2100      	movs	r1, #0
 80015fa:	4618      	mov	r0, r3
 80015fc:	f006 fd57 	bl	80080ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001600:	463b      	mov	r3, r7
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]
 800160c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800160e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001612:	f001 fe13 	bl	800323c <HAL_PWREx_ControlVoltageScaling>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800161c:	f000 f9fd 	bl	8001a1a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001620:	2302      	movs	r3, #2
 8001622:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001624:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001628:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800162a:	2310      	movs	r3, #16
 800162c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800162e:	2302      	movs	r3, #2
 8001630:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001632:	2302      	movs	r3, #2
 8001634:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001636:	2301      	movs	r3, #1
 8001638:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800163a:	230a      	movs	r3, #10
 800163c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800163e:	2307      	movs	r3, #7
 8001640:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001642:	2302      	movs	r3, #2
 8001644:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001646:	2302      	movs	r3, #2
 8001648:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	4618      	mov	r0, r3
 8001650:	f001 fe4a 	bl	80032e8 <HAL_RCC_OscConfig>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800165a:	f000 f9de 	bl	8001a1a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800165e:	230f      	movs	r3, #15
 8001660:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001662:	2303      	movs	r3, #3
 8001664:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001666:	2300      	movs	r3, #0
 8001668:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800166a:	2300      	movs	r3, #0
 800166c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800166e:	2300      	movs	r3, #0
 8001670:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001672:	463b      	mov	r3, r7
 8001674:	2104      	movs	r1, #4
 8001676:	4618      	mov	r0, r3
 8001678:	f002 fa12 	bl	8003aa0 <HAL_RCC_ClockConfig>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001682:	f000 f9ca 	bl	8001a1a <Error_Handler>
  }
}
 8001686:	bf00      	nop
 8001688:	3758      	adds	r7, #88	@ 0x58
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001694:	4b1b      	ldr	r3, [pc, #108]	@ (8001704 <MX_I2C1_Init+0x74>)
 8001696:	4a1c      	ldr	r2, [pc, #112]	@ (8001708 <MX_I2C1_Init+0x78>)
 8001698:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800169a:	4b1a      	ldr	r3, [pc, #104]	@ (8001704 <MX_I2C1_Init+0x74>)
 800169c:	4a1b      	ldr	r2, [pc, #108]	@ (800170c <MX_I2C1_Init+0x7c>)
 800169e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016a0:	4b18      	ldr	r3, [pc, #96]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016a6:	4b17      	ldr	r3, [pc, #92]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016ac:	4b15      	ldr	r3, [pc, #84]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016b2:	4b14      	ldr	r3, [pc, #80]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016b8:	4b12      	ldr	r3, [pc, #72]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016be:	4b11      	ldr	r3, [pc, #68]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016ca:	480e      	ldr	r0, [pc, #56]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016cc:	f000 ff84 	bl	80025d8 <HAL_I2C_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016d6:	f000 f9a0 	bl	8001a1a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016da:	2100      	movs	r1, #0
 80016dc:	4809      	ldr	r0, [pc, #36]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016de:	f001 fd07 	bl	80030f0 <HAL_I2CEx_ConfigAnalogFilter>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016e8:	f000 f997 	bl	8001a1a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016ec:	2100      	movs	r1, #0
 80016ee:	4805      	ldr	r0, [pc, #20]	@ (8001704 <MX_I2C1_Init+0x74>)
 80016f0:	f001 fd49 	bl	8003186 <HAL_I2CEx_ConfigDigitalFilter>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016fa:	f000 f98e 	bl	8001a1a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000490 	.word	0x20000490
 8001708:	40005400 	.word	0x40005400
 800170c:	10d19ce4 	.word	0x10d19ce4

08001710 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b088      	sub	sp, #32
 8001714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001716:	f107 0310 	add.w	r3, r7, #16
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	605a      	str	r2, [r3, #4]
 8001720:	609a      	str	r2, [r3, #8]
 8001722:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
 800172c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800172e:	4b20      	ldr	r3, [pc, #128]	@ (80017b0 <MX_TIM1_Init+0xa0>)
 8001730:	4a20      	ldr	r2, [pc, #128]	@ (80017b4 <MX_TIM1_Init+0xa4>)
 8001732:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8001734:	4b1e      	ldr	r3, [pc, #120]	@ (80017b0 <MX_TIM1_Init+0xa0>)
 8001736:	224f      	movs	r2, #79	@ 0x4f
 8001738:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173a:	4b1d      	ldr	r3, [pc, #116]	@ (80017b0 <MX_TIM1_Init+0xa0>)
 800173c:	2200      	movs	r2, #0
 800173e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001740:	4b1b      	ldr	r3, [pc, #108]	@ (80017b0 <MX_TIM1_Init+0xa0>)
 8001742:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001746:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001748:	4b19      	ldr	r3, [pc, #100]	@ (80017b0 <MX_TIM1_Init+0xa0>)
 800174a:	2200      	movs	r2, #0
 800174c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800174e:	4b18      	ldr	r3, [pc, #96]	@ (80017b0 <MX_TIM1_Init+0xa0>)
 8001750:	2200      	movs	r2, #0
 8001752:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001754:	4b16      	ldr	r3, [pc, #88]	@ (80017b0 <MX_TIM1_Init+0xa0>)
 8001756:	2200      	movs	r2, #0
 8001758:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800175a:	4815      	ldr	r0, [pc, #84]	@ (80017b0 <MX_TIM1_Init+0xa0>)
 800175c:	f003 f880 	bl	8004860 <HAL_TIM_Base_Init>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001766:	f000 f958 	bl	8001a1a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800176e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001770:	f107 0310 	add.w	r3, r7, #16
 8001774:	4619      	mov	r1, r3
 8001776:	480e      	ldr	r0, [pc, #56]	@ (80017b0 <MX_TIM1_Init+0xa0>)
 8001778:	f003 f932 	bl	80049e0 <HAL_TIM_ConfigClockSource>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001782:	f000 f94a 	bl	8001a1a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001786:	2300      	movs	r3, #0
 8001788:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800178a:	2300      	movs	r3, #0
 800178c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178e:	2300      	movs	r3, #0
 8001790:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001792:	1d3b      	adds	r3, r7, #4
 8001794:	4619      	mov	r1, r3
 8001796:	4806      	ldr	r0, [pc, #24]	@ (80017b0 <MX_TIM1_Init+0xa0>)
 8001798:	f003 fb2c 	bl	8004df4 <HAL_TIMEx_MasterConfigSynchronization>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80017a2:	f000 f93a 	bl	8001a1a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017a6:	bf00      	nop
 80017a8:	3720      	adds	r7, #32
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	200004e4 	.word	0x200004e4
 80017b4:	40012c00 	.word	0x40012c00

080017b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017bc:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <MX_USART1_UART_Init+0x58>)
 80017be:	4a15      	ldr	r2, [pc, #84]	@ (8001814 <MX_USART1_UART_Init+0x5c>)
 80017c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017c2:	4b13      	ldr	r3, [pc, #76]	@ (8001810 <MX_USART1_UART_Init+0x58>)
 80017c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017ca:	4b11      	ldr	r3, [pc, #68]	@ (8001810 <MX_USART1_UART_Init+0x58>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001810 <MX_USART1_UART_Init+0x58>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <MX_USART1_UART_Init+0x58>)
 80017d8:	2200      	movs	r2, #0
 80017da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001810 <MX_USART1_UART_Init+0x58>)
 80017de:	220c      	movs	r2, #12
 80017e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <MX_USART1_UART_Init+0x58>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e8:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <MX_USART1_UART_Init+0x58>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ee:	4b08      	ldr	r3, [pc, #32]	@ (8001810 <MX_USART1_UART_Init+0x58>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017f4:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <MX_USART1_UART_Init+0x58>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017fa:	4805      	ldr	r0, [pc, #20]	@ (8001810 <MX_USART1_UART_Init+0x58>)
 80017fc:	f003 fb82 	bl	8004f04 <HAL_UART_Init>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001806:	f000 f908 	bl	8001a1a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000530 	.word	0x20000530
 8001814:	40013800 	.word	0x40013800

08001818 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800181c:	4b14      	ldr	r3, [pc, #80]	@ (8001870 <MX_USART2_UART_Init+0x58>)
 800181e:	4a15      	ldr	r2, [pc, #84]	@ (8001874 <MX_USART2_UART_Init+0x5c>)
 8001820:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001822:	4b13      	ldr	r3, [pc, #76]	@ (8001870 <MX_USART2_UART_Init+0x58>)
 8001824:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001828:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800182a:	4b11      	ldr	r3, [pc, #68]	@ (8001870 <MX_USART2_UART_Init+0x58>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001830:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <MX_USART2_UART_Init+0x58>)
 8001832:	2200      	movs	r2, #0
 8001834:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001836:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <MX_USART2_UART_Init+0x58>)
 8001838:	2200      	movs	r2, #0
 800183a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800183c:	4b0c      	ldr	r3, [pc, #48]	@ (8001870 <MX_USART2_UART_Init+0x58>)
 800183e:	220c      	movs	r2, #12
 8001840:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001842:	4b0b      	ldr	r3, [pc, #44]	@ (8001870 <MX_USART2_UART_Init+0x58>)
 8001844:	2200      	movs	r2, #0
 8001846:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001848:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <MX_USART2_UART_Init+0x58>)
 800184a:	2200      	movs	r2, #0
 800184c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800184e:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <MX_USART2_UART_Init+0x58>)
 8001850:	2200      	movs	r2, #0
 8001852:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001854:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <MX_USART2_UART_Init+0x58>)
 8001856:	2200      	movs	r2, #0
 8001858:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800185a:	4805      	ldr	r0, [pc, #20]	@ (8001870 <MX_USART2_UART_Init+0x58>)
 800185c:	f003 fb52 	bl	8004f04 <HAL_UART_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001866:	f000 f8d8 	bl	8001a1a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	200005b8 	.word	0x200005b8
 8001874:	40004400 	.word	0x40004400

08001878 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b088      	sub	sp, #32
 800187c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187e:	f107 030c 	add.w	r3, r7, #12
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	605a      	str	r2, [r3, #4]
 8001888:	609a      	str	r2, [r3, #8]
 800188a:	60da      	str	r2, [r3, #12]
 800188c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800188e:	4b25      	ldr	r3, [pc, #148]	@ (8001924 <MX_GPIO_Init+0xac>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001892:	4a24      	ldr	r2, [pc, #144]	@ (8001924 <MX_GPIO_Init+0xac>)
 8001894:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001898:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800189a:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <MX_GPIO_Init+0xac>)
 800189c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001924 <MX_GPIO_Init+0xac>)
 80018a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001924 <MX_GPIO_Init+0xac>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001924 <MX_GPIO_Init+0xac>)
 80018b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	607b      	str	r3, [r7, #4]
 80018bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018be:	4b19      	ldr	r3, [pc, #100]	@ (8001924 <MX_GPIO_Init+0xac>)
 80018c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c2:	4a18      	ldr	r2, [pc, #96]	@ (8001924 <MX_GPIO_Init+0xac>)
 80018c4:	f043 0302 	orr.w	r3, r3, #2
 80018c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018ca:	4b16      	ldr	r3, [pc, #88]	@ (8001924 <MX_GPIO_Init+0xac>)
 80018cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3, GPIO_PIN_RESET);
 80018d6:	2200      	movs	r2, #0
 80018d8:	f44f 6181 	mov.w	r1, #1032	@ 0x408
 80018dc:	4812      	ldr	r0, [pc, #72]	@ (8001928 <MX_GPIO_Init+0xb0>)
 80018de:	f000 fe63 	bl	80025a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB10 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 80018e2:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 80018e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e8:	2301      	movs	r3, #1
 80018ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f4:	f107 030c 	add.w	r3, r7, #12
 80018f8:	4619      	mov	r1, r3
 80018fa:	480b      	ldr	r0, [pc, #44]	@ (8001928 <MX_GPIO_Init+0xb0>)
 80018fc:	f000 fc92 	bl	8002224 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001900:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001904:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001906:	2300      	movs	r3, #0
 8001908:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190e:	f107 030c 	add.w	r3, r7, #12
 8001912:	4619      	mov	r1, r3
 8001914:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001918:	f000 fc84 	bl	8002224 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800191c:	bf00      	nop
 800191e:	3720      	adds	r7, #32
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40021000 	.word	0x40021000
 8001928:	48000400 	.word	0x48000400

0800192c <StartIMUTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartIMUTask */
void StartIMUTask(void const * argument)
{
 800192c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001930:	b0a8      	sub	sp, #160	@ 0xa0
 8001932:	af08      	add	r7, sp, #32
 8001934:	6078      	str	r0, [r7, #4]
	Quaternion quat;
	char uart_buffer[100];
  /* Infinite loop */
  for(;;)
  {
	  if (BNO055_ReadQuaternion(&quat) == HAL_OK)
 8001936:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff fbbe 	bl	80010bc <BNO055_ReadQuaternion>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d145      	bne.n	80019d2 <StartIMUTask+0xa6>
	  {
		  snprintf(uart_buffer, sizeof(uart_buffer), "%.4f,%.4f,%.4f,%.4f\r\n", quat.w, quat.x, quat.y, quat.z);
 8001946:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001948:	4618      	mov	r0, r3
 800194a:	f7fe fdfd 	bl	8000548 <__aeabi_f2d>
 800194e:	4604      	mov	r4, r0
 8001950:	460d      	mov	r5, r1
 8001952:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001954:	4618      	mov	r0, r3
 8001956:	f7fe fdf7 	bl	8000548 <__aeabi_f2d>
 800195a:	4680      	mov	r8, r0
 800195c:	4689      	mov	r9, r1
 800195e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001960:	4618      	mov	r0, r3
 8001962:	f7fe fdf1 	bl	8000548 <__aeabi_f2d>
 8001966:	4682      	mov	sl, r0
 8001968:	468b      	mov	fp, r1
 800196a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800196c:	4618      	mov	r0, r3
 800196e:	f7fe fdeb 	bl	8000548 <__aeabi_f2d>
 8001972:	4602      	mov	r2, r0
 8001974:	460b      	mov	r3, r1
 8001976:	f107 000c 	add.w	r0, r7, #12
 800197a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800197e:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001982:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001986:	e9cd 4500 	strd	r4, r5, [sp]
 800198a:	4a14      	ldr	r2, [pc, #80]	@ (80019dc <StartIMUTask+0xb0>)
 800198c:	2164      	movs	r1, #100	@ 0x64
 800198e:	f006 faf7 	bl	8007f80 <sniprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8001992:	f107 030c 	add.w	r3, r7, #12
 8001996:	4618      	mov	r0, r3
 8001998:	f7fe fc6a 	bl	8000270 <strlen>
 800199c:	4603      	mov	r3, r0
 800199e:	b29a      	uxth	r2, r3
 80019a0:	f107 010c 	add.w	r1, r7, #12
 80019a4:	f04f 33ff 	mov.w	r3, #4294967295
 80019a8:	480d      	ldr	r0, [pc, #52]	@ (80019e0 <StartIMUTask+0xb4>)
 80019aa:	f003 faf9 	bl	8004fa0 <HAL_UART_Transmit>
		  QuaternionToModbus(quat.w, quat.x, quat.y, quat.z);
 80019ae:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80019b2:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80019b6:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 80019ba:	ed97 6a1f 	vldr	s12, [r7, #124]	@ 0x7c
 80019be:	eef0 1a46 	vmov.f32	s3, s12
 80019c2:	eeb0 1a66 	vmov.f32	s2, s13
 80019c6:	eef0 0a47 	vmov.f32	s1, s14
 80019ca:	eeb0 0a67 	vmov.f32	s0, s15
 80019ce:	f7ff fc7d 	bl	80012cc <QuaternionToModbus>

	  }
    osDelay(50);
 80019d2:	2032      	movs	r0, #50	@ 0x32
 80019d4:	f004 f993 	bl	8005cfe <osDelay>
	  if (BNO055_ReadQuaternion(&quat) == HAL_OK)
 80019d8:	e7ad      	b.n	8001936 <StartIMUTask+0xa>
 80019da:	bf00      	nop
 80019dc:	0800b94c 	.word	0x0800b94c
 80019e0:	200005b8 	.word	0x200005b8

080019e4 <StartLoadCellTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLoadCellTask */
void StartLoadCellTask(void const * argument)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLoadCellTask */
  /* Infinite loop */
  for(;;)
  {
	LoadCellDataToModbus();
 80019ec:	f7ff fd06 	bl	80013fc <LoadCellDataToModbus>

    osDelay(50);
 80019f0:	2032      	movs	r0, #50	@ 0x32
 80019f2:	f004 f984 	bl	8005cfe <osDelay>
	LoadCellDataToModbus();
 80019f6:	bf00      	nop
 80019f8:	e7f8      	b.n	80019ec <StartLoadCellTask+0x8>

080019fa <StartSendingTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSendingTask */
void StartSendingTask(void const * argument)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b082      	sub	sp, #8
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSendingTask */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(50);
 8001a02:	2032      	movs	r0, #50	@ 0x32
 8001a04:	f004 f97b 	bl	8005cfe <osDelay>
	  SendImuDataOnModbus();
 8001a08:	f7ff fcaa 	bl	8001360 <SendImuDataOnModbus>
	  osDelay(50);
 8001a0c:	2032      	movs	r0, #50	@ 0x32
 8001a0e:	f004 f976 	bl	8005cfe <osDelay>
	  SendLoadCellDataOnModbus();
 8001a12:	f7ff fd1f 	bl	8001454 <SendLoadCellDataOnModbus>
	  osDelay(50);
 8001a16:	bf00      	nop
 8001a18:	e7f3      	b.n	8001a02 <StartSendingTask+0x8>

08001a1a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a1e:	b672      	cpsid	i
}
 8001a20:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a22:	bf00      	nop
 8001a24:	e7fd      	b.n	8001a22 <Error_Handler+0x8>
	...

08001a28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a2e:	4b11      	ldr	r3, [pc, #68]	@ (8001a74 <HAL_MspInit+0x4c>)
 8001a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a32:	4a10      	ldr	r2, [pc, #64]	@ (8001a74 <HAL_MspInit+0x4c>)
 8001a34:	f043 0301 	orr.w	r3, r3, #1
 8001a38:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a74 <HAL_MspInit+0x4c>)
 8001a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	607b      	str	r3, [r7, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a46:	4b0b      	ldr	r3, [pc, #44]	@ (8001a74 <HAL_MspInit+0x4c>)
 8001a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a74 <HAL_MspInit+0x4c>)
 8001a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a50:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a52:	4b08      	ldr	r3, [pc, #32]	@ (8001a74 <HAL_MspInit+0x4c>)
 8001a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a5a:	603b      	str	r3, [r7, #0]
 8001a5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	210f      	movs	r1, #15
 8001a62:	f06f 0001 	mvn.w	r0, #1
 8001a66:	f000 fbb4 	bl	80021d2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40021000 	.word	0x40021000

08001a78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b0ac      	sub	sp, #176	@ 0xb0
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a80:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a90:	f107 0314 	add.w	r3, r7, #20
 8001a94:	2288      	movs	r2, #136	@ 0x88
 8001a96:	2100      	movs	r1, #0
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f006 fb08 	bl	80080ae <memset>
  if(hi2c->Instance==I2C1)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a21      	ldr	r2, [pc, #132]	@ (8001b28 <HAL_I2C_MspInit+0xb0>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d13b      	bne.n	8001b20 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001aa8:	2340      	movs	r3, #64	@ 0x40
 8001aaa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001aac:	2300      	movs	r3, #0
 8001aae:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f002 fa17 	bl	8003ee8 <HAL_RCCEx_PeriphCLKConfig>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001ac0:	f7ff ffab 	bl	8001a1a <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac4:	4b19      	ldr	r3, [pc, #100]	@ (8001b2c <HAL_I2C_MspInit+0xb4>)
 8001ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac8:	4a18      	ldr	r2, [pc, #96]	@ (8001b2c <HAL_I2C_MspInit+0xb4>)
 8001aca:	f043 0302 	orr.w	r3, r3, #2
 8001ace:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad0:	4b16      	ldr	r3, [pc, #88]	@ (8001b2c <HAL_I2C_MspInit+0xb4>)
 8001ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad4:	f003 0302 	and.w	r3, r3, #2
 8001ad8:	613b      	str	r3, [r7, #16]
 8001ada:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001adc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ae0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ae4:	2312      	movs	r3, #18
 8001ae6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af0:	2303      	movs	r3, #3
 8001af2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001af6:	2304      	movs	r3, #4
 8001af8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001afc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b00:	4619      	mov	r1, r3
 8001b02:	480b      	ldr	r0, [pc, #44]	@ (8001b30 <HAL_I2C_MspInit+0xb8>)
 8001b04:	f000 fb8e 	bl	8002224 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b08:	4b08      	ldr	r3, [pc, #32]	@ (8001b2c <HAL_I2C_MspInit+0xb4>)
 8001b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b0c:	4a07      	ldr	r2, [pc, #28]	@ (8001b2c <HAL_I2C_MspInit+0xb4>)
 8001b0e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b12:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b14:	4b05      	ldr	r3, [pc, #20]	@ (8001b2c <HAL_I2C_MspInit+0xb4>)
 8001b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b20:	bf00      	nop
 8001b22:	37b0      	adds	r7, #176	@ 0xb0
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	40005400 	.word	0x40005400
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	48000400 	.word	0x48000400

08001b34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b085      	sub	sp, #20
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a0a      	ldr	r2, [pc, #40]	@ (8001b6c <HAL_TIM_Base_MspInit+0x38>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d10b      	bne.n	8001b5e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b46:	4b0a      	ldr	r3, [pc, #40]	@ (8001b70 <HAL_TIM_Base_MspInit+0x3c>)
 8001b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b4a:	4a09      	ldr	r2, [pc, #36]	@ (8001b70 <HAL_TIM_Base_MspInit+0x3c>)
 8001b4c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b50:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b52:	4b07      	ldr	r3, [pc, #28]	@ (8001b70 <HAL_TIM_Base_MspInit+0x3c>)
 8001b54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001b5e:	bf00      	nop
 8001b60:	3714      	adds	r7, #20
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	40012c00 	.word	0x40012c00
 8001b70:	40021000 	.word	0x40021000

08001b74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b0ae      	sub	sp, #184	@ 0xb8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	605a      	str	r2, [r3, #4]
 8001b86:	609a      	str	r2, [r3, #8]
 8001b88:	60da      	str	r2, [r3, #12]
 8001b8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b8c:	f107 031c 	add.w	r3, r7, #28
 8001b90:	2288      	movs	r2, #136	@ 0x88
 8001b92:	2100      	movs	r1, #0
 8001b94:	4618      	mov	r0, r3
 8001b96:	f006 fa8a 	bl	80080ae <memset>
  if(huart->Instance==USART1)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a53      	ldr	r2, [pc, #332]	@ (8001cec <HAL_UART_MspInit+0x178>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d15e      	bne.n	8001c62 <HAL_UART_MspInit+0xee>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bac:	f107 031c 	add.w	r3, r7, #28
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f002 f999 	bl	8003ee8 <HAL_RCCEx_PeriphCLKConfig>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bbc:	f7ff ff2d 	bl	8001a1a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bc0:	4b4b      	ldr	r3, [pc, #300]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bc4:	4a4a      	ldr	r2, [pc, #296]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001bc6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bca:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bcc:	4b48      	ldr	r3, [pc, #288]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001bce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bd4:	61bb      	str	r3, [r7, #24]
 8001bd6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd8:	4b45      	ldr	r3, [pc, #276]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001bda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bdc:	4a44      	ldr	r2, [pc, #272]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001bde:	f043 0301 	orr.w	r3, r3, #1
 8001be2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001be4:	4b42      	ldr	r3, [pc, #264]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be8:	f003 0301 	and.w	r3, r3, #1
 8001bec:	617b      	str	r3, [r7, #20]
 8001bee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf0:	4b3f      	ldr	r3, [pc, #252]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001bf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf4:	4a3e      	ldr	r2, [pc, #248]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001bf6:	f043 0302 	orr.w	r3, r3, #2
 8001bfa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bfc:	4b3c      	ldr	r3, [pc, #240]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001bfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	613b      	str	r3, [r7, #16]
 8001c06:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c10:	2302      	movs	r3, #2
 8001c12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c22:	2307      	movs	r3, #7
 8001c24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c28:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c32:	f000 faf7 	bl	8002224 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c36:	2380      	movs	r3, #128	@ 0x80
 8001c38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c4e:	2307      	movs	r3, #7
 8001c50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c54:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4826      	ldr	r0, [pc, #152]	@ (8001cf4 <HAL_UART_MspInit+0x180>)
 8001c5c:	f000 fae2 	bl	8002224 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c60:	e040      	b.n	8001ce4 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART2)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a24      	ldr	r2, [pc, #144]	@ (8001cf8 <HAL_UART_MspInit+0x184>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d13b      	bne.n	8001ce4 <HAL_UART_MspInit+0x170>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c70:	2300      	movs	r3, #0
 8001c72:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c74:	f107 031c 	add.w	r3, r7, #28
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f002 f935 	bl	8003ee8 <HAL_RCCEx_PeriphCLKConfig>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8001c84:	f7ff fec9 	bl	8001a1a <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c88:	4b19      	ldr	r3, [pc, #100]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8c:	4a18      	ldr	r2, [pc, #96]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001c8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c92:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c94:	4b16      	ldr	r3, [pc, #88]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca0:	4b13      	ldr	r3, [pc, #76]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001ca2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca4:	4a12      	ldr	r2, [pc, #72]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cac:	4b10      	ldr	r3, [pc, #64]	@ (8001cf0 <HAL_UART_MspInit+0x17c>)
 8001cae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb0:	f003 0301 	and.w	r3, r3, #1
 8001cb4:	60bb      	str	r3, [r7, #8]
 8001cb6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cb8:	230c      	movs	r3, #12
 8001cba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cd0:	2307      	movs	r3, #7
 8001cd2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001cda:	4619      	mov	r1, r3
 8001cdc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ce0:	f000 faa0 	bl	8002224 <HAL_GPIO_Init>
}
 8001ce4:	bf00      	nop
 8001ce6:	37b8      	adds	r7, #184	@ 0xb8
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40013800 	.word	0x40013800
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	48000400 	.word	0x48000400
 8001cf8:	40004400 	.word	0x40004400

08001cfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d00:	bf00      	nop
 8001d02:	e7fd      	b.n	8001d00 <NMI_Handler+0x4>

08001d04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <HardFault_Handler+0x4>

08001d0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <MemManage_Handler+0x4>

08001d14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <BusFault_Handler+0x4>

08001d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <UsageFault_Handler+0x4>

08001d24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d36:	f000 f94b 	bl	8001fd0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001d3a:	f004 fd6f 	bl	800681c <xTaskGetSchedulerState>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d001      	beq.n	8001d48 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001d44:	f004 ffb0 	bl	8006ca8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d48:	bf00      	nop
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  return 1;
 8001d50:	2301      	movs	r3, #1
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <_kill>:

int _kill(int pid, int sig)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d66:	f006 f9f5 	bl	8008154 <__errno>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2216      	movs	r2, #22
 8001d6e:	601a      	str	r2, [r3, #0]
  return -1;
 8001d70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <_exit>:

void _exit (int status)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d84:	f04f 31ff 	mov.w	r1, #4294967295
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f7ff ffe7 	bl	8001d5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d8e:	bf00      	nop
 8001d90:	e7fd      	b.n	8001d8e <_exit+0x12>

08001d92 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b086      	sub	sp, #24
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	60f8      	str	r0, [r7, #12]
 8001d9a:	60b9      	str	r1, [r7, #8]
 8001d9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
 8001da2:	e00a      	b.n	8001dba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001da4:	f3af 8000 	nop.w
 8001da8:	4601      	mov	r1, r0
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	1c5a      	adds	r2, r3, #1
 8001dae:	60ba      	str	r2, [r7, #8]
 8001db0:	b2ca      	uxtb	r2, r1
 8001db2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	3301      	adds	r3, #1
 8001db8:	617b      	str	r3, [r7, #20]
 8001dba:	697a      	ldr	r2, [r7, #20]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	dbf0      	blt.n	8001da4 <_read+0x12>
  }

  return len;
 8001dc2:	687b      	ldr	r3, [r7, #4]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3718      	adds	r7, #24
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <_close>:
  }
  return len;
}

int _close(int file)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr

08001de4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001df4:	605a      	str	r2, [r3, #4]
  return 0;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <_isatty>:

int _isatty(int file)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e0c:	2301      	movs	r3, #1
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	b085      	sub	sp, #20
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	60f8      	str	r0, [r7, #12]
 8001e22:	60b9      	str	r1, [r7, #8]
 8001e24:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e26:	2300      	movs	r3, #0
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3714      	adds	r7, #20
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e3c:	4a14      	ldr	r2, [pc, #80]	@ (8001e90 <_sbrk+0x5c>)
 8001e3e:	4b15      	ldr	r3, [pc, #84]	@ (8001e94 <_sbrk+0x60>)
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e48:	4b13      	ldr	r3, [pc, #76]	@ (8001e98 <_sbrk+0x64>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d102      	bne.n	8001e56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e50:	4b11      	ldr	r3, [pc, #68]	@ (8001e98 <_sbrk+0x64>)
 8001e52:	4a12      	ldr	r2, [pc, #72]	@ (8001e9c <_sbrk+0x68>)
 8001e54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e56:	4b10      	ldr	r3, [pc, #64]	@ (8001e98 <_sbrk+0x64>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d207      	bcs.n	8001e74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e64:	f006 f976 	bl	8008154 <__errno>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	220c      	movs	r2, #12
 8001e6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e72:	e009      	b.n	8001e88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e74:	4b08      	ldr	r3, [pc, #32]	@ (8001e98 <_sbrk+0x64>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e7a:	4b07      	ldr	r3, [pc, #28]	@ (8001e98 <_sbrk+0x64>)
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4413      	add	r3, r2
 8001e82:	4a05      	ldr	r2, [pc, #20]	@ (8001e98 <_sbrk+0x64>)
 8001e84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e86:	68fb      	ldr	r3, [r7, #12]
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3718      	adds	r7, #24
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20018000 	.word	0x20018000
 8001e94:	00000400 	.word	0x00000400
 8001e98:	2000064c 	.word	0x2000064c
 8001e9c:	200014b0 	.word	0x200014b0

08001ea0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ea4:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <SystemInit+0x20>)
 8001ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eaa:	4a05      	ldr	r2, [pc, #20]	@ (8001ec0 <SystemInit+0x20>)
 8001eac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001eb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001eb4:	bf00      	nop
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	e000ed00 	.word	0xe000ed00

08001ec4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ec4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001efc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ec8:	f7ff ffea 	bl	8001ea0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ecc:	480c      	ldr	r0, [pc, #48]	@ (8001f00 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ece:	490d      	ldr	r1, [pc, #52]	@ (8001f04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f08 <LoopForever+0xe>)
  movs r3, #0
 8001ed2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ed4:	e002      	b.n	8001edc <LoopCopyDataInit>

08001ed6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ed6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ed8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eda:	3304      	adds	r3, #4

08001edc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001edc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ede:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee0:	d3f9      	bcc.n	8001ed6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8001f0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ee4:	4c0a      	ldr	r4, [pc, #40]	@ (8001f10 <LoopForever+0x16>)
  movs r3, #0
 8001ee6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ee8:	e001      	b.n	8001eee <LoopFillZerobss>

08001eea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eec:	3204      	adds	r2, #4

08001eee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef0:	d3fb      	bcc.n	8001eea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ef2:	f006 f935 	bl	8008160 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ef6:	f7ff fae5 	bl	80014c4 <main>

08001efa <LoopForever>:

LoopForever:
    b LoopForever
 8001efa:	e7fe      	b.n	8001efa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001efc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001f00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f04:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001f08:	0800bdf0 	.word	0x0800bdf0
  ldr r2, =_sbss
 8001f0c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001f10:	200014b0 	.word	0x200014b0

08001f14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f14:	e7fe      	b.n	8001f14 <ADC1_2_IRQHandler>
	...

08001f18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f22:	4b0c      	ldr	r3, [pc, #48]	@ (8001f54 <HAL_Init+0x3c>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a0b      	ldr	r2, [pc, #44]	@ (8001f54 <HAL_Init+0x3c>)
 8001f28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f2c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f2e:	2003      	movs	r0, #3
 8001f30:	f000 f944 	bl	80021bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f34:	200f      	movs	r0, #15
 8001f36:	f000 f80f 	bl	8001f58 <HAL_InitTick>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d002      	beq.n	8001f46 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	71fb      	strb	r3, [r7, #7]
 8001f44:	e001      	b.n	8001f4a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f46:	f7ff fd6f 	bl	8001a28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40022000 	.word	0x40022000

08001f58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f60:	2300      	movs	r3, #0
 8001f62:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f64:	4b17      	ldr	r3, [pc, #92]	@ (8001fc4 <HAL_InitTick+0x6c>)
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d023      	beq.n	8001fb4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f6c:	4b16      	ldr	r3, [pc, #88]	@ (8001fc8 <HAL_InitTick+0x70>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	4b14      	ldr	r3, [pc, #80]	@ (8001fc4 <HAL_InitTick+0x6c>)
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	4619      	mov	r1, r3
 8001f76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f82:	4618      	mov	r0, r3
 8001f84:	f000 f941 	bl	800220a <HAL_SYSTICK_Config>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d10f      	bne.n	8001fae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2b0f      	cmp	r3, #15
 8001f92:	d809      	bhi.n	8001fa8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f94:	2200      	movs	r2, #0
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	f04f 30ff 	mov.w	r0, #4294967295
 8001f9c:	f000 f919 	bl	80021d2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8001fcc <HAL_InitTick+0x74>)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6013      	str	r3, [r2, #0]
 8001fa6:	e007      	b.n	8001fb8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	73fb      	strb	r3, [r7, #15]
 8001fac:	e004      	b.n	8001fb8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	73fb      	strb	r3, [r7, #15]
 8001fb2:	e001      	b.n	8001fb8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000008 	.word	0x20000008
 8001fc8:	20000000 	.word	0x20000000
 8001fcc:	20000004 	.word	0x20000004

08001fd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fd4:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <HAL_IncTick+0x20>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	461a      	mov	r2, r3
 8001fda:	4b06      	ldr	r3, [pc, #24]	@ (8001ff4 <HAL_IncTick+0x24>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4413      	add	r3, r2
 8001fe0:	4a04      	ldr	r2, [pc, #16]	@ (8001ff4 <HAL_IncTick+0x24>)
 8001fe2:	6013      	str	r3, [r2, #0]
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	20000008 	.word	0x20000008
 8001ff4:	20000650 	.word	0x20000650

08001ff8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  return uwTick;
 8001ffc:	4b03      	ldr	r3, [pc, #12]	@ (800200c <HAL_GetTick+0x14>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
}
 8002000:	4618      	mov	r0, r3
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	20000650 	.word	0x20000650

08002010 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002018:	f7ff ffee 	bl	8001ff8 <HAL_GetTick>
 800201c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002028:	d005      	beq.n	8002036 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800202a:	4b0a      	ldr	r3, [pc, #40]	@ (8002054 <HAL_Delay+0x44>)
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	461a      	mov	r2, r3
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	4413      	add	r3, r2
 8002034:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002036:	bf00      	nop
 8002038:	f7ff ffde 	bl	8001ff8 <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	429a      	cmp	r2, r3
 8002046:	d8f7      	bhi.n	8002038 <HAL_Delay+0x28>
  {
  }
}
 8002048:	bf00      	nop
 800204a:	bf00      	nop
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000008 	.word	0x20000008

08002058 <__NVIC_SetPriorityGrouping>:
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002068:	4b0c      	ldr	r3, [pc, #48]	@ (800209c <__NVIC_SetPriorityGrouping+0x44>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800206e:	68ba      	ldr	r2, [r7, #8]
 8002070:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002074:	4013      	ands	r3, r2
 8002076:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002080:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002084:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002088:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800208a:	4a04      	ldr	r2, [pc, #16]	@ (800209c <__NVIC_SetPriorityGrouping+0x44>)
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	60d3      	str	r3, [r2, #12]
}
 8002090:	bf00      	nop
 8002092:	3714      	adds	r7, #20
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr
 800209c:	e000ed00 	.word	0xe000ed00

080020a0 <__NVIC_GetPriorityGrouping>:
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a4:	4b04      	ldr	r3, [pc, #16]	@ (80020b8 <__NVIC_GetPriorityGrouping+0x18>)
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	0a1b      	lsrs	r3, r3, #8
 80020aa:	f003 0307 	and.w	r3, r3, #7
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <__NVIC_SetPriority>:
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	6039      	str	r1, [r7, #0]
 80020c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	db0a      	blt.n	80020e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	b2da      	uxtb	r2, r3
 80020d4:	490c      	ldr	r1, [pc, #48]	@ (8002108 <__NVIC_SetPriority+0x4c>)
 80020d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020da:	0112      	lsls	r2, r2, #4
 80020dc:	b2d2      	uxtb	r2, r2
 80020de:	440b      	add	r3, r1
 80020e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80020e4:	e00a      	b.n	80020fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	b2da      	uxtb	r2, r3
 80020ea:	4908      	ldr	r1, [pc, #32]	@ (800210c <__NVIC_SetPriority+0x50>)
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	f003 030f 	and.w	r3, r3, #15
 80020f2:	3b04      	subs	r3, #4
 80020f4:	0112      	lsls	r2, r2, #4
 80020f6:	b2d2      	uxtb	r2, r2
 80020f8:	440b      	add	r3, r1
 80020fa:	761a      	strb	r2, [r3, #24]
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	e000e100 	.word	0xe000e100
 800210c:	e000ed00 	.word	0xe000ed00

08002110 <NVIC_EncodePriority>:
{
 8002110:	b480      	push	{r7}
 8002112:	b089      	sub	sp, #36	@ 0x24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	f1c3 0307 	rsb	r3, r3, #7
 800212a:	2b04      	cmp	r3, #4
 800212c:	bf28      	it	cs
 800212e:	2304      	movcs	r3, #4
 8002130:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	3304      	adds	r3, #4
 8002136:	2b06      	cmp	r3, #6
 8002138:	d902      	bls.n	8002140 <NVIC_EncodePriority+0x30>
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3b03      	subs	r3, #3
 800213e:	e000      	b.n	8002142 <NVIC_EncodePriority+0x32>
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002144:	f04f 32ff 	mov.w	r2, #4294967295
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	43da      	mvns	r2, r3
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	401a      	ands	r2, r3
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002158:	f04f 31ff 	mov.w	r1, #4294967295
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	fa01 f303 	lsl.w	r3, r1, r3
 8002162:	43d9      	mvns	r1, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002168:	4313      	orrs	r3, r2
}
 800216a:	4618      	mov	r0, r3
 800216c:	3724      	adds	r7, #36	@ 0x24
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
	...

08002178 <SysTick_Config>:
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3b01      	subs	r3, #1
 8002184:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002188:	d301      	bcc.n	800218e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800218a:	2301      	movs	r3, #1
 800218c:	e00f      	b.n	80021ae <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800218e:	4a0a      	ldr	r2, [pc, #40]	@ (80021b8 <SysTick_Config+0x40>)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3b01      	subs	r3, #1
 8002194:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002196:	210f      	movs	r1, #15
 8002198:	f04f 30ff 	mov.w	r0, #4294967295
 800219c:	f7ff ff8e 	bl	80020bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021a0:	4b05      	ldr	r3, [pc, #20]	@ (80021b8 <SysTick_Config+0x40>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021a6:	4b04      	ldr	r3, [pc, #16]	@ (80021b8 <SysTick_Config+0x40>)
 80021a8:	2207      	movs	r2, #7
 80021aa:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	e000e010 	.word	0xe000e010

080021bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f7ff ff47 	bl	8002058 <__NVIC_SetPriorityGrouping>
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b086      	sub	sp, #24
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	4603      	mov	r3, r0
 80021da:	60b9      	str	r1, [r7, #8]
 80021dc:	607a      	str	r2, [r7, #4]
 80021de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021e4:	f7ff ff5c 	bl	80020a0 <__NVIC_GetPriorityGrouping>
 80021e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	68b9      	ldr	r1, [r7, #8]
 80021ee:	6978      	ldr	r0, [r7, #20]
 80021f0:	f7ff ff8e 	bl	8002110 <NVIC_EncodePriority>
 80021f4:	4602      	mov	r2, r0
 80021f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021fa:	4611      	mov	r1, r2
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7ff ff5d 	bl	80020bc <__NVIC_SetPriority>
}
 8002202:	bf00      	nop
 8002204:	3718      	adds	r7, #24
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b082      	sub	sp, #8
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f7ff ffb0 	bl	8002178 <SysTick_Config>
 8002218:	4603      	mov	r3, r0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
	...

08002224 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002224:	b480      	push	{r7}
 8002226:	b087      	sub	sp, #28
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800222e:	2300      	movs	r3, #0
 8002230:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002232:	e17f      	b.n	8002534 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	2101      	movs	r1, #1
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	fa01 f303 	lsl.w	r3, r1, r3
 8002240:	4013      	ands	r3, r2
 8002242:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2b00      	cmp	r3, #0
 8002248:	f000 8171 	beq.w	800252e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f003 0303 	and.w	r3, r3, #3
 8002254:	2b01      	cmp	r3, #1
 8002256:	d005      	beq.n	8002264 <HAL_GPIO_Init+0x40>
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 0303 	and.w	r3, r3, #3
 8002260:	2b02      	cmp	r3, #2
 8002262:	d130      	bne.n	80022c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	2203      	movs	r2, #3
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	43db      	mvns	r3, r3
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	4013      	ands	r3, r2
 800227a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	68da      	ldr	r2, [r3, #12]
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	693a      	ldr	r2, [r7, #16]
 800228a:	4313      	orrs	r3, r2
 800228c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800229a:	2201      	movs	r2, #1
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	fa02 f303 	lsl.w	r3, r2, r3
 80022a2:	43db      	mvns	r3, r3
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	4013      	ands	r3, r2
 80022a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	091b      	lsrs	r3, r3, #4
 80022b0:	f003 0201 	and.w	r2, r3, #1
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	4313      	orrs	r3, r2
 80022be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f003 0303 	and.w	r3, r3, #3
 80022ce:	2b03      	cmp	r3, #3
 80022d0:	d118      	bne.n	8002304 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80022d8:	2201      	movs	r2, #1
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4013      	ands	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	08db      	lsrs	r3, r3, #3
 80022ee:	f003 0201 	and.w	r2, r3, #1
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	693a      	ldr	r2, [r7, #16]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	2b03      	cmp	r3, #3
 800230e:	d017      	beq.n	8002340 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	2203      	movs	r2, #3
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	43db      	mvns	r3, r3
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	4013      	ands	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	689a      	ldr	r2, [r3, #8]
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	693a      	ldr	r2, [r7, #16]
 8002336:	4313      	orrs	r3, r2
 8002338:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f003 0303 	and.w	r3, r3, #3
 8002348:	2b02      	cmp	r3, #2
 800234a:	d123      	bne.n	8002394 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	08da      	lsrs	r2, r3, #3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3208      	adds	r2, #8
 8002354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002358:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	220f      	movs	r2, #15
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	43db      	mvns	r3, r3
 800236a:	693a      	ldr	r2, [r7, #16]
 800236c:	4013      	ands	r3, r2
 800236e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	691a      	ldr	r2, [r3, #16]
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	f003 0307 	and.w	r3, r3, #7
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	693a      	ldr	r2, [r7, #16]
 8002382:	4313      	orrs	r3, r2
 8002384:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	08da      	lsrs	r2, r3, #3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	3208      	adds	r2, #8
 800238e:	6939      	ldr	r1, [r7, #16]
 8002390:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	2203      	movs	r2, #3
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	43db      	mvns	r3, r3
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	4013      	ands	r3, r2
 80023aa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f003 0203 	and.w	r2, r3, #3
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	693a      	ldr	r2, [r7, #16]
 80023be:	4313      	orrs	r3, r2
 80023c0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f000 80ac 	beq.w	800252e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023d6:	4b5f      	ldr	r3, [pc, #380]	@ (8002554 <HAL_GPIO_Init+0x330>)
 80023d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023da:	4a5e      	ldr	r2, [pc, #376]	@ (8002554 <HAL_GPIO_Init+0x330>)
 80023dc:	f043 0301 	orr.w	r3, r3, #1
 80023e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80023e2:	4b5c      	ldr	r3, [pc, #368]	@ (8002554 <HAL_GPIO_Init+0x330>)
 80023e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	60bb      	str	r3, [r7, #8]
 80023ec:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80023ee:	4a5a      	ldr	r2, [pc, #360]	@ (8002558 <HAL_GPIO_Init+0x334>)
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	089b      	lsrs	r3, r3, #2
 80023f4:	3302      	adds	r3, #2
 80023f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	f003 0303 	and.w	r3, r3, #3
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	220f      	movs	r2, #15
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	43db      	mvns	r3, r3
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	4013      	ands	r3, r2
 8002410:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002418:	d025      	beq.n	8002466 <HAL_GPIO_Init+0x242>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a4f      	ldr	r2, [pc, #316]	@ (800255c <HAL_GPIO_Init+0x338>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d01f      	beq.n	8002462 <HAL_GPIO_Init+0x23e>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a4e      	ldr	r2, [pc, #312]	@ (8002560 <HAL_GPIO_Init+0x33c>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d019      	beq.n	800245e <HAL_GPIO_Init+0x23a>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a4d      	ldr	r2, [pc, #308]	@ (8002564 <HAL_GPIO_Init+0x340>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d013      	beq.n	800245a <HAL_GPIO_Init+0x236>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a4c      	ldr	r2, [pc, #304]	@ (8002568 <HAL_GPIO_Init+0x344>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d00d      	beq.n	8002456 <HAL_GPIO_Init+0x232>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a4b      	ldr	r2, [pc, #300]	@ (800256c <HAL_GPIO_Init+0x348>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d007      	beq.n	8002452 <HAL_GPIO_Init+0x22e>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a4a      	ldr	r2, [pc, #296]	@ (8002570 <HAL_GPIO_Init+0x34c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d101      	bne.n	800244e <HAL_GPIO_Init+0x22a>
 800244a:	2306      	movs	r3, #6
 800244c:	e00c      	b.n	8002468 <HAL_GPIO_Init+0x244>
 800244e:	2307      	movs	r3, #7
 8002450:	e00a      	b.n	8002468 <HAL_GPIO_Init+0x244>
 8002452:	2305      	movs	r3, #5
 8002454:	e008      	b.n	8002468 <HAL_GPIO_Init+0x244>
 8002456:	2304      	movs	r3, #4
 8002458:	e006      	b.n	8002468 <HAL_GPIO_Init+0x244>
 800245a:	2303      	movs	r3, #3
 800245c:	e004      	b.n	8002468 <HAL_GPIO_Init+0x244>
 800245e:	2302      	movs	r3, #2
 8002460:	e002      	b.n	8002468 <HAL_GPIO_Init+0x244>
 8002462:	2301      	movs	r3, #1
 8002464:	e000      	b.n	8002468 <HAL_GPIO_Init+0x244>
 8002466:	2300      	movs	r3, #0
 8002468:	697a      	ldr	r2, [r7, #20]
 800246a:	f002 0203 	and.w	r2, r2, #3
 800246e:	0092      	lsls	r2, r2, #2
 8002470:	4093      	lsls	r3, r2
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	4313      	orrs	r3, r2
 8002476:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002478:	4937      	ldr	r1, [pc, #220]	@ (8002558 <HAL_GPIO_Init+0x334>)
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	089b      	lsrs	r3, r3, #2
 800247e:	3302      	adds	r3, #2
 8002480:	693a      	ldr	r2, [r7, #16]
 8002482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002486:	4b3b      	ldr	r3, [pc, #236]	@ (8002574 <HAL_GPIO_Init+0x350>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	43db      	mvns	r3, r3
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	4013      	ands	r3, r2
 8002494:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80024aa:	4a32      	ldr	r2, [pc, #200]	@ (8002574 <HAL_GPIO_Init+0x350>)
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80024b0:	4b30      	ldr	r3, [pc, #192]	@ (8002574 <HAL_GPIO_Init+0x350>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	43db      	mvns	r3, r3
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	4013      	ands	r3, r2
 80024be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d003      	beq.n	80024d4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80024cc:	693a      	ldr	r2, [r7, #16]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024d4:	4a27      	ldr	r2, [pc, #156]	@ (8002574 <HAL_GPIO_Init+0x350>)
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80024da:	4b26      	ldr	r3, [pc, #152]	@ (8002574 <HAL_GPIO_Init+0x350>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	43db      	mvns	r3, r3
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	4013      	ands	r3, r2
 80024e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024fe:	4a1d      	ldr	r2, [pc, #116]	@ (8002574 <HAL_GPIO_Init+0x350>)
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002504:	4b1b      	ldr	r3, [pc, #108]	@ (8002574 <HAL_GPIO_Init+0x350>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	43db      	mvns	r3, r3
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	4013      	ands	r3, r2
 8002512:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d003      	beq.n	8002528 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002520:	693a      	ldr	r2, [r7, #16]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	4313      	orrs	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002528:	4a12      	ldr	r2, [pc, #72]	@ (8002574 <HAL_GPIO_Init+0x350>)
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	3301      	adds	r3, #1
 8002532:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	fa22 f303 	lsr.w	r3, r2, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	f47f ae78 	bne.w	8002234 <HAL_GPIO_Init+0x10>
  }
}
 8002544:	bf00      	nop
 8002546:	bf00      	nop
 8002548:	371c      	adds	r7, #28
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	40021000 	.word	0x40021000
 8002558:	40010000 	.word	0x40010000
 800255c:	48000400 	.word	0x48000400
 8002560:	48000800 	.word	0x48000800
 8002564:	48000c00 	.word	0x48000c00
 8002568:	48001000 	.word	0x48001000
 800256c:	48001400 	.word	0x48001400
 8002570:	48001800 	.word	0x48001800
 8002574:	40010400 	.word	0x40010400

08002578 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002578:	b480      	push	{r7}
 800257a:	b085      	sub	sp, #20
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	460b      	mov	r3, r1
 8002582:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	691a      	ldr	r2, [r3, #16]
 8002588:	887b      	ldrh	r3, [r7, #2]
 800258a:	4013      	ands	r3, r2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d002      	beq.n	8002596 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002590:	2301      	movs	r3, #1
 8002592:	73fb      	strb	r3, [r7, #15]
 8002594:	e001      	b.n	800259a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002596:	2300      	movs	r3, #0
 8002598:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800259a:	7bfb      	ldrb	r3, [r7, #15]
}
 800259c:	4618      	mov	r0, r3
 800259e:	3714      	adds	r7, #20
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	460b      	mov	r3, r1
 80025b2:	807b      	strh	r3, [r7, #2]
 80025b4:	4613      	mov	r3, r2
 80025b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025b8:	787b      	ldrb	r3, [r7, #1]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d003      	beq.n	80025c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025be:	887a      	ldrh	r2, [r7, #2]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025c4:	e002      	b.n	80025cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025c6:	887a      	ldrh	r2, [r7, #2]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e08d      	b.n	8002706 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d106      	bne.n	8002604 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7ff fa3a 	bl	8001a78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2224      	movs	r2, #36	@ 0x24
 8002608:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 0201 	bic.w	r2, r2, #1
 800261a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002628:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002638:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d107      	bne.n	8002652 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	689a      	ldr	r2, [r3, #8]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800264e:	609a      	str	r2, [r3, #8]
 8002650:	e006      	b.n	8002660 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689a      	ldr	r2, [r3, #8]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800265e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	2b02      	cmp	r3, #2
 8002666:	d108      	bne.n	800267a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	685a      	ldr	r2, [r3, #4]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002676:	605a      	str	r2, [r3, #4]
 8002678:	e007      	b.n	800268a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002688:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002698:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800269c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68da      	ldr	r2, [r3, #12]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	691a      	ldr	r2, [r3, #16]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	695b      	ldr	r3, [r3, #20]
 80026b6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	699b      	ldr	r3, [r3, #24]
 80026be:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	430a      	orrs	r2, r1
 80026c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	69d9      	ldr	r1, [r3, #28]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a1a      	ldr	r2, [r3, #32]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f042 0201 	orr.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2220      	movs	r2, #32
 80026f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
	...

08002710 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b088      	sub	sp, #32
 8002714:	af02      	add	r7, sp, #8
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	4608      	mov	r0, r1
 800271a:	4611      	mov	r1, r2
 800271c:	461a      	mov	r2, r3
 800271e:	4603      	mov	r3, r0
 8002720:	817b      	strh	r3, [r7, #10]
 8002722:	460b      	mov	r3, r1
 8002724:	813b      	strh	r3, [r7, #8]
 8002726:	4613      	mov	r3, r2
 8002728:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002730:	b2db      	uxtb	r3, r3
 8002732:	2b20      	cmp	r3, #32
 8002734:	f040 80f9 	bne.w	800292a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002738:	6a3b      	ldr	r3, [r7, #32]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d002      	beq.n	8002744 <HAL_I2C_Mem_Write+0x34>
 800273e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002740:	2b00      	cmp	r3, #0
 8002742:	d105      	bne.n	8002750 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800274a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e0ed      	b.n	800292c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002756:	2b01      	cmp	r3, #1
 8002758:	d101      	bne.n	800275e <HAL_I2C_Mem_Write+0x4e>
 800275a:	2302      	movs	r3, #2
 800275c:	e0e6      	b.n	800292c <HAL_I2C_Mem_Write+0x21c>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2201      	movs	r2, #1
 8002762:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002766:	f7ff fc47 	bl	8001ff8 <HAL_GetTick>
 800276a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	2319      	movs	r3, #25
 8002772:	2201      	movs	r2, #1
 8002774:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002778:	68f8      	ldr	r0, [r7, #12]
 800277a:	f000 fac3 	bl	8002d04 <I2C_WaitOnFlagUntilTimeout>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0d1      	b.n	800292c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2221      	movs	r2, #33	@ 0x21
 800278c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2240      	movs	r2, #64	@ 0x40
 8002794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2200      	movs	r2, #0
 800279c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6a3a      	ldr	r2, [r7, #32]
 80027a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80027a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027b0:	88f8      	ldrh	r0, [r7, #6]
 80027b2:	893a      	ldrh	r2, [r7, #8]
 80027b4:	8979      	ldrh	r1, [r7, #10]
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	9301      	str	r3, [sp, #4]
 80027ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	4603      	mov	r3, r0
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f000 f9d3 	bl	8002b6c <I2C_RequestMemoryWrite>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d005      	beq.n	80027d8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e0a9      	b.n	800292c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027dc:	b29b      	uxth	r3, r3
 80027de:	2bff      	cmp	r3, #255	@ 0xff
 80027e0:	d90e      	bls.n	8002800 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	22ff      	movs	r2, #255	@ 0xff
 80027e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ec:	b2da      	uxtb	r2, r3
 80027ee:	8979      	ldrh	r1, [r7, #10]
 80027f0:	2300      	movs	r3, #0
 80027f2:	9300      	str	r3, [sp, #0]
 80027f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f000 fc47 	bl	800308c <I2C_TransferConfig>
 80027fe:	e00f      	b.n	8002820 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002804:	b29a      	uxth	r2, r3
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800280e:	b2da      	uxtb	r2, r3
 8002810:	8979      	ldrh	r1, [r7, #10]
 8002812:	2300      	movs	r3, #0
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800281a:	68f8      	ldr	r0, [r7, #12]
 800281c:	f000 fc36 	bl	800308c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002820:	697a      	ldr	r2, [r7, #20]
 8002822:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002824:	68f8      	ldr	r0, [r7, #12]
 8002826:	f000 fac6 	bl	8002db6 <I2C_WaitOnTXISFlagUntilTimeout>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e07b      	b.n	800292c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002838:	781a      	ldrb	r2, [r3, #0]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002844:	1c5a      	adds	r2, r3, #1
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800284e:	b29b      	uxth	r3, r3
 8002850:	3b01      	subs	r3, #1
 8002852:	b29a      	uxth	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800285c:	3b01      	subs	r3, #1
 800285e:	b29a      	uxth	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002868:	b29b      	uxth	r3, r3
 800286a:	2b00      	cmp	r3, #0
 800286c:	d034      	beq.n	80028d8 <HAL_I2C_Mem_Write+0x1c8>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002872:	2b00      	cmp	r3, #0
 8002874:	d130      	bne.n	80028d8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800287c:	2200      	movs	r2, #0
 800287e:	2180      	movs	r1, #128	@ 0x80
 8002880:	68f8      	ldr	r0, [r7, #12]
 8002882:	f000 fa3f 	bl	8002d04 <I2C_WaitOnFlagUntilTimeout>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e04d      	b.n	800292c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002894:	b29b      	uxth	r3, r3
 8002896:	2bff      	cmp	r3, #255	@ 0xff
 8002898:	d90e      	bls.n	80028b8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	22ff      	movs	r2, #255	@ 0xff
 800289e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028a4:	b2da      	uxtb	r2, r3
 80028a6:	8979      	ldrh	r1, [r7, #10]
 80028a8:	2300      	movs	r3, #0
 80028aa:	9300      	str	r3, [sp, #0]
 80028ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028b0:	68f8      	ldr	r0, [r7, #12]
 80028b2:	f000 fbeb 	bl	800308c <I2C_TransferConfig>
 80028b6:	e00f      	b.n	80028d8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028bc:	b29a      	uxth	r2, r3
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028c6:	b2da      	uxtb	r2, r3
 80028c8:	8979      	ldrh	r1, [r7, #10]
 80028ca:	2300      	movs	r3, #0
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 fbda 	bl	800308c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028dc:	b29b      	uxth	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d19e      	bne.n	8002820 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f000 faac 	bl	8002e44 <I2C_WaitOnSTOPFlagUntilTimeout>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e01a      	b.n	800292c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2220      	movs	r2, #32
 80028fc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	6859      	ldr	r1, [r3, #4]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	4b0a      	ldr	r3, [pc, #40]	@ (8002934 <HAL_I2C_Mem_Write+0x224>)
 800290a:	400b      	ands	r3, r1
 800290c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2220      	movs	r2, #32
 8002912:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	e000      	b.n	800292c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800292a:	2302      	movs	r3, #2
  }
}
 800292c:	4618      	mov	r0, r3
 800292e:	3718      	adds	r7, #24
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	fe00e800 	.word	0xfe00e800

08002938 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b088      	sub	sp, #32
 800293c:	af02      	add	r7, sp, #8
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	4608      	mov	r0, r1
 8002942:	4611      	mov	r1, r2
 8002944:	461a      	mov	r2, r3
 8002946:	4603      	mov	r3, r0
 8002948:	817b      	strh	r3, [r7, #10]
 800294a:	460b      	mov	r3, r1
 800294c:	813b      	strh	r3, [r7, #8]
 800294e:	4613      	mov	r3, r2
 8002950:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b20      	cmp	r3, #32
 800295c:	f040 80fd 	bne.w	8002b5a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002960:	6a3b      	ldr	r3, [r7, #32]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d002      	beq.n	800296c <HAL_I2C_Mem_Read+0x34>
 8002966:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002968:	2b00      	cmp	r3, #0
 800296a:	d105      	bne.n	8002978 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002972:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e0f1      	b.n	8002b5c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800297e:	2b01      	cmp	r3, #1
 8002980:	d101      	bne.n	8002986 <HAL_I2C_Mem_Read+0x4e>
 8002982:	2302      	movs	r3, #2
 8002984:	e0ea      	b.n	8002b5c <HAL_I2C_Mem_Read+0x224>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800298e:	f7ff fb33 	bl	8001ff8 <HAL_GetTick>
 8002992:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	2319      	movs	r3, #25
 800299a:	2201      	movs	r2, #1
 800299c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f000 f9af 	bl	8002d04 <I2C_WaitOnFlagUntilTimeout>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e0d5      	b.n	8002b5c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2222      	movs	r2, #34	@ 0x22
 80029b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2240      	movs	r2, #64	@ 0x40
 80029bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6a3a      	ldr	r2, [r7, #32]
 80029ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80029d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80029d8:	88f8      	ldrh	r0, [r7, #6]
 80029da:	893a      	ldrh	r2, [r7, #8]
 80029dc:	8979      	ldrh	r1, [r7, #10]
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	9301      	str	r3, [sp, #4]
 80029e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029e4:	9300      	str	r3, [sp, #0]
 80029e6:	4603      	mov	r3, r0
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f000 f913 	bl	8002c14 <I2C_RequestMemoryRead>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d005      	beq.n	8002a00 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e0ad      	b.n	8002b5c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	2bff      	cmp	r3, #255	@ 0xff
 8002a08:	d90e      	bls.n	8002a28 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a14:	b2da      	uxtb	r2, r3
 8002a16:	8979      	ldrh	r1, [r7, #10]
 8002a18:	4b52      	ldr	r3, [pc, #328]	@ (8002b64 <HAL_I2C_Mem_Read+0x22c>)
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f000 fb33 	bl	800308c <I2C_TransferConfig>
 8002a26:	e00f      	b.n	8002a48 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a36:	b2da      	uxtb	r2, r3
 8002a38:	8979      	ldrh	r1, [r7, #10]
 8002a3a:	4b4a      	ldr	r3, [pc, #296]	@ (8002b64 <HAL_I2C_Mem_Read+0x22c>)
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 fb22 	bl	800308c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a4e:	2200      	movs	r2, #0
 8002a50:	2104      	movs	r1, #4
 8002a52:	68f8      	ldr	r0, [r7, #12]
 8002a54:	f000 f956 	bl	8002d04 <I2C_WaitOnFlagUntilTimeout>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e07c      	b.n	8002b5c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6c:	b2d2      	uxtb	r2, r2
 8002a6e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a74:	1c5a      	adds	r2, r3, #1
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d034      	beq.n	8002b08 <HAL_I2C_Mem_Read+0x1d0>
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d130      	bne.n	8002b08 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aac:	2200      	movs	r2, #0
 8002aae:	2180      	movs	r1, #128	@ 0x80
 8002ab0:	68f8      	ldr	r0, [r7, #12]
 8002ab2:	f000 f927 	bl	8002d04 <I2C_WaitOnFlagUntilTimeout>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d001      	beq.n	8002ac0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e04d      	b.n	8002b5c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	2bff      	cmp	r3, #255	@ 0xff
 8002ac8:	d90e      	bls.n	8002ae8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2201      	movs	r2, #1
 8002ace:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ad4:	b2da      	uxtb	r2, r3
 8002ad6:	8979      	ldrh	r1, [r7, #10]
 8002ad8:	2300      	movs	r3, #0
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f000 fad3 	bl	800308c <I2C_TransferConfig>
 8002ae6:	e00f      	b.n	8002b08 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aec:	b29a      	uxth	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002af6:	b2da      	uxtb	r2, r3
 8002af8:	8979      	ldrh	r1, [r7, #10]
 8002afa:	2300      	movs	r3, #0
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 fac2 	bl	800308c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d19a      	bne.n	8002a48 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b16:	68f8      	ldr	r0, [r7, #12]
 8002b18:	f000 f994 	bl	8002e44 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e01a      	b.n	8002b5c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2220      	movs	r2, #32
 8002b2c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6859      	ldr	r1, [r3, #4]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	4b0b      	ldr	r3, [pc, #44]	@ (8002b68 <HAL_I2C_Mem_Read+0x230>)
 8002b3a:	400b      	ands	r3, r1
 8002b3c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2220      	movs	r2, #32
 8002b42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002b56:	2300      	movs	r3, #0
 8002b58:	e000      	b.n	8002b5c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002b5a:	2302      	movs	r3, #2
  }
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3718      	adds	r7, #24
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	80002400 	.word	0x80002400
 8002b68:	fe00e800 	.word	0xfe00e800

08002b6c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b086      	sub	sp, #24
 8002b70:	af02      	add	r7, sp, #8
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	4608      	mov	r0, r1
 8002b76:	4611      	mov	r1, r2
 8002b78:	461a      	mov	r2, r3
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	817b      	strh	r3, [r7, #10]
 8002b7e:	460b      	mov	r3, r1
 8002b80:	813b      	strh	r3, [r7, #8]
 8002b82:	4613      	mov	r3, r2
 8002b84:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002b86:	88fb      	ldrh	r3, [r7, #6]
 8002b88:	b2da      	uxtb	r2, r3
 8002b8a:	8979      	ldrh	r1, [r7, #10]
 8002b8c:	4b20      	ldr	r3, [pc, #128]	@ (8002c10 <I2C_RequestMemoryWrite+0xa4>)
 8002b8e:	9300      	str	r3, [sp, #0]
 8002b90:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 fa79 	bl	800308c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b9a:	69fa      	ldr	r2, [r7, #28]
 8002b9c:	69b9      	ldr	r1, [r7, #24]
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f000 f909 	bl	8002db6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e02c      	b.n	8002c08 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002bae:	88fb      	ldrh	r3, [r7, #6]
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d105      	bne.n	8002bc0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002bb4:	893b      	ldrh	r3, [r7, #8]
 8002bb6:	b2da      	uxtb	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bbe:	e015      	b.n	8002bec <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002bc0:	893b      	ldrh	r3, [r7, #8]
 8002bc2:	0a1b      	lsrs	r3, r3, #8
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	b2da      	uxtb	r2, r3
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bce:	69fa      	ldr	r2, [r7, #28]
 8002bd0:	69b9      	ldr	r1, [r7, #24]
 8002bd2:	68f8      	ldr	r0, [r7, #12]
 8002bd4:	f000 f8ef 	bl	8002db6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e012      	b.n	8002c08 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002be2:	893b      	ldrh	r3, [r7, #8]
 8002be4:	b2da      	uxtb	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	9300      	str	r3, [sp, #0]
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	2180      	movs	r1, #128	@ 0x80
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 f884 	bl	8002d04 <I2C_WaitOnFlagUntilTimeout>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e000      	b.n	8002c08 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3710      	adds	r7, #16
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	80002000 	.word	0x80002000

08002c14 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af02      	add	r7, sp, #8
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	4608      	mov	r0, r1
 8002c1e:	4611      	mov	r1, r2
 8002c20:	461a      	mov	r2, r3
 8002c22:	4603      	mov	r3, r0
 8002c24:	817b      	strh	r3, [r7, #10]
 8002c26:	460b      	mov	r3, r1
 8002c28:	813b      	strh	r3, [r7, #8]
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002c2e:	88fb      	ldrh	r3, [r7, #6]
 8002c30:	b2da      	uxtb	r2, r3
 8002c32:	8979      	ldrh	r1, [r7, #10]
 8002c34:	4b20      	ldr	r3, [pc, #128]	@ (8002cb8 <I2C_RequestMemoryRead+0xa4>)
 8002c36:	9300      	str	r3, [sp, #0]
 8002c38:	2300      	movs	r3, #0
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f000 fa26 	bl	800308c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c40:	69fa      	ldr	r2, [r7, #28]
 8002c42:	69b9      	ldr	r1, [r7, #24]
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f000 f8b6 	bl	8002db6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d001      	beq.n	8002c54 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e02c      	b.n	8002cae <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c54:	88fb      	ldrh	r3, [r7, #6]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d105      	bne.n	8002c66 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c5a:	893b      	ldrh	r3, [r7, #8]
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c64:	e015      	b.n	8002c92 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002c66:	893b      	ldrh	r3, [r7, #8]
 8002c68:	0a1b      	lsrs	r3, r3, #8
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c74:	69fa      	ldr	r2, [r7, #28]
 8002c76:	69b9      	ldr	r1, [r7, #24]
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f000 f89c 	bl	8002db6 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e012      	b.n	8002cae <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c88:	893b      	ldrh	r3, [r7, #8]
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	2140      	movs	r1, #64	@ 0x40
 8002c9c:	68f8      	ldr	r0, [r7, #12]
 8002c9e:	f000 f831 	bl	8002d04 <I2C_WaitOnFlagUntilTimeout>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e000      	b.n	8002cae <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	80002000 	.word	0x80002000

08002cbc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d103      	bne.n	8002cda <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d007      	beq.n	8002cf8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	699a      	ldr	r2, [r3, #24]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f042 0201 	orr.w	r2, r2, #1
 8002cf6:	619a      	str	r2, [r3, #24]
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	603b      	str	r3, [r7, #0]
 8002d10:	4613      	mov	r3, r2
 8002d12:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d14:	e03b      	b.n	8002d8e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d16:	69ba      	ldr	r2, [r7, #24]
 8002d18:	6839      	ldr	r1, [r7, #0]
 8002d1a:	68f8      	ldr	r0, [r7, #12]
 8002d1c:	f000 f8d6 	bl	8002ecc <I2C_IsErrorOccurred>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e041      	b.n	8002dae <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d30:	d02d      	beq.n	8002d8e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d32:	f7ff f961 	bl	8001ff8 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	683a      	ldr	r2, [r7, #0]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d302      	bcc.n	8002d48 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d122      	bne.n	8002d8e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	699a      	ldr	r2, [r3, #24]
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	4013      	ands	r3, r2
 8002d52:	68ba      	ldr	r2, [r7, #8]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	bf0c      	ite	eq
 8002d58:	2301      	moveq	r3, #1
 8002d5a:	2300      	movne	r3, #0
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	461a      	mov	r2, r3
 8002d60:	79fb      	ldrb	r3, [r7, #7]
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d113      	bne.n	8002d8e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d6a:	f043 0220 	orr.w	r2, r3, #32
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2220      	movs	r2, #32
 8002d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e00f      	b.n	8002dae <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	699a      	ldr	r2, [r3, #24]
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	4013      	ands	r3, r2
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	bf0c      	ite	eq
 8002d9e:	2301      	moveq	r3, #1
 8002da0:	2300      	movne	r3, #0
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	461a      	mov	r2, r3
 8002da6:	79fb      	ldrb	r3, [r7, #7]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d0b4      	beq.n	8002d16 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3710      	adds	r7, #16
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}

08002db6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002db6:	b580      	push	{r7, lr}
 8002db8:	b084      	sub	sp, #16
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	60f8      	str	r0, [r7, #12]
 8002dbe:	60b9      	str	r1, [r7, #8]
 8002dc0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002dc2:	e033      	b.n	8002e2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	68b9      	ldr	r1, [r7, #8]
 8002dc8:	68f8      	ldr	r0, [r7, #12]
 8002dca:	f000 f87f 	bl	8002ecc <I2C_IsErrorOccurred>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d001      	beq.n	8002dd8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e031      	b.n	8002e3c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dde:	d025      	beq.n	8002e2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002de0:	f7ff f90a 	bl	8001ff8 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d302      	bcc.n	8002df6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d11a      	bne.n	8002e2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	699b      	ldr	r3, [r3, #24]
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d013      	beq.n	8002e2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e08:	f043 0220 	orr.w	r2, r3, #32
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2220      	movs	r2, #32
 8002e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e007      	b.n	8002e3c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d1c4      	bne.n	8002dc4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3710      	adds	r7, #16
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	60b9      	str	r1, [r7, #8]
 8002e4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e50:	e02f      	b.n	8002eb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	68b9      	ldr	r1, [r7, #8]
 8002e56:	68f8      	ldr	r0, [r7, #12]
 8002e58:	f000 f838 	bl	8002ecc <I2C_IsErrorOccurred>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e02d      	b.n	8002ec2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e66:	f7ff f8c7 	bl	8001ff8 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	68ba      	ldr	r2, [r7, #8]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d302      	bcc.n	8002e7c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d11a      	bne.n	8002eb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	f003 0320 	and.w	r3, r3, #32
 8002e86:	2b20      	cmp	r3, #32
 8002e88:	d013      	beq.n	8002eb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8e:	f043 0220 	orr.w	r2, r3, #32
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2220      	movs	r2, #32
 8002e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e007      	b.n	8002ec2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	f003 0320 	and.w	r3, r3, #32
 8002ebc:	2b20      	cmp	r3, #32
 8002ebe:	d1c8      	bne.n	8002e52 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b08a      	sub	sp, #40	@ 0x28
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	60f8      	str	r0, [r7, #12]
 8002ed4:	60b9      	str	r1, [r7, #8]
 8002ed6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	f003 0310 	and.w	r3, r3, #16
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d068      	beq.n	8002fca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2210      	movs	r2, #16
 8002efe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f00:	e049      	b.n	8002f96 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f08:	d045      	beq.n	8002f96 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f0a:	f7ff f875 	bl	8001ff8 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	68ba      	ldr	r2, [r7, #8]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d302      	bcc.n	8002f20 <I2C_IsErrorOccurred+0x54>
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d13a      	bne.n	8002f96 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f2a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f32:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f42:	d121      	bne.n	8002f88 <I2C_IsErrorOccurred+0xbc>
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f4a:	d01d      	beq.n	8002f88 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002f4c:	7cfb      	ldrb	r3, [r7, #19]
 8002f4e:	2b20      	cmp	r3, #32
 8002f50:	d01a      	beq.n	8002f88 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f60:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002f62:	f7ff f849 	bl	8001ff8 <HAL_GetTick>
 8002f66:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f68:	e00e      	b.n	8002f88 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002f6a:	f7ff f845 	bl	8001ff8 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b19      	cmp	r3, #25
 8002f76:	d907      	bls.n	8002f88 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002f78:	6a3b      	ldr	r3, [r7, #32]
 8002f7a:	f043 0320 	orr.w	r3, r3, #32
 8002f7e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002f86:	e006      	b.n	8002f96 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	f003 0320 	and.w	r3, r3, #32
 8002f92:	2b20      	cmp	r3, #32
 8002f94:	d1e9      	bne.n	8002f6a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	f003 0320 	and.w	r3, r3, #32
 8002fa0:	2b20      	cmp	r3, #32
 8002fa2:	d003      	beq.n	8002fac <I2C_IsErrorOccurred+0xe0>
 8002fa4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d0aa      	beq.n	8002f02 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002fac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d103      	bne.n	8002fbc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002fbc:	6a3b      	ldr	r3, [r7, #32]
 8002fbe:	f043 0304 	orr.w	r3, r3, #4
 8002fc2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00b      	beq.n	8002ff4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002fdc:	6a3b      	ldr	r3, [r7, #32]
 8002fde:	f043 0301 	orr.w	r3, r3, #1
 8002fe2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002fec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00b      	beq.n	8003016 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002ffe:	6a3b      	ldr	r3, [r7, #32]
 8003000:	f043 0308 	orr.w	r3, r3, #8
 8003004:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800300e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800301c:	2b00      	cmp	r3, #0
 800301e:	d00b      	beq.n	8003038 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003020:	6a3b      	ldr	r3, [r7, #32]
 8003022:	f043 0302 	orr.w	r3, r3, #2
 8003026:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003030:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003038:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800303c:	2b00      	cmp	r3, #0
 800303e:	d01c      	beq.n	800307a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f7ff fe3b 	bl	8002cbc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	6859      	ldr	r1, [r3, #4]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	4b0d      	ldr	r3, [pc, #52]	@ (8003088 <I2C_IsErrorOccurred+0x1bc>)
 8003052:	400b      	ands	r3, r1
 8003054:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800305a:	6a3b      	ldr	r3, [r7, #32]
 800305c:	431a      	orrs	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2220      	movs	r2, #32
 8003066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800307a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800307e:	4618      	mov	r0, r3
 8003080:	3728      	adds	r7, #40	@ 0x28
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	fe00e800 	.word	0xfe00e800

0800308c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800308c:	b480      	push	{r7}
 800308e:	b087      	sub	sp, #28
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	607b      	str	r3, [r7, #4]
 8003096:	460b      	mov	r3, r1
 8003098:	817b      	strh	r3, [r7, #10]
 800309a:	4613      	mov	r3, r2
 800309c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800309e:	897b      	ldrh	r3, [r7, #10]
 80030a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80030a4:	7a7b      	ldrb	r3, [r7, #9]
 80030a6:	041b      	lsls	r3, r3, #16
 80030a8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80030ac:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80030b2:	6a3b      	ldr	r3, [r7, #32]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80030ba:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	6a3b      	ldr	r3, [r7, #32]
 80030c4:	0d5b      	lsrs	r3, r3, #21
 80030c6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80030ca:	4b08      	ldr	r3, [pc, #32]	@ (80030ec <I2C_TransferConfig+0x60>)
 80030cc:	430b      	orrs	r3, r1
 80030ce:	43db      	mvns	r3, r3
 80030d0:	ea02 0103 	and.w	r1, r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	430a      	orrs	r2, r1
 80030dc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80030de:	bf00      	nop
 80030e0:	371c      	adds	r7, #28
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	03ff63ff 	.word	0x03ff63ff

080030f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b20      	cmp	r3, #32
 8003104:	d138      	bne.n	8003178 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800310c:	2b01      	cmp	r3, #1
 800310e:	d101      	bne.n	8003114 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003110:	2302      	movs	r3, #2
 8003112:	e032      	b.n	800317a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2224      	movs	r2, #36	@ 0x24
 8003120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0201 	bic.w	r2, r2, #1
 8003132:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003142:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6819      	ldr	r1, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	430a      	orrs	r2, r1
 8003152:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f042 0201 	orr.w	r2, r2, #1
 8003162:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2220      	movs	r2, #32
 8003168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003174:	2300      	movs	r3, #0
 8003176:	e000      	b.n	800317a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003178:	2302      	movs	r3, #2
  }
}
 800317a:	4618      	mov	r0, r3
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr

08003186 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003186:	b480      	push	{r7}
 8003188:	b085      	sub	sp, #20
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
 800318e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2b20      	cmp	r3, #32
 800319a:	d139      	bne.n	8003210 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d101      	bne.n	80031aa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80031a6:	2302      	movs	r3, #2
 80031a8:	e033      	b.n	8003212 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2224      	movs	r2, #36	@ 0x24
 80031b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f022 0201 	bic.w	r2, r2, #1
 80031c8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80031d8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	021b      	lsls	r3, r3, #8
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0201 	orr.w	r2, r2, #1
 80031fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2220      	movs	r2, #32
 8003200:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800320c:	2300      	movs	r3, #0
 800320e:	e000      	b.n	8003212 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003210:	2302      	movs	r3, #2
  }
}
 8003212:	4618      	mov	r0, r3
 8003214:	3714      	adds	r7, #20
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
	...

08003220 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003224:	4b04      	ldr	r3, [pc, #16]	@ (8003238 <HAL_PWREx_GetVoltageRange+0x18>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800322c:	4618      	mov	r0, r3
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40007000 	.word	0x40007000

0800323c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800323c:	b480      	push	{r7}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800324a:	d130      	bne.n	80032ae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800324c:	4b23      	ldr	r3, [pc, #140]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003254:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003258:	d038      	beq.n	80032cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800325a:	4b20      	ldr	r3, [pc, #128]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003262:	4a1e      	ldr	r2, [pc, #120]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003264:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003268:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800326a:	4b1d      	ldr	r3, [pc, #116]	@ (80032e0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2232      	movs	r2, #50	@ 0x32
 8003270:	fb02 f303 	mul.w	r3, r2, r3
 8003274:	4a1b      	ldr	r2, [pc, #108]	@ (80032e4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003276:	fba2 2303 	umull	r2, r3, r2, r3
 800327a:	0c9b      	lsrs	r3, r3, #18
 800327c:	3301      	adds	r3, #1
 800327e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003280:	e002      	b.n	8003288 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	3b01      	subs	r3, #1
 8003286:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003288:	4b14      	ldr	r3, [pc, #80]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800328a:	695b      	ldr	r3, [r3, #20]
 800328c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003290:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003294:	d102      	bne.n	800329c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1f2      	bne.n	8003282 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800329c:	4b0f      	ldr	r3, [pc, #60]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032a8:	d110      	bne.n	80032cc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e00f      	b.n	80032ce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80032ae:	4b0b      	ldr	r3, [pc, #44]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80032b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032ba:	d007      	beq.n	80032cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80032bc:	4b07      	ldr	r3, [pc, #28]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80032c4:	4a05      	ldr	r2, [pc, #20]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032ca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3714      	adds	r7, #20
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	40007000 	.word	0x40007000
 80032e0:	20000000 	.word	0x20000000
 80032e4:	431bde83 	.word	0x431bde83

080032e8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b088      	sub	sp, #32
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d101      	bne.n	80032fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e3ca      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032fa:	4b97      	ldr	r3, [pc, #604]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	f003 030c 	and.w	r3, r3, #12
 8003302:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003304:	4b94      	ldr	r3, [pc, #592]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	f003 0303 	and.w	r3, r3, #3
 800330c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0310 	and.w	r3, r3, #16
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 80e4 	beq.w	80034e4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d007      	beq.n	8003332 <HAL_RCC_OscConfig+0x4a>
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	2b0c      	cmp	r3, #12
 8003326:	f040 808b 	bne.w	8003440 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	2b01      	cmp	r3, #1
 800332e:	f040 8087 	bne.w	8003440 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003332:	4b89      	ldr	r3, [pc, #548]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d005      	beq.n	800334a <HAL_RCC_OscConfig+0x62>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e3a2      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a1a      	ldr	r2, [r3, #32]
 800334e:	4b82      	ldr	r3, [pc, #520]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0308 	and.w	r3, r3, #8
 8003356:	2b00      	cmp	r3, #0
 8003358:	d004      	beq.n	8003364 <HAL_RCC_OscConfig+0x7c>
 800335a:	4b7f      	ldr	r3, [pc, #508]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003362:	e005      	b.n	8003370 <HAL_RCC_OscConfig+0x88>
 8003364:	4b7c      	ldr	r3, [pc, #496]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003366:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800336a:	091b      	lsrs	r3, r3, #4
 800336c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003370:	4293      	cmp	r3, r2
 8003372:	d223      	bcs.n	80033bc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	4618      	mov	r0, r3
 800337a:	f000 fd55 	bl	8003e28 <RCC_SetFlashLatencyFromMSIRange>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e383      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003388:	4b73      	ldr	r3, [pc, #460]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a72      	ldr	r2, [pc, #456]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800338e:	f043 0308 	orr.w	r3, r3, #8
 8003392:	6013      	str	r3, [r2, #0]
 8003394:	4b70      	ldr	r3, [pc, #448]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a1b      	ldr	r3, [r3, #32]
 80033a0:	496d      	ldr	r1, [pc, #436]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033a6:	4b6c      	ldr	r3, [pc, #432]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	021b      	lsls	r3, r3, #8
 80033b4:	4968      	ldr	r1, [pc, #416]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	604b      	str	r3, [r1, #4]
 80033ba:	e025      	b.n	8003408 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033bc:	4b66      	ldr	r3, [pc, #408]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a65      	ldr	r2, [pc, #404]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033c2:	f043 0308 	orr.w	r3, r3, #8
 80033c6:	6013      	str	r3, [r2, #0]
 80033c8:	4b63      	ldr	r3, [pc, #396]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	4960      	ldr	r1, [pc, #384]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033da:	4b5f      	ldr	r3, [pc, #380]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	021b      	lsls	r3, r3, #8
 80033e8:	495b      	ldr	r1, [pc, #364]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d109      	bne.n	8003408 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	4618      	mov	r0, r3
 80033fa:	f000 fd15 	bl	8003e28 <RCC_SetFlashLatencyFromMSIRange>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e343      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003408:	f000 fc4a 	bl	8003ca0 <HAL_RCC_GetSysClockFreq>
 800340c:	4602      	mov	r2, r0
 800340e:	4b52      	ldr	r3, [pc, #328]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	091b      	lsrs	r3, r3, #4
 8003414:	f003 030f 	and.w	r3, r3, #15
 8003418:	4950      	ldr	r1, [pc, #320]	@ (800355c <HAL_RCC_OscConfig+0x274>)
 800341a:	5ccb      	ldrb	r3, [r1, r3]
 800341c:	f003 031f 	and.w	r3, r3, #31
 8003420:	fa22 f303 	lsr.w	r3, r2, r3
 8003424:	4a4e      	ldr	r2, [pc, #312]	@ (8003560 <HAL_RCC_OscConfig+0x278>)
 8003426:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003428:	4b4e      	ldr	r3, [pc, #312]	@ (8003564 <HAL_RCC_OscConfig+0x27c>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4618      	mov	r0, r3
 800342e:	f7fe fd93 	bl	8001f58 <HAL_InitTick>
 8003432:	4603      	mov	r3, r0
 8003434:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003436:	7bfb      	ldrb	r3, [r7, #15]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d052      	beq.n	80034e2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800343c:	7bfb      	ldrb	r3, [r7, #15]
 800343e:	e327      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d032      	beq.n	80034ae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003448:	4b43      	ldr	r3, [pc, #268]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a42      	ldr	r2, [pc, #264]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800344e:	f043 0301 	orr.w	r3, r3, #1
 8003452:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003454:	f7fe fdd0 	bl	8001ff8 <HAL_GetTick>
 8003458:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800345c:	f7fe fdcc 	bl	8001ff8 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e310      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800346e:	4b3a      	ldr	r3, [pc, #232]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d0f0      	beq.n	800345c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800347a:	4b37      	ldr	r3, [pc, #220]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a36      	ldr	r2, [pc, #216]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003480:	f043 0308 	orr.w	r3, r3, #8
 8003484:	6013      	str	r3, [r2, #0]
 8003486:	4b34      	ldr	r3, [pc, #208]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a1b      	ldr	r3, [r3, #32]
 8003492:	4931      	ldr	r1, [pc, #196]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003494:	4313      	orrs	r3, r2
 8003496:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003498:	4b2f      	ldr	r3, [pc, #188]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	021b      	lsls	r3, r3, #8
 80034a6:	492c      	ldr	r1, [pc, #176]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	604b      	str	r3, [r1, #4]
 80034ac:	e01a      	b.n	80034e4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80034ae:	4b2a      	ldr	r3, [pc, #168]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a29      	ldr	r2, [pc, #164]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80034b4:	f023 0301 	bic.w	r3, r3, #1
 80034b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034ba:	f7fe fd9d 	bl	8001ff8 <HAL_GetTick>
 80034be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034c0:	e008      	b.n	80034d4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034c2:	f7fe fd99 	bl	8001ff8 <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d901      	bls.n	80034d4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e2dd      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034d4:	4b20      	ldr	r3, [pc, #128]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0302 	and.w	r3, r3, #2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1f0      	bne.n	80034c2 <HAL_RCC_OscConfig+0x1da>
 80034e0:	e000      	b.n	80034e4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034e2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d074      	beq.n	80035da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	2b08      	cmp	r3, #8
 80034f4:	d005      	beq.n	8003502 <HAL_RCC_OscConfig+0x21a>
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	2b0c      	cmp	r3, #12
 80034fa:	d10e      	bne.n	800351a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	2b03      	cmp	r3, #3
 8003500:	d10b      	bne.n	800351a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003502:	4b15      	ldr	r3, [pc, #84]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d064      	beq.n	80035d8 <HAL_RCC_OscConfig+0x2f0>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d160      	bne.n	80035d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e2ba      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003522:	d106      	bne.n	8003532 <HAL_RCC_OscConfig+0x24a>
 8003524:	4b0c      	ldr	r3, [pc, #48]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a0b      	ldr	r2, [pc, #44]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800352a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800352e:	6013      	str	r3, [r2, #0]
 8003530:	e026      	b.n	8003580 <HAL_RCC_OscConfig+0x298>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800353a:	d115      	bne.n	8003568 <HAL_RCC_OscConfig+0x280>
 800353c:	4b06      	ldr	r3, [pc, #24]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a05      	ldr	r2, [pc, #20]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003542:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003546:	6013      	str	r3, [r2, #0]
 8003548:	4b03      	ldr	r3, [pc, #12]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a02      	ldr	r2, [pc, #8]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800354e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003552:	6013      	str	r3, [r2, #0]
 8003554:	e014      	b.n	8003580 <HAL_RCC_OscConfig+0x298>
 8003556:	bf00      	nop
 8003558:	40021000 	.word	0x40021000
 800355c:	0800b96c 	.word	0x0800b96c
 8003560:	20000000 	.word	0x20000000
 8003564:	20000004 	.word	0x20000004
 8003568:	4ba0      	ldr	r3, [pc, #640]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a9f      	ldr	r2, [pc, #636]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800356e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003572:	6013      	str	r3, [r2, #0]
 8003574:	4b9d      	ldr	r3, [pc, #628]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a9c      	ldr	r2, [pc, #624]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800357a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800357e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d013      	beq.n	80035b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003588:	f7fe fd36 	bl	8001ff8 <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800358e:	e008      	b.n	80035a2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003590:	f7fe fd32 	bl	8001ff8 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b64      	cmp	r3, #100	@ 0x64
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e276      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035a2:	4b92      	ldr	r3, [pc, #584]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d0f0      	beq.n	8003590 <HAL_RCC_OscConfig+0x2a8>
 80035ae:	e014      	b.n	80035da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b0:	f7fe fd22 	bl	8001ff8 <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035b8:	f7fe fd1e 	bl	8001ff8 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b64      	cmp	r3, #100	@ 0x64
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e262      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035ca:	4b88      	ldr	r3, [pc, #544]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1f0      	bne.n	80035b8 <HAL_RCC_OscConfig+0x2d0>
 80035d6:	e000      	b.n	80035da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d060      	beq.n	80036a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	2b04      	cmp	r3, #4
 80035ea:	d005      	beq.n	80035f8 <HAL_RCC_OscConfig+0x310>
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	2b0c      	cmp	r3, #12
 80035f0:	d119      	bne.n	8003626 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d116      	bne.n	8003626 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035f8:	4b7c      	ldr	r3, [pc, #496]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003600:	2b00      	cmp	r3, #0
 8003602:	d005      	beq.n	8003610 <HAL_RCC_OscConfig+0x328>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d101      	bne.n	8003610 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e23f      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003610:	4b76      	ldr	r3, [pc, #472]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	061b      	lsls	r3, r3, #24
 800361e:	4973      	ldr	r1, [pc, #460]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003620:	4313      	orrs	r3, r2
 8003622:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003624:	e040      	b.n	80036a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d023      	beq.n	8003676 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800362e:	4b6f      	ldr	r3, [pc, #444]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a6e      	ldr	r2, [pc, #440]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003634:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003638:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800363a:	f7fe fcdd 	bl	8001ff8 <HAL_GetTick>
 800363e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003640:	e008      	b.n	8003654 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003642:	f7fe fcd9 	bl	8001ff8 <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b02      	cmp	r3, #2
 800364e:	d901      	bls.n	8003654 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	e21d      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003654:	4b65      	ldr	r3, [pc, #404]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800365c:	2b00      	cmp	r3, #0
 800365e:	d0f0      	beq.n	8003642 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003660:	4b62      	ldr	r3, [pc, #392]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	061b      	lsls	r3, r3, #24
 800366e:	495f      	ldr	r1, [pc, #380]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003670:	4313      	orrs	r3, r2
 8003672:	604b      	str	r3, [r1, #4]
 8003674:	e018      	b.n	80036a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003676:	4b5d      	ldr	r3, [pc, #372]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a5c      	ldr	r2, [pc, #368]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800367c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003680:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003682:	f7fe fcb9 	bl	8001ff8 <HAL_GetTick>
 8003686:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003688:	e008      	b.n	800369c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800368a:	f7fe fcb5 	bl	8001ff8 <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b02      	cmp	r3, #2
 8003696:	d901      	bls.n	800369c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e1f9      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800369c:	4b53      	ldr	r3, [pc, #332]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d1f0      	bne.n	800368a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0308 	and.w	r3, r3, #8
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d03c      	beq.n	800372e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d01c      	beq.n	80036f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036bc:	4b4b      	ldr	r3, [pc, #300]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80036be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036c2:	4a4a      	ldr	r2, [pc, #296]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80036c4:	f043 0301 	orr.w	r3, r3, #1
 80036c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036cc:	f7fe fc94 	bl	8001ff8 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036d4:	f7fe fc90 	bl	8001ff8 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e1d4      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036e6:	4b41      	ldr	r3, [pc, #260]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80036e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d0ef      	beq.n	80036d4 <HAL_RCC_OscConfig+0x3ec>
 80036f4:	e01b      	b.n	800372e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036f6:	4b3d      	ldr	r3, [pc, #244]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80036f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036fc:	4a3b      	ldr	r2, [pc, #236]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80036fe:	f023 0301 	bic.w	r3, r3, #1
 8003702:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003706:	f7fe fc77 	bl	8001ff8 <HAL_GetTick>
 800370a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800370c:	e008      	b.n	8003720 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800370e:	f7fe fc73 	bl	8001ff8 <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	2b02      	cmp	r3, #2
 800371a:	d901      	bls.n	8003720 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e1b7      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003720:	4b32      	ldr	r3, [pc, #200]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003722:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d1ef      	bne.n	800370e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0304 	and.w	r3, r3, #4
 8003736:	2b00      	cmp	r3, #0
 8003738:	f000 80a6 	beq.w	8003888 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800373c:	2300      	movs	r3, #0
 800373e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003740:	4b2a      	ldr	r3, [pc, #168]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10d      	bne.n	8003768 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800374c:	4b27      	ldr	r3, [pc, #156]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800374e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003750:	4a26      	ldr	r2, [pc, #152]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003756:	6593      	str	r3, [r2, #88]	@ 0x58
 8003758:	4b24      	ldr	r3, [pc, #144]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800375a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003760:	60bb      	str	r3, [r7, #8]
 8003762:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003764:	2301      	movs	r3, #1
 8003766:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003768:	4b21      	ldr	r3, [pc, #132]	@ (80037f0 <HAL_RCC_OscConfig+0x508>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003770:	2b00      	cmp	r3, #0
 8003772:	d118      	bne.n	80037a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003774:	4b1e      	ldr	r3, [pc, #120]	@ (80037f0 <HAL_RCC_OscConfig+0x508>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a1d      	ldr	r2, [pc, #116]	@ (80037f0 <HAL_RCC_OscConfig+0x508>)
 800377a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800377e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003780:	f7fe fc3a 	bl	8001ff8 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003788:	f7fe fc36 	bl	8001ff8 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b02      	cmp	r3, #2
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e17a      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800379a:	4b15      	ldr	r3, [pc, #84]	@ (80037f0 <HAL_RCC_OscConfig+0x508>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d108      	bne.n	80037c0 <HAL_RCC_OscConfig+0x4d8>
 80037ae:	4b0f      	ldr	r3, [pc, #60]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80037b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037b4:	4a0d      	ldr	r2, [pc, #52]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80037b6:	f043 0301 	orr.w	r3, r3, #1
 80037ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037be:	e029      	b.n	8003814 <HAL_RCC_OscConfig+0x52c>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	2b05      	cmp	r3, #5
 80037c6:	d115      	bne.n	80037f4 <HAL_RCC_OscConfig+0x50c>
 80037c8:	4b08      	ldr	r3, [pc, #32]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80037ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ce:	4a07      	ldr	r2, [pc, #28]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80037d0:	f043 0304 	orr.w	r3, r3, #4
 80037d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037d8:	4b04      	ldr	r3, [pc, #16]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80037da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037de:	4a03      	ldr	r2, [pc, #12]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80037e0:	f043 0301 	orr.w	r3, r3, #1
 80037e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037e8:	e014      	b.n	8003814 <HAL_RCC_OscConfig+0x52c>
 80037ea:	bf00      	nop
 80037ec:	40021000 	.word	0x40021000
 80037f0:	40007000 	.word	0x40007000
 80037f4:	4b9c      	ldr	r3, [pc, #624]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80037f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037fa:	4a9b      	ldr	r2, [pc, #620]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80037fc:	f023 0301 	bic.w	r3, r3, #1
 8003800:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003804:	4b98      	ldr	r3, [pc, #608]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800380a:	4a97      	ldr	r2, [pc, #604]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800380c:	f023 0304 	bic.w	r3, r3, #4
 8003810:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d016      	beq.n	800384a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800381c:	f7fe fbec 	bl	8001ff8 <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003822:	e00a      	b.n	800383a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003824:	f7fe fbe8 	bl	8001ff8 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003832:	4293      	cmp	r3, r2
 8003834:	d901      	bls.n	800383a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e12a      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800383a:	4b8b      	ldr	r3, [pc, #556]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800383c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003840:	f003 0302 	and.w	r3, r3, #2
 8003844:	2b00      	cmp	r3, #0
 8003846:	d0ed      	beq.n	8003824 <HAL_RCC_OscConfig+0x53c>
 8003848:	e015      	b.n	8003876 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800384a:	f7fe fbd5 	bl	8001ff8 <HAL_GetTick>
 800384e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003850:	e00a      	b.n	8003868 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003852:	f7fe fbd1 	bl	8001ff8 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003860:	4293      	cmp	r3, r2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e113      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003868:	4b7f      	ldr	r3, [pc, #508]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800386a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1ed      	bne.n	8003852 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003876:	7ffb      	ldrb	r3, [r7, #31]
 8003878:	2b01      	cmp	r3, #1
 800387a:	d105      	bne.n	8003888 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800387c:	4b7a      	ldr	r3, [pc, #488]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800387e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003880:	4a79      	ldr	r2, [pc, #484]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003882:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003886:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 80fe 	beq.w	8003a8e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003896:	2b02      	cmp	r3, #2
 8003898:	f040 80d0 	bne.w	8003a3c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800389c:	4b72      	ldr	r3, [pc, #456]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f003 0203 	and.w	r2, r3, #3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d130      	bne.n	8003912 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ba:	3b01      	subs	r3, #1
 80038bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038be:	429a      	cmp	r2, r3
 80038c0:	d127      	bne.n	8003912 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d11f      	bne.n	8003912 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80038dc:	2a07      	cmp	r2, #7
 80038de:	bf14      	ite	ne
 80038e0:	2201      	movne	r2, #1
 80038e2:	2200      	moveq	r2, #0
 80038e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d113      	bne.n	8003912 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f4:	085b      	lsrs	r3, r3, #1
 80038f6:	3b01      	subs	r3, #1
 80038f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d109      	bne.n	8003912 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003908:	085b      	lsrs	r3, r3, #1
 800390a:	3b01      	subs	r3, #1
 800390c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800390e:	429a      	cmp	r2, r3
 8003910:	d06e      	beq.n	80039f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	2b0c      	cmp	r3, #12
 8003916:	d069      	beq.n	80039ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003918:	4b53      	ldr	r3, [pc, #332]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d105      	bne.n	8003930 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003924:	4b50      	ldr	r3, [pc, #320]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d001      	beq.n	8003934 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e0ad      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003934:	4b4c      	ldr	r3, [pc, #304]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a4b      	ldr	r2, [pc, #300]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800393a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800393e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003940:	f7fe fb5a 	bl	8001ff8 <HAL_GetTick>
 8003944:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003946:	e008      	b.n	800395a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003948:	f7fe fb56 	bl	8001ff8 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	2b02      	cmp	r3, #2
 8003954:	d901      	bls.n	800395a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e09a      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800395a:	4b43      	ldr	r3, [pc, #268]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1f0      	bne.n	8003948 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003966:	4b40      	ldr	r3, [pc, #256]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003968:	68da      	ldr	r2, [r3, #12]
 800396a:	4b40      	ldr	r3, [pc, #256]	@ (8003a6c <HAL_RCC_OscConfig+0x784>)
 800396c:	4013      	ands	r3, r2
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003976:	3a01      	subs	r2, #1
 8003978:	0112      	lsls	r2, r2, #4
 800397a:	4311      	orrs	r1, r2
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003980:	0212      	lsls	r2, r2, #8
 8003982:	4311      	orrs	r1, r2
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003988:	0852      	lsrs	r2, r2, #1
 800398a:	3a01      	subs	r2, #1
 800398c:	0552      	lsls	r2, r2, #21
 800398e:	4311      	orrs	r1, r2
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003994:	0852      	lsrs	r2, r2, #1
 8003996:	3a01      	subs	r2, #1
 8003998:	0652      	lsls	r2, r2, #25
 800399a:	4311      	orrs	r1, r2
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80039a0:	0912      	lsrs	r2, r2, #4
 80039a2:	0452      	lsls	r2, r2, #17
 80039a4:	430a      	orrs	r2, r1
 80039a6:	4930      	ldr	r1, [pc, #192]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80039ac:	4b2e      	ldr	r3, [pc, #184]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a2d      	ldr	r2, [pc, #180]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039b8:	4b2b      	ldr	r3, [pc, #172]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	4a2a      	ldr	r2, [pc, #168]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039c4:	f7fe fb18 	bl	8001ff8 <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ca:	e008      	b.n	80039de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039cc:	f7fe fb14 	bl	8001ff8 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e058      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039de:	4b22      	ldr	r3, [pc, #136]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d0f0      	beq.n	80039cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039ea:	e050      	b.n	8003a8e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e04f      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d148      	bne.n	8003a8e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80039fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a19      	ldr	r2, [pc, #100]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003a02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a06:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a08:	4b17      	ldr	r3, [pc, #92]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	4a16      	ldr	r2, [pc, #88]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003a0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a12:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a14:	f7fe faf0 	bl	8001ff8 <HAL_GetTick>
 8003a18:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a1a:	e008      	b.n	8003a2e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a1c:	f7fe faec 	bl	8001ff8 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e030      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d0f0      	beq.n	8003a1c <HAL_RCC_OscConfig+0x734>
 8003a3a:	e028      	b.n	8003a8e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	2b0c      	cmp	r3, #12
 8003a40:	d023      	beq.n	8003a8a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a42:	4b09      	ldr	r3, [pc, #36]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a08      	ldr	r2, [pc, #32]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003a48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a4e:	f7fe fad3 	bl	8001ff8 <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a54:	e00c      	b.n	8003a70 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a56:	f7fe facf 	bl	8001ff8 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d905      	bls.n	8003a70 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e013      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
 8003a68:	40021000 	.word	0x40021000
 8003a6c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a70:	4b09      	ldr	r3, [pc, #36]	@ (8003a98 <HAL_RCC_OscConfig+0x7b0>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1ec      	bne.n	8003a56 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003a7c:	4b06      	ldr	r3, [pc, #24]	@ (8003a98 <HAL_RCC_OscConfig+0x7b0>)
 8003a7e:	68da      	ldr	r2, [r3, #12]
 8003a80:	4905      	ldr	r1, [pc, #20]	@ (8003a98 <HAL_RCC_OscConfig+0x7b0>)
 8003a82:	4b06      	ldr	r3, [pc, #24]	@ (8003a9c <HAL_RCC_OscConfig+0x7b4>)
 8003a84:	4013      	ands	r3, r2
 8003a86:	60cb      	str	r3, [r1, #12]
 8003a88:	e001      	b.n	8003a8e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e000      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3720      	adds	r7, #32
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	feeefffc 	.word	0xfeeefffc

08003aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e0e7      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab4:	4b75      	ldr	r3, [pc, #468]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0307 	and.w	r3, r3, #7
 8003abc:	683a      	ldr	r2, [r7, #0]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d910      	bls.n	8003ae4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ac2:	4b72      	ldr	r3, [pc, #456]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f023 0207 	bic.w	r2, r3, #7
 8003aca:	4970      	ldr	r1, [pc, #448]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ad2:	4b6e      	ldr	r3, [pc, #440]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0307 	and.w	r3, r3, #7
 8003ada:	683a      	ldr	r2, [r7, #0]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d001      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e0cf      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d010      	beq.n	8003b12 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689a      	ldr	r2, [r3, #8]
 8003af4:	4b66      	ldr	r3, [pc, #408]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d908      	bls.n	8003b12 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b00:	4b63      	ldr	r3, [pc, #396]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	4960      	ldr	r1, [pc, #384]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d04c      	beq.n	8003bb8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	2b03      	cmp	r3, #3
 8003b24:	d107      	bne.n	8003b36 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b26:	4b5a      	ldr	r3, [pc, #360]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d121      	bne.n	8003b76 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e0a6      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d107      	bne.n	8003b4e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b3e:	4b54      	ldr	r3, [pc, #336]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d115      	bne.n	8003b76 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e09a      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d107      	bne.n	8003b66 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b56:	4b4e      	ldr	r3, [pc, #312]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d109      	bne.n	8003b76 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e08e      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b66:	4b4a      	ldr	r3, [pc, #296]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e086      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b76:	4b46      	ldr	r3, [pc, #280]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f023 0203 	bic.w	r2, r3, #3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	4943      	ldr	r1, [pc, #268]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b88:	f7fe fa36 	bl	8001ff8 <HAL_GetTick>
 8003b8c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b8e:	e00a      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b90:	f7fe fa32 	bl	8001ff8 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e06e      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ba6:	4b3a      	ldr	r3, [pc, #232]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	f003 020c 	and.w	r2, r3, #12
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d1eb      	bne.n	8003b90 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0302 	and.w	r3, r3, #2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d010      	beq.n	8003be6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	4b31      	ldr	r3, [pc, #196]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d208      	bcs.n	8003be6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bd4:	4b2e      	ldr	r3, [pc, #184]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	492b      	ldr	r1, [pc, #172]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003be6:	4b29      	ldr	r3, [pc, #164]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0307 	and.w	r3, r3, #7
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d210      	bcs.n	8003c16 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bf4:	4b25      	ldr	r3, [pc, #148]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f023 0207 	bic.w	r2, r3, #7
 8003bfc:	4923      	ldr	r1, [pc, #140]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c04:	4b21      	ldr	r3, [pc, #132]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0307 	and.w	r3, r3, #7
 8003c0c:	683a      	ldr	r2, [r7, #0]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d001      	beq.n	8003c16 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e036      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0304 	and.w	r3, r3, #4
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d008      	beq.n	8003c34 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c22:	4b1b      	ldr	r3, [pc, #108]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	4918      	ldr	r1, [pc, #96]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0308 	and.w	r3, r3, #8
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d009      	beq.n	8003c54 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c40:	4b13      	ldr	r3, [pc, #76]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	4910      	ldr	r1, [pc, #64]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c54:	f000 f824 	bl	8003ca0 <HAL_RCC_GetSysClockFreq>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	091b      	lsrs	r3, r3, #4
 8003c60:	f003 030f 	and.w	r3, r3, #15
 8003c64:	490b      	ldr	r1, [pc, #44]	@ (8003c94 <HAL_RCC_ClockConfig+0x1f4>)
 8003c66:	5ccb      	ldrb	r3, [r1, r3]
 8003c68:	f003 031f 	and.w	r3, r3, #31
 8003c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c70:	4a09      	ldr	r2, [pc, #36]	@ (8003c98 <HAL_RCC_ClockConfig+0x1f8>)
 8003c72:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c74:	4b09      	ldr	r3, [pc, #36]	@ (8003c9c <HAL_RCC_ClockConfig+0x1fc>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7fe f96d 	bl	8001f58 <HAL_InitTick>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c82:	7afb      	ldrb	r3, [r7, #11]
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3710      	adds	r7, #16
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	40022000 	.word	0x40022000
 8003c90:	40021000 	.word	0x40021000
 8003c94:	0800b96c 	.word	0x0800b96c
 8003c98:	20000000 	.word	0x20000000
 8003c9c:	20000004 	.word	0x20000004

08003ca0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b089      	sub	sp, #36	@ 0x24
 8003ca4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	61fb      	str	r3, [r7, #28]
 8003caa:	2300      	movs	r3, #0
 8003cac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cae:	4b3e      	ldr	r3, [pc, #248]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 030c 	and.w	r3, r3, #12
 8003cb6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cb8:	4b3b      	ldr	r3, [pc, #236]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	f003 0303 	and.w	r3, r3, #3
 8003cc0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d005      	beq.n	8003cd4 <HAL_RCC_GetSysClockFreq+0x34>
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	2b0c      	cmp	r3, #12
 8003ccc:	d121      	bne.n	8003d12 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d11e      	bne.n	8003d12 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003cd4:	4b34      	ldr	r3, [pc, #208]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0308 	and.w	r3, r3, #8
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d107      	bne.n	8003cf0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ce0:	4b31      	ldr	r3, [pc, #196]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ce2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ce6:	0a1b      	lsrs	r3, r3, #8
 8003ce8:	f003 030f 	and.w	r3, r3, #15
 8003cec:	61fb      	str	r3, [r7, #28]
 8003cee:	e005      	b.n	8003cfc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003cf0:	4b2d      	ldr	r3, [pc, #180]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	091b      	lsrs	r3, r3, #4
 8003cf6:	f003 030f 	and.w	r3, r3, #15
 8003cfa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003cfc:	4a2b      	ldr	r2, [pc, #172]	@ (8003dac <HAL_RCC_GetSysClockFreq+0x10c>)
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d04:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d10d      	bne.n	8003d28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d10:	e00a      	b.n	8003d28 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	2b04      	cmp	r3, #4
 8003d16:	d102      	bne.n	8003d1e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d18:	4b25      	ldr	r3, [pc, #148]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d1a:	61bb      	str	r3, [r7, #24]
 8003d1c:	e004      	b.n	8003d28 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	2b08      	cmp	r3, #8
 8003d22:	d101      	bne.n	8003d28 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d24:	4b23      	ldr	r3, [pc, #140]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d26:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	2b0c      	cmp	r3, #12
 8003d2c:	d134      	bne.n	8003d98 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	f003 0303 	and.w	r3, r3, #3
 8003d36:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d003      	beq.n	8003d46 <HAL_RCC_GetSysClockFreq+0xa6>
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	2b03      	cmp	r3, #3
 8003d42:	d003      	beq.n	8003d4c <HAL_RCC_GetSysClockFreq+0xac>
 8003d44:	e005      	b.n	8003d52 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d46:	4b1a      	ldr	r3, [pc, #104]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d48:	617b      	str	r3, [r7, #20]
      break;
 8003d4a:	e005      	b.n	8003d58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d4c:	4b19      	ldr	r3, [pc, #100]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d4e:	617b      	str	r3, [r7, #20]
      break;
 8003d50:	e002      	b.n	8003d58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	617b      	str	r3, [r7, #20]
      break;
 8003d56:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d58:	4b13      	ldr	r3, [pc, #76]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	091b      	lsrs	r3, r3, #4
 8003d5e:	f003 0307 	and.w	r3, r3, #7
 8003d62:	3301      	adds	r3, #1
 8003d64:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d66:	4b10      	ldr	r3, [pc, #64]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	0a1b      	lsrs	r3, r3, #8
 8003d6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d70:	697a      	ldr	r2, [r7, #20]
 8003d72:	fb03 f202 	mul.w	r2, r3, r2
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	0e5b      	lsrs	r3, r3, #25
 8003d84:	f003 0303 	and.w	r3, r3, #3
 8003d88:	3301      	adds	r3, #1
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d8e:	697a      	ldr	r2, [r7, #20]
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d96:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d98:	69bb      	ldr	r3, [r7, #24]
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3724      	adds	r7, #36	@ 0x24
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	40021000 	.word	0x40021000
 8003dac:	0800b984 	.word	0x0800b984
 8003db0:	00f42400 	.word	0x00f42400
 8003db4:	007a1200 	.word	0x007a1200

08003db8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dbc:	4b03      	ldr	r3, [pc, #12]	@ (8003dcc <HAL_RCC_GetHCLKFreq+0x14>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	20000000 	.word	0x20000000

08003dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003dd4:	f7ff fff0 	bl	8003db8 <HAL_RCC_GetHCLKFreq>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	4b06      	ldr	r3, [pc, #24]	@ (8003df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	0a1b      	lsrs	r3, r3, #8
 8003de0:	f003 0307 	and.w	r3, r3, #7
 8003de4:	4904      	ldr	r1, [pc, #16]	@ (8003df8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003de6:	5ccb      	ldrb	r3, [r1, r3]
 8003de8:	f003 031f 	and.w	r3, r3, #31
 8003dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	40021000 	.word	0x40021000
 8003df8:	0800b97c 	.word	0x0800b97c

08003dfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e00:	f7ff ffda 	bl	8003db8 <HAL_RCC_GetHCLKFreq>
 8003e04:	4602      	mov	r2, r0
 8003e06:	4b06      	ldr	r3, [pc, #24]	@ (8003e20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	0adb      	lsrs	r3, r3, #11
 8003e0c:	f003 0307 	and.w	r3, r3, #7
 8003e10:	4904      	ldr	r1, [pc, #16]	@ (8003e24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e12:	5ccb      	ldrb	r3, [r1, r3]
 8003e14:	f003 031f 	and.w	r3, r3, #31
 8003e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	40021000 	.word	0x40021000
 8003e24:	0800b97c 	.word	0x0800b97c

08003e28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b086      	sub	sp, #24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e30:	2300      	movs	r3, #0
 8003e32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e34:	4b2a      	ldr	r3, [pc, #168]	@ (8003ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d003      	beq.n	8003e48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e40:	f7ff f9ee 	bl	8003220 <HAL_PWREx_GetVoltageRange>
 8003e44:	6178      	str	r0, [r7, #20]
 8003e46:	e014      	b.n	8003e72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e48:	4b25      	ldr	r3, [pc, #148]	@ (8003ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4c:	4a24      	ldr	r2, [pc, #144]	@ (8003ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e52:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e54:	4b22      	ldr	r3, [pc, #136]	@ (8003ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e5c:	60fb      	str	r3, [r7, #12]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003e60:	f7ff f9de 	bl	8003220 <HAL_PWREx_GetVoltageRange>
 8003e64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003e66:	4b1e      	ldr	r3, [pc, #120]	@ (8003ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e6a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e70:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e78:	d10b      	bne.n	8003e92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2b80      	cmp	r3, #128	@ 0x80
 8003e7e:	d919      	bls.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2ba0      	cmp	r3, #160	@ 0xa0
 8003e84:	d902      	bls.n	8003e8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e86:	2302      	movs	r3, #2
 8003e88:	613b      	str	r3, [r7, #16]
 8003e8a:	e013      	b.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	613b      	str	r3, [r7, #16]
 8003e90:	e010      	b.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b80      	cmp	r3, #128	@ 0x80
 8003e96:	d902      	bls.n	8003e9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e98:	2303      	movs	r3, #3
 8003e9a:	613b      	str	r3, [r7, #16]
 8003e9c:	e00a      	b.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b80      	cmp	r3, #128	@ 0x80
 8003ea2:	d102      	bne.n	8003eaa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	613b      	str	r3, [r7, #16]
 8003ea8:	e004      	b.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b70      	cmp	r3, #112	@ 0x70
 8003eae:	d101      	bne.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f023 0207 	bic.w	r2, r3, #7
 8003ebc:	4909      	ldr	r1, [pc, #36]	@ (8003ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ec4:	4b07      	ldr	r3, [pc, #28]	@ (8003ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0307 	and.w	r3, r3, #7
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d001      	beq.n	8003ed6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e000      	b.n	8003ed8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3718      	adds	r7, #24
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	40022000 	.word	0x40022000

08003ee8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d041      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f08:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f0c:	d02a      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003f0e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f12:	d824      	bhi.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f18:	d008      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003f1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f1e:	d81e      	bhi.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00a      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003f24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f28:	d010      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f2a:	e018      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f2c:	4b86      	ldr	r3, [pc, #536]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	4a85      	ldr	r2, [pc, #532]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f36:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f38:	e015      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	2100      	movs	r1, #0
 8003f40:	4618      	mov	r0, r3
 8003f42:	f000 fabb 	bl	80044bc <RCCEx_PLLSAI1_Config>
 8003f46:	4603      	mov	r3, r0
 8003f48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f4a:	e00c      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	3320      	adds	r3, #32
 8003f50:	2100      	movs	r1, #0
 8003f52:	4618      	mov	r0, r3
 8003f54:	f000 fba6 	bl	80046a4 <RCCEx_PLLSAI2_Config>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f5c:	e003      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	74fb      	strb	r3, [r7, #19]
      break;
 8003f62:	e000      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003f64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f66:	7cfb      	ldrb	r3, [r7, #19]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d10b      	bne.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f6c:	4b76      	ldr	r3, [pc, #472]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f72:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f7a:	4973      	ldr	r1, [pc, #460]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003f82:	e001      	b.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f84:	7cfb      	ldrb	r3, [r7, #19]
 8003f86:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d041      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f98:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f9c:	d02a      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003f9e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003fa2:	d824      	bhi.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003fa4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003fa8:	d008      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003faa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003fae:	d81e      	bhi.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00a      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003fb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fb8:	d010      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003fba:	e018      	b.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003fbc:	4b62      	ldr	r3, [pc, #392]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	4a61      	ldr	r2, [pc, #388]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fc6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fc8:	e015      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	3304      	adds	r3, #4
 8003fce:	2100      	movs	r1, #0
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f000 fa73 	bl	80044bc <RCCEx_PLLSAI1_Config>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fda:	e00c      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	3320      	adds	r3, #32
 8003fe0:	2100      	movs	r1, #0
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f000 fb5e 	bl	80046a4 <RCCEx_PLLSAI2_Config>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fec:	e003      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	74fb      	strb	r3, [r7, #19]
      break;
 8003ff2:	e000      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003ff4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ff6:	7cfb      	ldrb	r3, [r7, #19]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d10b      	bne.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ffc:	4b52      	ldr	r3, [pc, #328]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004002:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800400a:	494f      	ldr	r1, [pc, #316]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800400c:	4313      	orrs	r3, r2
 800400e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004012:	e001      	b.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004014:	7cfb      	ldrb	r3, [r7, #19]
 8004016:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004020:	2b00      	cmp	r3, #0
 8004022:	f000 80a0 	beq.w	8004166 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004026:	2300      	movs	r3, #0
 8004028:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800402a:	4b47      	ldr	r3, [pc, #284]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800402c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800402e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d101      	bne.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800403a:	2300      	movs	r3, #0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00d      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004040:	4b41      	ldr	r3, [pc, #260]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004044:	4a40      	ldr	r2, [pc, #256]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004046:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800404a:	6593      	str	r3, [r2, #88]	@ 0x58
 800404c:	4b3e      	ldr	r3, [pc, #248]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800404e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004054:	60bb      	str	r3, [r7, #8]
 8004056:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004058:	2301      	movs	r3, #1
 800405a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800405c:	4b3b      	ldr	r3, [pc, #236]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a3a      	ldr	r2, [pc, #232]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004062:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004066:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004068:	f7fd ffc6 	bl	8001ff8 <HAL_GetTick>
 800406c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800406e:	e009      	b.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004070:	f7fd ffc2 	bl	8001ff8 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b02      	cmp	r3, #2
 800407c:	d902      	bls.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	74fb      	strb	r3, [r7, #19]
        break;
 8004082:	e005      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004084:	4b31      	ldr	r3, [pc, #196]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800408c:	2b00      	cmp	r3, #0
 800408e:	d0ef      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004090:	7cfb      	ldrb	r3, [r7, #19]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d15c      	bne.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004096:	4b2c      	ldr	r3, [pc, #176]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800409c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040a0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d01f      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040ae:	697a      	ldr	r2, [r7, #20]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d019      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040b4:	4b24      	ldr	r3, [pc, #144]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040c0:	4b21      	ldr	r3, [pc, #132]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040c6:	4a20      	ldr	r2, [pc, #128]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040d0:	4b1d      	ldr	r3, [pc, #116]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040d6:	4a1c      	ldr	r2, [pc, #112]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80040e0:	4a19      	ldr	r2, [pc, #100]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d016      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f2:	f7fd ff81 	bl	8001ff8 <HAL_GetTick>
 80040f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040f8:	e00b      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040fa:	f7fd ff7d 	bl	8001ff8 <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004108:	4293      	cmp	r3, r2
 800410a:	d902      	bls.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	74fb      	strb	r3, [r7, #19]
            break;
 8004110:	e006      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004112:	4b0d      	ldr	r3, [pc, #52]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0ec      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004120:	7cfb      	ldrb	r3, [r7, #19]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d10c      	bne.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004126:	4b08      	ldr	r3, [pc, #32]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800412c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004136:	4904      	ldr	r1, [pc, #16]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004138:	4313      	orrs	r3, r2
 800413a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800413e:	e009      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004140:	7cfb      	ldrb	r3, [r7, #19]
 8004142:	74bb      	strb	r3, [r7, #18]
 8004144:	e006      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004146:	bf00      	nop
 8004148:	40021000 	.word	0x40021000
 800414c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004150:	7cfb      	ldrb	r3, [r7, #19]
 8004152:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004154:	7c7b      	ldrb	r3, [r7, #17]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d105      	bne.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800415a:	4b9e      	ldr	r3, [pc, #632]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800415c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800415e:	4a9d      	ldr	r2, [pc, #628]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004160:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004164:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00a      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004172:	4b98      	ldr	r3, [pc, #608]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004178:	f023 0203 	bic.w	r2, r3, #3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004180:	4994      	ldr	r1, [pc, #592]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004182:	4313      	orrs	r3, r2
 8004184:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00a      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004194:	4b8f      	ldr	r3, [pc, #572]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800419a:	f023 020c 	bic.w	r2, r3, #12
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a2:	498c      	ldr	r1, [pc, #560]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0304 	and.w	r3, r3, #4
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00a      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041b6:	4b87      	ldr	r3, [pc, #540]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041bc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c4:	4983      	ldr	r1, [pc, #524]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00a      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80041d8:	4b7e      	ldr	r3, [pc, #504]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e6:	497b      	ldr	r1, [pc, #492]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0310 	and.w	r3, r3, #16
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00a      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041fa:	4b76      	ldr	r3, [pc, #472]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004200:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004208:	4972      	ldr	r1, [pc, #456]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800420a:	4313      	orrs	r3, r2
 800420c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0320 	and.w	r3, r3, #32
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00a      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800421c:	4b6d      	ldr	r3, [pc, #436]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800421e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004222:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800422a:	496a      	ldr	r1, [pc, #424]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800422c:	4313      	orrs	r3, r2
 800422e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00a      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800423e:	4b65      	ldr	r3, [pc, #404]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004244:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800424c:	4961      	ldr	r1, [pc, #388]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800424e:	4313      	orrs	r3, r2
 8004250:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800425c:	2b00      	cmp	r3, #0
 800425e:	d00a      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004260:	4b5c      	ldr	r3, [pc, #368]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004266:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800426e:	4959      	ldr	r1, [pc, #356]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004270:	4313      	orrs	r3, r2
 8004272:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00a      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004282:	4b54      	ldr	r3, [pc, #336]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004288:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004290:	4950      	ldr	r1, [pc, #320]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004292:	4313      	orrs	r3, r2
 8004294:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00a      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042a4:	4b4b      	ldr	r3, [pc, #300]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042aa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042b2:	4948      	ldr	r1, [pc, #288]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00a      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042c6:	4b43      	ldr	r3, [pc, #268]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d4:	493f      	ldr	r1, [pc, #252]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d028      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042e8:	4b3a      	ldr	r3, [pc, #232]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042f6:	4937      	ldr	r1, [pc, #220]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042f8:	4313      	orrs	r3, r2
 80042fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004302:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004306:	d106      	bne.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004308:	4b32      	ldr	r3, [pc, #200]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	4a31      	ldr	r2, [pc, #196]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800430e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004312:	60d3      	str	r3, [r2, #12]
 8004314:	e011      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800431a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800431e:	d10c      	bne.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3304      	adds	r3, #4
 8004324:	2101      	movs	r1, #1
 8004326:	4618      	mov	r0, r3
 8004328:	f000 f8c8 	bl	80044bc <RCCEx_PLLSAI1_Config>
 800432c:	4603      	mov	r3, r0
 800432e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004330:	7cfb      	ldrb	r3, [r7, #19]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d001      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004336:	7cfb      	ldrb	r3, [r7, #19]
 8004338:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d028      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004346:	4b23      	ldr	r3, [pc, #140]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800434c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004354:	491f      	ldr	r1, [pc, #124]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004356:	4313      	orrs	r3, r2
 8004358:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004360:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004364:	d106      	bne.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004366:	4b1b      	ldr	r3, [pc, #108]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	4a1a      	ldr	r2, [pc, #104]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800436c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004370:	60d3      	str	r3, [r2, #12]
 8004372:	e011      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004378:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800437c:	d10c      	bne.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	3304      	adds	r3, #4
 8004382:	2101      	movs	r1, #1
 8004384:	4618      	mov	r0, r3
 8004386:	f000 f899 	bl	80044bc <RCCEx_PLLSAI1_Config>
 800438a:	4603      	mov	r3, r0
 800438c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800438e:	7cfb      	ldrb	r3, [r7, #19]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d001      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004394:	7cfb      	ldrb	r3, [r7, #19]
 8004396:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d02b      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043a4:	4b0b      	ldr	r3, [pc, #44]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043b2:	4908      	ldr	r1, [pc, #32]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043c2:	d109      	bne.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043c4:	4b03      	ldr	r3, [pc, #12]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	4a02      	ldr	r2, [pc, #8]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043ce:	60d3      	str	r3, [r2, #12]
 80043d0:	e014      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80043d2:	bf00      	nop
 80043d4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043e0:	d10c      	bne.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	3304      	adds	r3, #4
 80043e6:	2101      	movs	r1, #1
 80043e8:	4618      	mov	r0, r3
 80043ea:	f000 f867 	bl	80044bc <RCCEx_PLLSAI1_Config>
 80043ee:	4603      	mov	r3, r0
 80043f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043f2:	7cfb      	ldrb	r3, [r7, #19]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d001      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80043f8:	7cfb      	ldrb	r3, [r7, #19]
 80043fa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d02f      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004408:	4b2b      	ldr	r3, [pc, #172]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800440a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800440e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004416:	4928      	ldr	r1, [pc, #160]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004418:	4313      	orrs	r3, r2
 800441a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004422:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004426:	d10d      	bne.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	3304      	adds	r3, #4
 800442c:	2102      	movs	r1, #2
 800442e:	4618      	mov	r0, r3
 8004430:	f000 f844 	bl	80044bc <RCCEx_PLLSAI1_Config>
 8004434:	4603      	mov	r3, r0
 8004436:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004438:	7cfb      	ldrb	r3, [r7, #19]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d014      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800443e:	7cfb      	ldrb	r3, [r7, #19]
 8004440:	74bb      	strb	r3, [r7, #18]
 8004442:	e011      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004448:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800444c:	d10c      	bne.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	3320      	adds	r3, #32
 8004452:	2102      	movs	r1, #2
 8004454:	4618      	mov	r0, r3
 8004456:	f000 f925 	bl	80046a4 <RCCEx_PLLSAI2_Config>
 800445a:	4603      	mov	r3, r0
 800445c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800445e:	7cfb      	ldrb	r3, [r7, #19]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004464:	7cfb      	ldrb	r3, [r7, #19]
 8004466:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d00a      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004474:	4b10      	ldr	r3, [pc, #64]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800447a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004482:	490d      	ldr	r1, [pc, #52]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004484:	4313      	orrs	r3, r2
 8004486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00b      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004496:	4b08      	ldr	r3, [pc, #32]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800449c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044a6:	4904      	ldr	r1, [pc, #16]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80044ae:	7cbb      	ldrb	r3, [r7, #18]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3718      	adds	r7, #24
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40021000 	.word	0x40021000

080044bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044c6:	2300      	movs	r3, #0
 80044c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044ca:	4b75      	ldr	r3, [pc, #468]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f003 0303 	and.w	r3, r3, #3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d018      	beq.n	8004508 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80044d6:	4b72      	ldr	r3, [pc, #456]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	f003 0203 	and.w	r2, r3, #3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d10d      	bne.n	8004502 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
       ||
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d009      	beq.n	8004502 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80044ee:	4b6c      	ldr	r3, [pc, #432]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	091b      	lsrs	r3, r3, #4
 80044f4:	f003 0307 	and.w	r3, r3, #7
 80044f8:	1c5a      	adds	r2, r3, #1
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
       ||
 80044fe:	429a      	cmp	r2, r3
 8004500:	d047      	beq.n	8004592 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	73fb      	strb	r3, [r7, #15]
 8004506:	e044      	b.n	8004592 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2b03      	cmp	r3, #3
 800450e:	d018      	beq.n	8004542 <RCCEx_PLLSAI1_Config+0x86>
 8004510:	2b03      	cmp	r3, #3
 8004512:	d825      	bhi.n	8004560 <RCCEx_PLLSAI1_Config+0xa4>
 8004514:	2b01      	cmp	r3, #1
 8004516:	d002      	beq.n	800451e <RCCEx_PLLSAI1_Config+0x62>
 8004518:	2b02      	cmp	r3, #2
 800451a:	d009      	beq.n	8004530 <RCCEx_PLLSAI1_Config+0x74>
 800451c:	e020      	b.n	8004560 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800451e:	4b60      	ldr	r3, [pc, #384]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d11d      	bne.n	8004566 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800452e:	e01a      	b.n	8004566 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004530:	4b5b      	ldr	r3, [pc, #364]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004538:	2b00      	cmp	r3, #0
 800453a:	d116      	bne.n	800456a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004540:	e013      	b.n	800456a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004542:	4b57      	ldr	r3, [pc, #348]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d10f      	bne.n	800456e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800454e:	4b54      	ldr	r3, [pc, #336]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d109      	bne.n	800456e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800455e:	e006      	b.n	800456e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	73fb      	strb	r3, [r7, #15]
      break;
 8004564:	e004      	b.n	8004570 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004566:	bf00      	nop
 8004568:	e002      	b.n	8004570 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800456a:	bf00      	nop
 800456c:	e000      	b.n	8004570 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800456e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004570:	7bfb      	ldrb	r3, [r7, #15]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10d      	bne.n	8004592 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004576:	4b4a      	ldr	r3, [pc, #296]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6819      	ldr	r1, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	3b01      	subs	r3, #1
 8004588:	011b      	lsls	r3, r3, #4
 800458a:	430b      	orrs	r3, r1
 800458c:	4944      	ldr	r1, [pc, #272]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800458e:	4313      	orrs	r3, r2
 8004590:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004592:	7bfb      	ldrb	r3, [r7, #15]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d17d      	bne.n	8004694 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004598:	4b41      	ldr	r3, [pc, #260]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a40      	ldr	r2, [pc, #256]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800459e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80045a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045a4:	f7fd fd28 	bl	8001ff8 <HAL_GetTick>
 80045a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045aa:	e009      	b.n	80045c0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045ac:	f7fd fd24 	bl	8001ff8 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d902      	bls.n	80045c0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	73fb      	strb	r3, [r7, #15]
        break;
 80045be:	e005      	b.n	80045cc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045c0:	4b37      	ldr	r3, [pc, #220]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1ef      	bne.n	80045ac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80045cc:	7bfb      	ldrb	r3, [r7, #15]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d160      	bne.n	8004694 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d111      	bne.n	80045fc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045d8:	4b31      	ldr	r3, [pc, #196]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80045e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	6892      	ldr	r2, [r2, #8]
 80045e8:	0211      	lsls	r1, r2, #8
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	68d2      	ldr	r2, [r2, #12]
 80045ee:	0912      	lsrs	r2, r2, #4
 80045f0:	0452      	lsls	r2, r2, #17
 80045f2:	430a      	orrs	r2, r1
 80045f4:	492a      	ldr	r1, [pc, #168]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	610b      	str	r3, [r1, #16]
 80045fa:	e027      	b.n	800464c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d112      	bne.n	8004628 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004602:	4b27      	ldr	r3, [pc, #156]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800460a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	6892      	ldr	r2, [r2, #8]
 8004612:	0211      	lsls	r1, r2, #8
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	6912      	ldr	r2, [r2, #16]
 8004618:	0852      	lsrs	r2, r2, #1
 800461a:	3a01      	subs	r2, #1
 800461c:	0552      	lsls	r2, r2, #21
 800461e:	430a      	orrs	r2, r1
 8004620:	491f      	ldr	r1, [pc, #124]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004622:	4313      	orrs	r3, r2
 8004624:	610b      	str	r3, [r1, #16]
 8004626:	e011      	b.n	800464c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004628:	4b1d      	ldr	r3, [pc, #116]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004630:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	6892      	ldr	r2, [r2, #8]
 8004638:	0211      	lsls	r1, r2, #8
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	6952      	ldr	r2, [r2, #20]
 800463e:	0852      	lsrs	r2, r2, #1
 8004640:	3a01      	subs	r2, #1
 8004642:	0652      	lsls	r2, r2, #25
 8004644:	430a      	orrs	r2, r1
 8004646:	4916      	ldr	r1, [pc, #88]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004648:	4313      	orrs	r3, r2
 800464a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800464c:	4b14      	ldr	r3, [pc, #80]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a13      	ldr	r2, [pc, #76]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004652:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004656:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004658:	f7fd fcce 	bl	8001ff8 <HAL_GetTick>
 800465c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800465e:	e009      	b.n	8004674 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004660:	f7fd fcca 	bl	8001ff8 <HAL_GetTick>
 8004664:	4602      	mov	r2, r0
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	2b02      	cmp	r3, #2
 800466c:	d902      	bls.n	8004674 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	73fb      	strb	r3, [r7, #15]
          break;
 8004672:	e005      	b.n	8004680 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004674:	4b0a      	ldr	r3, [pc, #40]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d0ef      	beq.n	8004660 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004680:	7bfb      	ldrb	r3, [r7, #15]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d106      	bne.n	8004694 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004686:	4b06      	ldr	r3, [pc, #24]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004688:	691a      	ldr	r2, [r3, #16]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	4904      	ldr	r1, [pc, #16]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004690:	4313      	orrs	r3, r2
 8004692:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004694:	7bfb      	ldrb	r3, [r7, #15]
}
 8004696:	4618      	mov	r0, r3
 8004698:	3710      	adds	r7, #16
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	40021000 	.word	0x40021000

080046a4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80046ae:	2300      	movs	r3, #0
 80046b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80046b2:	4b6a      	ldr	r3, [pc, #424]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	f003 0303 	and.w	r3, r3, #3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d018      	beq.n	80046f0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80046be:	4b67      	ldr	r3, [pc, #412]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	f003 0203 	and.w	r2, r3, #3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d10d      	bne.n	80046ea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
       ||
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d009      	beq.n	80046ea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80046d6:	4b61      	ldr	r3, [pc, #388]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	091b      	lsrs	r3, r3, #4
 80046dc:	f003 0307 	and.w	r3, r3, #7
 80046e0:	1c5a      	adds	r2, r3, #1
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	685b      	ldr	r3, [r3, #4]
       ||
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d047      	beq.n	800477a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	73fb      	strb	r3, [r7, #15]
 80046ee:	e044      	b.n	800477a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2b03      	cmp	r3, #3
 80046f6:	d018      	beq.n	800472a <RCCEx_PLLSAI2_Config+0x86>
 80046f8:	2b03      	cmp	r3, #3
 80046fa:	d825      	bhi.n	8004748 <RCCEx_PLLSAI2_Config+0xa4>
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d002      	beq.n	8004706 <RCCEx_PLLSAI2_Config+0x62>
 8004700:	2b02      	cmp	r3, #2
 8004702:	d009      	beq.n	8004718 <RCCEx_PLLSAI2_Config+0x74>
 8004704:	e020      	b.n	8004748 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004706:	4b55      	ldr	r3, [pc, #340]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0302 	and.w	r3, r3, #2
 800470e:	2b00      	cmp	r3, #0
 8004710:	d11d      	bne.n	800474e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004716:	e01a      	b.n	800474e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004718:	4b50      	ldr	r3, [pc, #320]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004720:	2b00      	cmp	r3, #0
 8004722:	d116      	bne.n	8004752 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004728:	e013      	b.n	8004752 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800472a:	4b4c      	ldr	r3, [pc, #304]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10f      	bne.n	8004756 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004736:	4b49      	ldr	r3, [pc, #292]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d109      	bne.n	8004756 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004746:	e006      	b.n	8004756 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	73fb      	strb	r3, [r7, #15]
      break;
 800474c:	e004      	b.n	8004758 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800474e:	bf00      	nop
 8004750:	e002      	b.n	8004758 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004752:	bf00      	nop
 8004754:	e000      	b.n	8004758 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004756:	bf00      	nop
    }

    if(status == HAL_OK)
 8004758:	7bfb      	ldrb	r3, [r7, #15]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10d      	bne.n	800477a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800475e:	4b3f      	ldr	r3, [pc, #252]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6819      	ldr	r1, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	3b01      	subs	r3, #1
 8004770:	011b      	lsls	r3, r3, #4
 8004772:	430b      	orrs	r3, r1
 8004774:	4939      	ldr	r1, [pc, #228]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004776:	4313      	orrs	r3, r2
 8004778:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800477a:	7bfb      	ldrb	r3, [r7, #15]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d167      	bne.n	8004850 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004780:	4b36      	ldr	r3, [pc, #216]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a35      	ldr	r2, [pc, #212]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004786:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800478a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800478c:	f7fd fc34 	bl	8001ff8 <HAL_GetTick>
 8004790:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004792:	e009      	b.n	80047a8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004794:	f7fd fc30 	bl	8001ff8 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d902      	bls.n	80047a8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	73fb      	strb	r3, [r7, #15]
        break;
 80047a6:	e005      	b.n	80047b4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047a8:	4b2c      	ldr	r3, [pc, #176]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1ef      	bne.n	8004794 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80047b4:	7bfb      	ldrb	r3, [r7, #15]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d14a      	bne.n	8004850 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d111      	bne.n	80047e4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047c0:	4b26      	ldr	r3, [pc, #152]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047c2:	695b      	ldr	r3, [r3, #20]
 80047c4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80047c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	6892      	ldr	r2, [r2, #8]
 80047d0:	0211      	lsls	r1, r2, #8
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	68d2      	ldr	r2, [r2, #12]
 80047d6:	0912      	lsrs	r2, r2, #4
 80047d8:	0452      	lsls	r2, r2, #17
 80047da:	430a      	orrs	r2, r1
 80047dc:	491f      	ldr	r1, [pc, #124]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	614b      	str	r3, [r1, #20]
 80047e2:	e011      	b.n	8004808 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047e4:	4b1d      	ldr	r3, [pc, #116]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80047ec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	6892      	ldr	r2, [r2, #8]
 80047f4:	0211      	lsls	r1, r2, #8
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6912      	ldr	r2, [r2, #16]
 80047fa:	0852      	lsrs	r2, r2, #1
 80047fc:	3a01      	subs	r2, #1
 80047fe:	0652      	lsls	r2, r2, #25
 8004800:	430a      	orrs	r2, r1
 8004802:	4916      	ldr	r1, [pc, #88]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004804:	4313      	orrs	r3, r2
 8004806:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004808:	4b14      	ldr	r3, [pc, #80]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a13      	ldr	r2, [pc, #76]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 800480e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004812:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004814:	f7fd fbf0 	bl	8001ff8 <HAL_GetTick>
 8004818:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800481a:	e009      	b.n	8004830 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800481c:	f7fd fbec 	bl	8001ff8 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d902      	bls.n	8004830 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	73fb      	strb	r3, [r7, #15]
          break;
 800482e:	e005      	b.n	800483c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004830:	4b0a      	ldr	r3, [pc, #40]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d0ef      	beq.n	800481c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800483c:	7bfb      	ldrb	r3, [r7, #15]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004842:	4b06      	ldr	r3, [pc, #24]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004844:	695a      	ldr	r2, [r3, #20]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	4904      	ldr	r1, [pc, #16]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 800484c:	4313      	orrs	r3, r2
 800484e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004850:	7bfb      	ldrb	r3, [r7, #15]
}
 8004852:	4618      	mov	r0, r3
 8004854:	3710      	adds	r7, #16
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	40021000 	.word	0x40021000

08004860 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d101      	bne.n	8004872 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e049      	b.n	8004906 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d106      	bne.n	800488c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7fd f954 	bl	8001b34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	3304      	adds	r3, #4
 800489c:	4619      	mov	r1, r3
 800489e:	4610      	mov	r0, r2
 80048a0:	f000 f968 	bl	8004b74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3708      	adds	r7, #8
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
	...

08004910 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800491e:	b2db      	uxtb	r3, r3
 8004920:	2b01      	cmp	r3, #1
 8004922:	d001      	beq.n	8004928 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e047      	b.n	80049b8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2202      	movs	r2, #2
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a23      	ldr	r2, [pc, #140]	@ (80049c4 <HAL_TIM_Base_Start+0xb4>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d01d      	beq.n	8004976 <HAL_TIM_Base_Start+0x66>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004942:	d018      	beq.n	8004976 <HAL_TIM_Base_Start+0x66>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a1f      	ldr	r2, [pc, #124]	@ (80049c8 <HAL_TIM_Base_Start+0xb8>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d013      	beq.n	8004976 <HAL_TIM_Base_Start+0x66>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a1e      	ldr	r2, [pc, #120]	@ (80049cc <HAL_TIM_Base_Start+0xbc>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d00e      	beq.n	8004976 <HAL_TIM_Base_Start+0x66>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a1c      	ldr	r2, [pc, #112]	@ (80049d0 <HAL_TIM_Base_Start+0xc0>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d009      	beq.n	8004976 <HAL_TIM_Base_Start+0x66>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a1b      	ldr	r2, [pc, #108]	@ (80049d4 <HAL_TIM_Base_Start+0xc4>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d004      	beq.n	8004976 <HAL_TIM_Base_Start+0x66>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a19      	ldr	r2, [pc, #100]	@ (80049d8 <HAL_TIM_Base_Start+0xc8>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d115      	bne.n	80049a2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	689a      	ldr	r2, [r3, #8]
 800497c:	4b17      	ldr	r3, [pc, #92]	@ (80049dc <HAL_TIM_Base_Start+0xcc>)
 800497e:	4013      	ands	r3, r2
 8004980:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2b06      	cmp	r3, #6
 8004986:	d015      	beq.n	80049b4 <HAL_TIM_Base_Start+0xa4>
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800498e:	d011      	beq.n	80049b4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0201 	orr.w	r2, r2, #1
 800499e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049a0:	e008      	b.n	80049b4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f042 0201 	orr.w	r2, r2, #1
 80049b0:	601a      	str	r2, [r3, #0]
 80049b2:	e000      	b.n	80049b6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3714      	adds	r7, #20
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr
 80049c4:	40012c00 	.word	0x40012c00
 80049c8:	40000400 	.word	0x40000400
 80049cc:	40000800 	.word	0x40000800
 80049d0:	40000c00 	.word	0x40000c00
 80049d4:	40013400 	.word	0x40013400
 80049d8:	40014000 	.word	0x40014000
 80049dc:	00010007 	.word	0x00010007

080049e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049ea:	2300      	movs	r3, #0
 80049ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d101      	bne.n	80049fc <HAL_TIM_ConfigClockSource+0x1c>
 80049f8:	2302      	movs	r3, #2
 80049fa:	e0b6      	b.n	8004b6a <HAL_TIM_ConfigClockSource+0x18a>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2202      	movs	r2, #2
 8004a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a1a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68ba      	ldr	r2, [r7, #8]
 8004a2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a38:	d03e      	beq.n	8004ab8 <HAL_TIM_ConfigClockSource+0xd8>
 8004a3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a3e:	f200 8087 	bhi.w	8004b50 <HAL_TIM_ConfigClockSource+0x170>
 8004a42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a46:	f000 8086 	beq.w	8004b56 <HAL_TIM_ConfigClockSource+0x176>
 8004a4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a4e:	d87f      	bhi.n	8004b50 <HAL_TIM_ConfigClockSource+0x170>
 8004a50:	2b70      	cmp	r3, #112	@ 0x70
 8004a52:	d01a      	beq.n	8004a8a <HAL_TIM_ConfigClockSource+0xaa>
 8004a54:	2b70      	cmp	r3, #112	@ 0x70
 8004a56:	d87b      	bhi.n	8004b50 <HAL_TIM_ConfigClockSource+0x170>
 8004a58:	2b60      	cmp	r3, #96	@ 0x60
 8004a5a:	d050      	beq.n	8004afe <HAL_TIM_ConfigClockSource+0x11e>
 8004a5c:	2b60      	cmp	r3, #96	@ 0x60
 8004a5e:	d877      	bhi.n	8004b50 <HAL_TIM_ConfigClockSource+0x170>
 8004a60:	2b50      	cmp	r3, #80	@ 0x50
 8004a62:	d03c      	beq.n	8004ade <HAL_TIM_ConfigClockSource+0xfe>
 8004a64:	2b50      	cmp	r3, #80	@ 0x50
 8004a66:	d873      	bhi.n	8004b50 <HAL_TIM_ConfigClockSource+0x170>
 8004a68:	2b40      	cmp	r3, #64	@ 0x40
 8004a6a:	d058      	beq.n	8004b1e <HAL_TIM_ConfigClockSource+0x13e>
 8004a6c:	2b40      	cmp	r3, #64	@ 0x40
 8004a6e:	d86f      	bhi.n	8004b50 <HAL_TIM_ConfigClockSource+0x170>
 8004a70:	2b30      	cmp	r3, #48	@ 0x30
 8004a72:	d064      	beq.n	8004b3e <HAL_TIM_ConfigClockSource+0x15e>
 8004a74:	2b30      	cmp	r3, #48	@ 0x30
 8004a76:	d86b      	bhi.n	8004b50 <HAL_TIM_ConfigClockSource+0x170>
 8004a78:	2b20      	cmp	r3, #32
 8004a7a:	d060      	beq.n	8004b3e <HAL_TIM_ConfigClockSource+0x15e>
 8004a7c:	2b20      	cmp	r3, #32
 8004a7e:	d867      	bhi.n	8004b50 <HAL_TIM_ConfigClockSource+0x170>
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d05c      	beq.n	8004b3e <HAL_TIM_ConfigClockSource+0x15e>
 8004a84:	2b10      	cmp	r3, #16
 8004a86:	d05a      	beq.n	8004b3e <HAL_TIM_ConfigClockSource+0x15e>
 8004a88:	e062      	b.n	8004b50 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a9a:	f000 f98b 	bl	8004db4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004aac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	609a      	str	r2, [r3, #8]
      break;
 8004ab6:	e04f      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ac8:	f000 f974 	bl	8004db4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	689a      	ldr	r2, [r3, #8]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ada:	609a      	str	r2, [r3, #8]
      break;
 8004adc:	e03c      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aea:	461a      	mov	r2, r3
 8004aec:	f000 f8e8 	bl	8004cc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	2150      	movs	r1, #80	@ 0x50
 8004af6:	4618      	mov	r0, r3
 8004af8:	f000 f941 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004afc:	e02c      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	f000 f907 	bl	8004d1e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2160      	movs	r1, #96	@ 0x60
 8004b16:	4618      	mov	r0, r3
 8004b18:	f000 f931 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004b1c:	e01c      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	f000 f8c8 	bl	8004cc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2140      	movs	r1, #64	@ 0x40
 8004b36:	4618      	mov	r0, r3
 8004b38:	f000 f921 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004b3c:	e00c      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4619      	mov	r1, r3
 8004b48:	4610      	mov	r0, r2
 8004b4a:	f000 f918 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004b4e:	e003      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	73fb      	strb	r3, [r7, #15]
      break;
 8004b54:	e000      	b.n	8004b58 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004b56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3710      	adds	r7, #16
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
	...

08004b74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a46      	ldr	r2, [pc, #280]	@ (8004ca0 <TIM_Base_SetConfig+0x12c>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d013      	beq.n	8004bb4 <TIM_Base_SetConfig+0x40>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b92:	d00f      	beq.n	8004bb4 <TIM_Base_SetConfig+0x40>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a43      	ldr	r2, [pc, #268]	@ (8004ca4 <TIM_Base_SetConfig+0x130>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d00b      	beq.n	8004bb4 <TIM_Base_SetConfig+0x40>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a42      	ldr	r2, [pc, #264]	@ (8004ca8 <TIM_Base_SetConfig+0x134>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d007      	beq.n	8004bb4 <TIM_Base_SetConfig+0x40>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a41      	ldr	r2, [pc, #260]	@ (8004cac <TIM_Base_SetConfig+0x138>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d003      	beq.n	8004bb4 <TIM_Base_SetConfig+0x40>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4a40      	ldr	r2, [pc, #256]	@ (8004cb0 <TIM_Base_SetConfig+0x13c>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d108      	bne.n	8004bc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	68fa      	ldr	r2, [r7, #12]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a35      	ldr	r2, [pc, #212]	@ (8004ca0 <TIM_Base_SetConfig+0x12c>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d01f      	beq.n	8004c0e <TIM_Base_SetConfig+0x9a>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bd4:	d01b      	beq.n	8004c0e <TIM_Base_SetConfig+0x9a>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a32      	ldr	r2, [pc, #200]	@ (8004ca4 <TIM_Base_SetConfig+0x130>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d017      	beq.n	8004c0e <TIM_Base_SetConfig+0x9a>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a31      	ldr	r2, [pc, #196]	@ (8004ca8 <TIM_Base_SetConfig+0x134>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d013      	beq.n	8004c0e <TIM_Base_SetConfig+0x9a>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a30      	ldr	r2, [pc, #192]	@ (8004cac <TIM_Base_SetConfig+0x138>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d00f      	beq.n	8004c0e <TIM_Base_SetConfig+0x9a>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a2f      	ldr	r2, [pc, #188]	@ (8004cb0 <TIM_Base_SetConfig+0x13c>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d00b      	beq.n	8004c0e <TIM_Base_SetConfig+0x9a>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a2e      	ldr	r2, [pc, #184]	@ (8004cb4 <TIM_Base_SetConfig+0x140>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d007      	beq.n	8004c0e <TIM_Base_SetConfig+0x9a>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a2d      	ldr	r2, [pc, #180]	@ (8004cb8 <TIM_Base_SetConfig+0x144>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d003      	beq.n	8004c0e <TIM_Base_SetConfig+0x9a>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a2c      	ldr	r2, [pc, #176]	@ (8004cbc <TIM_Base_SetConfig+0x148>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d108      	bne.n	8004c20 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	695b      	ldr	r3, [r3, #20]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	689a      	ldr	r2, [r3, #8]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a16      	ldr	r2, [pc, #88]	@ (8004ca0 <TIM_Base_SetConfig+0x12c>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d00f      	beq.n	8004c6c <TIM_Base_SetConfig+0xf8>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	4a18      	ldr	r2, [pc, #96]	@ (8004cb0 <TIM_Base_SetConfig+0x13c>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d00b      	beq.n	8004c6c <TIM_Base_SetConfig+0xf8>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a17      	ldr	r2, [pc, #92]	@ (8004cb4 <TIM_Base_SetConfig+0x140>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d007      	beq.n	8004c6c <TIM_Base_SetConfig+0xf8>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a16      	ldr	r2, [pc, #88]	@ (8004cb8 <TIM_Base_SetConfig+0x144>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d003      	beq.n	8004c6c <TIM_Base_SetConfig+0xf8>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a15      	ldr	r2, [pc, #84]	@ (8004cbc <TIM_Base_SetConfig+0x148>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d103      	bne.n	8004c74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	691a      	ldr	r2, [r3, #16]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d105      	bne.n	8004c92 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	691b      	ldr	r3, [r3, #16]
 8004c8a:	f023 0201 	bic.w	r2, r3, #1
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	611a      	str	r2, [r3, #16]
  }
}
 8004c92:	bf00      	nop
 8004c94:	3714      	adds	r7, #20
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	40012c00 	.word	0x40012c00
 8004ca4:	40000400 	.word	0x40000400
 8004ca8:	40000800 	.word	0x40000800
 8004cac:	40000c00 	.word	0x40000c00
 8004cb0:	40013400 	.word	0x40013400
 8004cb4:	40014000 	.word	0x40014000
 8004cb8:	40014400 	.word	0x40014400
 8004cbc:	40014800 	.word	0x40014800

08004cc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b087      	sub	sp, #28
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6a1b      	ldr	r3, [r3, #32]
 8004cd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
 8004cd6:	f023 0201 	bic.w	r2, r3, #1
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	011b      	lsls	r3, r3, #4
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f023 030a 	bic.w	r3, r3, #10
 8004cfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	621a      	str	r2, [r3, #32]
}
 8004d12:	bf00      	nop
 8004d14:	371c      	adds	r7, #28
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr

08004d1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	b087      	sub	sp, #28
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	60f8      	str	r0, [r7, #12]
 8004d26:	60b9      	str	r1, [r7, #8]
 8004d28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6a1b      	ldr	r3, [r3, #32]
 8004d34:	f023 0210 	bic.w	r2, r3, #16
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	031b      	lsls	r3, r3, #12
 8004d4e:	693a      	ldr	r2, [r7, #16]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d5a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	011b      	lsls	r3, r3, #4
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	693a      	ldr	r2, [r7, #16]
 8004d6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	621a      	str	r2, [r3, #32]
}
 8004d72:	bf00      	nop
 8004d74:	371c      	adds	r7, #28
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr

08004d7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b085      	sub	sp, #20
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
 8004d86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	f043 0307 	orr.w	r3, r3, #7
 8004da0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	609a      	str	r2, [r3, #8]
}
 8004da8:	bf00      	nop
 8004daa:	3714      	adds	r7, #20
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b087      	sub	sp, #28
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
 8004dc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004dce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	021a      	lsls	r2, r3, #8
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	697a      	ldr	r2, [r7, #20]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	697a      	ldr	r2, [r7, #20]
 8004de6:	609a      	str	r2, [r3, #8]
}
 8004de8:	bf00      	nop
 8004dea:	371c      	adds	r7, #28
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b085      	sub	sp, #20
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d101      	bne.n	8004e0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e08:	2302      	movs	r3, #2
 8004e0a:	e068      	b.n	8004ede <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2202      	movs	r2, #2
 8004e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a2e      	ldr	r2, [pc, #184]	@ (8004eec <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d004      	beq.n	8004e40 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a2d      	ldr	r2, [pc, #180]	@ (8004ef0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d108      	bne.n	8004e52 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004e46:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e58:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	68fa      	ldr	r2, [r7, #12]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a1e      	ldr	r2, [pc, #120]	@ (8004eec <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d01d      	beq.n	8004eb2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e7e:	d018      	beq.n	8004eb2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a1b      	ldr	r2, [pc, #108]	@ (8004ef4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d013      	beq.n	8004eb2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a1a      	ldr	r2, [pc, #104]	@ (8004ef8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d00e      	beq.n	8004eb2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a18      	ldr	r2, [pc, #96]	@ (8004efc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d009      	beq.n	8004eb2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a13      	ldr	r2, [pc, #76]	@ (8004ef0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d004      	beq.n	8004eb2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a14      	ldr	r2, [pc, #80]	@ (8004f00 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d10c      	bne.n	8004ecc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004eb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	68ba      	ldr	r2, [r7, #8]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68ba      	ldr	r2, [r7, #8]
 8004eca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3714      	adds	r7, #20
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	40012c00 	.word	0x40012c00
 8004ef0:	40013400 	.word	0x40013400
 8004ef4:	40000400 	.word	0x40000400
 8004ef8:	40000800 	.word	0x40000800
 8004efc:	40000c00 	.word	0x40000c00
 8004f00:	40014000 	.word	0x40014000

08004f04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d101      	bne.n	8004f16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e040      	b.n	8004f98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d106      	bne.n	8004f2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f7fc fe24 	bl	8001b74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2224      	movs	r2, #36	@ 0x24
 8004f30:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0201 	bic.w	r2, r2, #1
 8004f40:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d002      	beq.n	8004f50 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 fb6a 	bl	8005624 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 f8af 	bl	80050b4 <UART_SetConfig>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d101      	bne.n	8004f60 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e01b      	b.n	8004f98 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	685a      	ldr	r2, [r3, #4]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	689a      	ldr	r2, [r3, #8]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f042 0201 	orr.w	r2, r2, #1
 8004f8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f000 fbe9 	bl	8005768 <UART_CheckIdleState>
 8004f96:	4603      	mov	r3, r0
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3708      	adds	r7, #8
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b08a      	sub	sp, #40	@ 0x28
 8004fa4:	af02      	add	r7, sp, #8
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	603b      	str	r3, [r7, #0]
 8004fac:	4613      	mov	r3, r2
 8004fae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fb4:	2b20      	cmp	r3, #32
 8004fb6:	d177      	bne.n	80050a8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d002      	beq.n	8004fc4 <HAL_UART_Transmit+0x24>
 8004fbe:	88fb      	ldrh	r3, [r7, #6]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d101      	bne.n	8004fc8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e070      	b.n	80050aa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2221      	movs	r2, #33	@ 0x21
 8004fd4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fd6:	f7fd f80f 	bl	8001ff8 <HAL_GetTick>
 8004fda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	88fa      	ldrh	r2, [r7, #6]
 8004fe0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	88fa      	ldrh	r2, [r7, #6]
 8004fe8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ff4:	d108      	bne.n	8005008 <HAL_UART_Transmit+0x68>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	691b      	ldr	r3, [r3, #16]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d104      	bne.n	8005008 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004ffe:	2300      	movs	r3, #0
 8005000:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	61bb      	str	r3, [r7, #24]
 8005006:	e003      	b.n	8005010 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800500c:	2300      	movs	r3, #0
 800500e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005010:	e02f      	b.n	8005072 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	9300      	str	r3, [sp, #0]
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	2200      	movs	r2, #0
 800501a:	2180      	movs	r1, #128	@ 0x80
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f000 fc4b 	bl	80058b8 <UART_WaitOnFlagUntilTimeout>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d004      	beq.n	8005032 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2220      	movs	r2, #32
 800502c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e03b      	b.n	80050aa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d10b      	bne.n	8005050 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	881a      	ldrh	r2, [r3, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005044:	b292      	uxth	r2, r2
 8005046:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	3302      	adds	r3, #2
 800504c:	61bb      	str	r3, [r7, #24]
 800504e:	e007      	b.n	8005060 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	781a      	ldrb	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	3301      	adds	r3, #1
 800505e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005066:	b29b      	uxth	r3, r3
 8005068:	3b01      	subs	r3, #1
 800506a:	b29a      	uxth	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005078:	b29b      	uxth	r3, r3
 800507a:	2b00      	cmp	r3, #0
 800507c:	d1c9      	bne.n	8005012 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	2200      	movs	r2, #0
 8005086:	2140      	movs	r1, #64	@ 0x40
 8005088:	68f8      	ldr	r0, [r7, #12]
 800508a:	f000 fc15 	bl	80058b8 <UART_WaitOnFlagUntilTimeout>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d004      	beq.n	800509e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2220      	movs	r2, #32
 8005098:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e005      	b.n	80050aa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2220      	movs	r2, #32
 80050a2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80050a4:	2300      	movs	r3, #0
 80050a6:	e000      	b.n	80050aa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80050a8:	2302      	movs	r3, #2
  }
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3720      	adds	r7, #32
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
	...

080050b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050b8:	b08a      	sub	sp, #40	@ 0x28
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050be:	2300      	movs	r3, #0
 80050c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	689a      	ldr	r2, [r3, #8]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	431a      	orrs	r2, r3
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	695b      	ldr	r3, [r3, #20]
 80050d2:	431a      	orrs	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	69db      	ldr	r3, [r3, #28]
 80050d8:	4313      	orrs	r3, r2
 80050da:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	4ba4      	ldr	r3, [pc, #656]	@ (8005374 <UART_SetConfig+0x2c0>)
 80050e4:	4013      	ands	r3, r2
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	6812      	ldr	r2, [r2, #0]
 80050ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80050ec:	430b      	orrs	r3, r1
 80050ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	68da      	ldr	r2, [r3, #12]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	430a      	orrs	r2, r1
 8005104:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	699b      	ldr	r3, [r3, #24]
 800510a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a99      	ldr	r2, [pc, #612]	@ (8005378 <UART_SetConfig+0x2c4>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d004      	beq.n	8005120 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800511c:	4313      	orrs	r3, r2
 800511e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005130:	430a      	orrs	r2, r1
 8005132:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a90      	ldr	r2, [pc, #576]	@ (800537c <UART_SetConfig+0x2c8>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d126      	bne.n	800518c <UART_SetConfig+0xd8>
 800513e:	4b90      	ldr	r3, [pc, #576]	@ (8005380 <UART_SetConfig+0x2cc>)
 8005140:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005144:	f003 0303 	and.w	r3, r3, #3
 8005148:	2b03      	cmp	r3, #3
 800514a:	d81b      	bhi.n	8005184 <UART_SetConfig+0xd0>
 800514c:	a201      	add	r2, pc, #4	@ (adr r2, 8005154 <UART_SetConfig+0xa0>)
 800514e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005152:	bf00      	nop
 8005154:	08005165 	.word	0x08005165
 8005158:	08005175 	.word	0x08005175
 800515c:	0800516d 	.word	0x0800516d
 8005160:	0800517d 	.word	0x0800517d
 8005164:	2301      	movs	r3, #1
 8005166:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800516a:	e116      	b.n	800539a <UART_SetConfig+0x2e6>
 800516c:	2302      	movs	r3, #2
 800516e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005172:	e112      	b.n	800539a <UART_SetConfig+0x2e6>
 8005174:	2304      	movs	r3, #4
 8005176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800517a:	e10e      	b.n	800539a <UART_SetConfig+0x2e6>
 800517c:	2308      	movs	r3, #8
 800517e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005182:	e10a      	b.n	800539a <UART_SetConfig+0x2e6>
 8005184:	2310      	movs	r3, #16
 8005186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800518a:	e106      	b.n	800539a <UART_SetConfig+0x2e6>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a7c      	ldr	r2, [pc, #496]	@ (8005384 <UART_SetConfig+0x2d0>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d138      	bne.n	8005208 <UART_SetConfig+0x154>
 8005196:	4b7a      	ldr	r3, [pc, #488]	@ (8005380 <UART_SetConfig+0x2cc>)
 8005198:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800519c:	f003 030c 	and.w	r3, r3, #12
 80051a0:	2b0c      	cmp	r3, #12
 80051a2:	d82d      	bhi.n	8005200 <UART_SetConfig+0x14c>
 80051a4:	a201      	add	r2, pc, #4	@ (adr r2, 80051ac <UART_SetConfig+0xf8>)
 80051a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051aa:	bf00      	nop
 80051ac:	080051e1 	.word	0x080051e1
 80051b0:	08005201 	.word	0x08005201
 80051b4:	08005201 	.word	0x08005201
 80051b8:	08005201 	.word	0x08005201
 80051bc:	080051f1 	.word	0x080051f1
 80051c0:	08005201 	.word	0x08005201
 80051c4:	08005201 	.word	0x08005201
 80051c8:	08005201 	.word	0x08005201
 80051cc:	080051e9 	.word	0x080051e9
 80051d0:	08005201 	.word	0x08005201
 80051d4:	08005201 	.word	0x08005201
 80051d8:	08005201 	.word	0x08005201
 80051dc:	080051f9 	.word	0x080051f9
 80051e0:	2300      	movs	r3, #0
 80051e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051e6:	e0d8      	b.n	800539a <UART_SetConfig+0x2e6>
 80051e8:	2302      	movs	r3, #2
 80051ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ee:	e0d4      	b.n	800539a <UART_SetConfig+0x2e6>
 80051f0:	2304      	movs	r3, #4
 80051f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051f6:	e0d0      	b.n	800539a <UART_SetConfig+0x2e6>
 80051f8:	2308      	movs	r3, #8
 80051fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051fe:	e0cc      	b.n	800539a <UART_SetConfig+0x2e6>
 8005200:	2310      	movs	r3, #16
 8005202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005206:	e0c8      	b.n	800539a <UART_SetConfig+0x2e6>
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a5e      	ldr	r2, [pc, #376]	@ (8005388 <UART_SetConfig+0x2d4>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d125      	bne.n	800525e <UART_SetConfig+0x1aa>
 8005212:	4b5b      	ldr	r3, [pc, #364]	@ (8005380 <UART_SetConfig+0x2cc>)
 8005214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005218:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800521c:	2b30      	cmp	r3, #48	@ 0x30
 800521e:	d016      	beq.n	800524e <UART_SetConfig+0x19a>
 8005220:	2b30      	cmp	r3, #48	@ 0x30
 8005222:	d818      	bhi.n	8005256 <UART_SetConfig+0x1a2>
 8005224:	2b20      	cmp	r3, #32
 8005226:	d00a      	beq.n	800523e <UART_SetConfig+0x18a>
 8005228:	2b20      	cmp	r3, #32
 800522a:	d814      	bhi.n	8005256 <UART_SetConfig+0x1a2>
 800522c:	2b00      	cmp	r3, #0
 800522e:	d002      	beq.n	8005236 <UART_SetConfig+0x182>
 8005230:	2b10      	cmp	r3, #16
 8005232:	d008      	beq.n	8005246 <UART_SetConfig+0x192>
 8005234:	e00f      	b.n	8005256 <UART_SetConfig+0x1a2>
 8005236:	2300      	movs	r3, #0
 8005238:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800523c:	e0ad      	b.n	800539a <UART_SetConfig+0x2e6>
 800523e:	2302      	movs	r3, #2
 8005240:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005244:	e0a9      	b.n	800539a <UART_SetConfig+0x2e6>
 8005246:	2304      	movs	r3, #4
 8005248:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800524c:	e0a5      	b.n	800539a <UART_SetConfig+0x2e6>
 800524e:	2308      	movs	r3, #8
 8005250:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005254:	e0a1      	b.n	800539a <UART_SetConfig+0x2e6>
 8005256:	2310      	movs	r3, #16
 8005258:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800525c:	e09d      	b.n	800539a <UART_SetConfig+0x2e6>
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a4a      	ldr	r2, [pc, #296]	@ (800538c <UART_SetConfig+0x2d8>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d125      	bne.n	80052b4 <UART_SetConfig+0x200>
 8005268:	4b45      	ldr	r3, [pc, #276]	@ (8005380 <UART_SetConfig+0x2cc>)
 800526a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800526e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005272:	2bc0      	cmp	r3, #192	@ 0xc0
 8005274:	d016      	beq.n	80052a4 <UART_SetConfig+0x1f0>
 8005276:	2bc0      	cmp	r3, #192	@ 0xc0
 8005278:	d818      	bhi.n	80052ac <UART_SetConfig+0x1f8>
 800527a:	2b80      	cmp	r3, #128	@ 0x80
 800527c:	d00a      	beq.n	8005294 <UART_SetConfig+0x1e0>
 800527e:	2b80      	cmp	r3, #128	@ 0x80
 8005280:	d814      	bhi.n	80052ac <UART_SetConfig+0x1f8>
 8005282:	2b00      	cmp	r3, #0
 8005284:	d002      	beq.n	800528c <UART_SetConfig+0x1d8>
 8005286:	2b40      	cmp	r3, #64	@ 0x40
 8005288:	d008      	beq.n	800529c <UART_SetConfig+0x1e8>
 800528a:	e00f      	b.n	80052ac <UART_SetConfig+0x1f8>
 800528c:	2300      	movs	r3, #0
 800528e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005292:	e082      	b.n	800539a <UART_SetConfig+0x2e6>
 8005294:	2302      	movs	r3, #2
 8005296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800529a:	e07e      	b.n	800539a <UART_SetConfig+0x2e6>
 800529c:	2304      	movs	r3, #4
 800529e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052a2:	e07a      	b.n	800539a <UART_SetConfig+0x2e6>
 80052a4:	2308      	movs	r3, #8
 80052a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052aa:	e076      	b.n	800539a <UART_SetConfig+0x2e6>
 80052ac:	2310      	movs	r3, #16
 80052ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052b2:	e072      	b.n	800539a <UART_SetConfig+0x2e6>
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a35      	ldr	r2, [pc, #212]	@ (8005390 <UART_SetConfig+0x2dc>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d12a      	bne.n	8005314 <UART_SetConfig+0x260>
 80052be:	4b30      	ldr	r3, [pc, #192]	@ (8005380 <UART_SetConfig+0x2cc>)
 80052c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052cc:	d01a      	beq.n	8005304 <UART_SetConfig+0x250>
 80052ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052d2:	d81b      	bhi.n	800530c <UART_SetConfig+0x258>
 80052d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052d8:	d00c      	beq.n	80052f4 <UART_SetConfig+0x240>
 80052da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052de:	d815      	bhi.n	800530c <UART_SetConfig+0x258>
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d003      	beq.n	80052ec <UART_SetConfig+0x238>
 80052e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052e8:	d008      	beq.n	80052fc <UART_SetConfig+0x248>
 80052ea:	e00f      	b.n	800530c <UART_SetConfig+0x258>
 80052ec:	2300      	movs	r3, #0
 80052ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052f2:	e052      	b.n	800539a <UART_SetConfig+0x2e6>
 80052f4:	2302      	movs	r3, #2
 80052f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052fa:	e04e      	b.n	800539a <UART_SetConfig+0x2e6>
 80052fc:	2304      	movs	r3, #4
 80052fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005302:	e04a      	b.n	800539a <UART_SetConfig+0x2e6>
 8005304:	2308      	movs	r3, #8
 8005306:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800530a:	e046      	b.n	800539a <UART_SetConfig+0x2e6>
 800530c:	2310      	movs	r3, #16
 800530e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005312:	e042      	b.n	800539a <UART_SetConfig+0x2e6>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a17      	ldr	r2, [pc, #92]	@ (8005378 <UART_SetConfig+0x2c4>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d13a      	bne.n	8005394 <UART_SetConfig+0x2e0>
 800531e:	4b18      	ldr	r3, [pc, #96]	@ (8005380 <UART_SetConfig+0x2cc>)
 8005320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005324:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005328:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800532c:	d01a      	beq.n	8005364 <UART_SetConfig+0x2b0>
 800532e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005332:	d81b      	bhi.n	800536c <UART_SetConfig+0x2b8>
 8005334:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005338:	d00c      	beq.n	8005354 <UART_SetConfig+0x2a0>
 800533a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800533e:	d815      	bhi.n	800536c <UART_SetConfig+0x2b8>
 8005340:	2b00      	cmp	r3, #0
 8005342:	d003      	beq.n	800534c <UART_SetConfig+0x298>
 8005344:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005348:	d008      	beq.n	800535c <UART_SetConfig+0x2a8>
 800534a:	e00f      	b.n	800536c <UART_SetConfig+0x2b8>
 800534c:	2300      	movs	r3, #0
 800534e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005352:	e022      	b.n	800539a <UART_SetConfig+0x2e6>
 8005354:	2302      	movs	r3, #2
 8005356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800535a:	e01e      	b.n	800539a <UART_SetConfig+0x2e6>
 800535c:	2304      	movs	r3, #4
 800535e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005362:	e01a      	b.n	800539a <UART_SetConfig+0x2e6>
 8005364:	2308      	movs	r3, #8
 8005366:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800536a:	e016      	b.n	800539a <UART_SetConfig+0x2e6>
 800536c:	2310      	movs	r3, #16
 800536e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005372:	e012      	b.n	800539a <UART_SetConfig+0x2e6>
 8005374:	efff69f3 	.word	0xefff69f3
 8005378:	40008000 	.word	0x40008000
 800537c:	40013800 	.word	0x40013800
 8005380:	40021000 	.word	0x40021000
 8005384:	40004400 	.word	0x40004400
 8005388:	40004800 	.word	0x40004800
 800538c:	40004c00 	.word	0x40004c00
 8005390:	40005000 	.word	0x40005000
 8005394:	2310      	movs	r3, #16
 8005396:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a9f      	ldr	r2, [pc, #636]	@ (800561c <UART_SetConfig+0x568>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d17a      	bne.n	800549a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80053a4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053a8:	2b08      	cmp	r3, #8
 80053aa:	d824      	bhi.n	80053f6 <UART_SetConfig+0x342>
 80053ac:	a201      	add	r2, pc, #4	@ (adr r2, 80053b4 <UART_SetConfig+0x300>)
 80053ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b2:	bf00      	nop
 80053b4:	080053d9 	.word	0x080053d9
 80053b8:	080053f7 	.word	0x080053f7
 80053bc:	080053e1 	.word	0x080053e1
 80053c0:	080053f7 	.word	0x080053f7
 80053c4:	080053e7 	.word	0x080053e7
 80053c8:	080053f7 	.word	0x080053f7
 80053cc:	080053f7 	.word	0x080053f7
 80053d0:	080053f7 	.word	0x080053f7
 80053d4:	080053ef 	.word	0x080053ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053d8:	f7fe fcfa 	bl	8003dd0 <HAL_RCC_GetPCLK1Freq>
 80053dc:	61f8      	str	r0, [r7, #28]
        break;
 80053de:	e010      	b.n	8005402 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053e0:	4b8f      	ldr	r3, [pc, #572]	@ (8005620 <UART_SetConfig+0x56c>)
 80053e2:	61fb      	str	r3, [r7, #28]
        break;
 80053e4:	e00d      	b.n	8005402 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053e6:	f7fe fc5b 	bl	8003ca0 <HAL_RCC_GetSysClockFreq>
 80053ea:	61f8      	str	r0, [r7, #28]
        break;
 80053ec:	e009      	b.n	8005402 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053f2:	61fb      	str	r3, [r7, #28]
        break;
 80053f4:	e005      	b.n	8005402 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80053f6:	2300      	movs	r3, #0
 80053f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005400:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005402:	69fb      	ldr	r3, [r7, #28]
 8005404:	2b00      	cmp	r3, #0
 8005406:	f000 80fb 	beq.w	8005600 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	685a      	ldr	r2, [r3, #4]
 800540e:	4613      	mov	r3, r2
 8005410:	005b      	lsls	r3, r3, #1
 8005412:	4413      	add	r3, r2
 8005414:	69fa      	ldr	r2, [r7, #28]
 8005416:	429a      	cmp	r2, r3
 8005418:	d305      	bcc.n	8005426 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005420:	69fa      	ldr	r2, [r7, #28]
 8005422:	429a      	cmp	r2, r3
 8005424:	d903      	bls.n	800542e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800542c:	e0e8      	b.n	8005600 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	2200      	movs	r2, #0
 8005432:	461c      	mov	r4, r3
 8005434:	4615      	mov	r5, r2
 8005436:	f04f 0200 	mov.w	r2, #0
 800543a:	f04f 0300 	mov.w	r3, #0
 800543e:	022b      	lsls	r3, r5, #8
 8005440:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005444:	0222      	lsls	r2, r4, #8
 8005446:	68f9      	ldr	r1, [r7, #12]
 8005448:	6849      	ldr	r1, [r1, #4]
 800544a:	0849      	lsrs	r1, r1, #1
 800544c:	2000      	movs	r0, #0
 800544e:	4688      	mov	r8, r1
 8005450:	4681      	mov	r9, r0
 8005452:	eb12 0a08 	adds.w	sl, r2, r8
 8005456:	eb43 0b09 	adc.w	fp, r3, r9
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	603b      	str	r3, [r7, #0]
 8005462:	607a      	str	r2, [r7, #4]
 8005464:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005468:	4650      	mov	r0, sl
 800546a:	4659      	mov	r1, fp
 800546c:	f7fb fc0c 	bl	8000c88 <__aeabi_uldivmod>
 8005470:	4602      	mov	r2, r0
 8005472:	460b      	mov	r3, r1
 8005474:	4613      	mov	r3, r2
 8005476:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800547e:	d308      	bcc.n	8005492 <UART_SetConfig+0x3de>
 8005480:	69bb      	ldr	r3, [r7, #24]
 8005482:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005486:	d204      	bcs.n	8005492 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	69ba      	ldr	r2, [r7, #24]
 800548e:	60da      	str	r2, [r3, #12]
 8005490:	e0b6      	b.n	8005600 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005498:	e0b2      	b.n	8005600 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054a2:	d15e      	bne.n	8005562 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80054a4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80054a8:	2b08      	cmp	r3, #8
 80054aa:	d828      	bhi.n	80054fe <UART_SetConfig+0x44a>
 80054ac:	a201      	add	r2, pc, #4	@ (adr r2, 80054b4 <UART_SetConfig+0x400>)
 80054ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b2:	bf00      	nop
 80054b4:	080054d9 	.word	0x080054d9
 80054b8:	080054e1 	.word	0x080054e1
 80054bc:	080054e9 	.word	0x080054e9
 80054c0:	080054ff 	.word	0x080054ff
 80054c4:	080054ef 	.word	0x080054ef
 80054c8:	080054ff 	.word	0x080054ff
 80054cc:	080054ff 	.word	0x080054ff
 80054d0:	080054ff 	.word	0x080054ff
 80054d4:	080054f7 	.word	0x080054f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054d8:	f7fe fc7a 	bl	8003dd0 <HAL_RCC_GetPCLK1Freq>
 80054dc:	61f8      	str	r0, [r7, #28]
        break;
 80054de:	e014      	b.n	800550a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054e0:	f7fe fc8c 	bl	8003dfc <HAL_RCC_GetPCLK2Freq>
 80054e4:	61f8      	str	r0, [r7, #28]
        break;
 80054e6:	e010      	b.n	800550a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054e8:	4b4d      	ldr	r3, [pc, #308]	@ (8005620 <UART_SetConfig+0x56c>)
 80054ea:	61fb      	str	r3, [r7, #28]
        break;
 80054ec:	e00d      	b.n	800550a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054ee:	f7fe fbd7 	bl	8003ca0 <HAL_RCC_GetSysClockFreq>
 80054f2:	61f8      	str	r0, [r7, #28]
        break;
 80054f4:	e009      	b.n	800550a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054fa:	61fb      	str	r3, [r7, #28]
        break;
 80054fc:	e005      	b.n	800550a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80054fe:	2300      	movs	r3, #0
 8005500:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005508:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800550a:	69fb      	ldr	r3, [r7, #28]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d077      	beq.n	8005600 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	005a      	lsls	r2, r3, #1
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	085b      	lsrs	r3, r3, #1
 800551a:	441a      	add	r2, r3
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	fbb2 f3f3 	udiv	r3, r2, r3
 8005524:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	2b0f      	cmp	r3, #15
 800552a:	d916      	bls.n	800555a <UART_SetConfig+0x4a6>
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005532:	d212      	bcs.n	800555a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	b29b      	uxth	r3, r3
 8005538:	f023 030f 	bic.w	r3, r3, #15
 800553c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	085b      	lsrs	r3, r3, #1
 8005542:	b29b      	uxth	r3, r3
 8005544:	f003 0307 	and.w	r3, r3, #7
 8005548:	b29a      	uxth	r2, r3
 800554a:	8afb      	ldrh	r3, [r7, #22]
 800554c:	4313      	orrs	r3, r2
 800554e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	8afa      	ldrh	r2, [r7, #22]
 8005556:	60da      	str	r2, [r3, #12]
 8005558:	e052      	b.n	8005600 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005560:	e04e      	b.n	8005600 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005562:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005566:	2b08      	cmp	r3, #8
 8005568:	d827      	bhi.n	80055ba <UART_SetConfig+0x506>
 800556a:	a201      	add	r2, pc, #4	@ (adr r2, 8005570 <UART_SetConfig+0x4bc>)
 800556c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005570:	08005595 	.word	0x08005595
 8005574:	0800559d 	.word	0x0800559d
 8005578:	080055a5 	.word	0x080055a5
 800557c:	080055bb 	.word	0x080055bb
 8005580:	080055ab 	.word	0x080055ab
 8005584:	080055bb 	.word	0x080055bb
 8005588:	080055bb 	.word	0x080055bb
 800558c:	080055bb 	.word	0x080055bb
 8005590:	080055b3 	.word	0x080055b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005594:	f7fe fc1c 	bl	8003dd0 <HAL_RCC_GetPCLK1Freq>
 8005598:	61f8      	str	r0, [r7, #28]
        break;
 800559a:	e014      	b.n	80055c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800559c:	f7fe fc2e 	bl	8003dfc <HAL_RCC_GetPCLK2Freq>
 80055a0:	61f8      	str	r0, [r7, #28]
        break;
 80055a2:	e010      	b.n	80055c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055a4:	4b1e      	ldr	r3, [pc, #120]	@ (8005620 <UART_SetConfig+0x56c>)
 80055a6:	61fb      	str	r3, [r7, #28]
        break;
 80055a8:	e00d      	b.n	80055c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055aa:	f7fe fb79 	bl	8003ca0 <HAL_RCC_GetSysClockFreq>
 80055ae:	61f8      	str	r0, [r7, #28]
        break;
 80055b0:	e009      	b.n	80055c6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055b6:	61fb      	str	r3, [r7, #28]
        break;
 80055b8:	e005      	b.n	80055c6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80055ba:	2300      	movs	r3, #0
 80055bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80055c4:	bf00      	nop
    }

    if (pclk != 0U)
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d019      	beq.n	8005600 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	085a      	lsrs	r2, r3, #1
 80055d2:	69fb      	ldr	r3, [r7, #28]
 80055d4:	441a      	add	r2, r3
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	fbb2 f3f3 	udiv	r3, r2, r3
 80055de:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055e0:	69bb      	ldr	r3, [r7, #24]
 80055e2:	2b0f      	cmp	r3, #15
 80055e4:	d909      	bls.n	80055fa <UART_SetConfig+0x546>
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055ec:	d205      	bcs.n	80055fa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	b29a      	uxth	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	60da      	str	r2, [r3, #12]
 80055f8:	e002      	b.n	8005600 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2200      	movs	r2, #0
 8005604:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800560c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005610:	4618      	mov	r0, r3
 8005612:	3728      	adds	r7, #40	@ 0x28
 8005614:	46bd      	mov	sp, r7
 8005616:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800561a:	bf00      	nop
 800561c:	40008000 	.word	0x40008000
 8005620:	00f42400 	.word	0x00f42400

08005624 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005630:	f003 0308 	and.w	r3, r3, #8
 8005634:	2b00      	cmp	r3, #0
 8005636:	d00a      	beq.n	800564e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	430a      	orrs	r2, r1
 800564c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00a      	beq.n	8005670 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	430a      	orrs	r2, r1
 800566e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005674:	f003 0302 	and.w	r3, r3, #2
 8005678:	2b00      	cmp	r3, #0
 800567a:	d00a      	beq.n	8005692 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	430a      	orrs	r2, r1
 8005690:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005696:	f003 0304 	and.w	r3, r3, #4
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00a      	beq.n	80056b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	430a      	orrs	r2, r1
 80056b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b8:	f003 0310 	and.w	r3, r3, #16
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00a      	beq.n	80056d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	430a      	orrs	r2, r1
 80056d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056da:	f003 0320 	and.w	r3, r3, #32
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00a      	beq.n	80056f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	430a      	orrs	r2, r1
 80056f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005700:	2b00      	cmp	r3, #0
 8005702:	d01a      	beq.n	800573a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	430a      	orrs	r2, r1
 8005718:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005722:	d10a      	bne.n	800573a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	430a      	orrs	r2, r1
 8005738:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00a      	beq.n	800575c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	430a      	orrs	r2, r1
 800575a:	605a      	str	r2, [r3, #4]
  }
}
 800575c:	bf00      	nop
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b098      	sub	sp, #96	@ 0x60
 800576c:	af02      	add	r7, sp, #8
 800576e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005778:	f7fc fc3e 	bl	8001ff8 <HAL_GetTick>
 800577c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0308 	and.w	r3, r3, #8
 8005788:	2b08      	cmp	r3, #8
 800578a:	d12e      	bne.n	80057ea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800578c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005794:	2200      	movs	r2, #0
 8005796:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f88c 	bl	80058b8 <UART_WaitOnFlagUntilTimeout>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d021      	beq.n	80057ea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ae:	e853 3f00 	ldrex	r3, [r3]
 80057b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	461a      	mov	r2, r3
 80057c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80057c6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057cc:	e841 2300 	strex	r3, r2, [r1]
 80057d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d1e6      	bne.n	80057a6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2220      	movs	r2, #32
 80057dc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057e6:	2303      	movs	r3, #3
 80057e8:	e062      	b.n	80058b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 0304 	and.w	r3, r3, #4
 80057f4:	2b04      	cmp	r3, #4
 80057f6:	d149      	bne.n	800588c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005800:	2200      	movs	r2, #0
 8005802:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f856 	bl	80058b8 <UART_WaitOnFlagUntilTimeout>
 800580c:	4603      	mov	r3, r0
 800580e:	2b00      	cmp	r3, #0
 8005810:	d03c      	beq.n	800588c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800581a:	e853 3f00 	ldrex	r3, [r3]
 800581e:	623b      	str	r3, [r7, #32]
   return(result);
 8005820:	6a3b      	ldr	r3, [r7, #32]
 8005822:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005826:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	461a      	mov	r2, r3
 800582e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005830:	633b      	str	r3, [r7, #48]	@ 0x30
 8005832:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005834:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005836:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005838:	e841 2300 	strex	r3, r2, [r1]
 800583c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800583e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005840:	2b00      	cmp	r3, #0
 8005842:	d1e6      	bne.n	8005812 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	3308      	adds	r3, #8
 800584a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	e853 3f00 	ldrex	r3, [r3]
 8005852:	60fb      	str	r3, [r7, #12]
   return(result);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f023 0301 	bic.w	r3, r3, #1
 800585a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	3308      	adds	r3, #8
 8005862:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005864:	61fa      	str	r2, [r7, #28]
 8005866:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005868:	69b9      	ldr	r1, [r7, #24]
 800586a:	69fa      	ldr	r2, [r7, #28]
 800586c:	e841 2300 	strex	r3, r2, [r1]
 8005870:	617b      	str	r3, [r7, #20]
   return(result);
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1e5      	bne.n	8005844 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2220      	movs	r2, #32
 800587c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2200      	movs	r2, #0
 8005884:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e011      	b.n	80058b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2220      	movs	r2, #32
 8005890:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2220      	movs	r2, #32
 8005896:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80058ae:	2300      	movs	r3, #0
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3758      	adds	r7, #88	@ 0x58
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	603b      	str	r3, [r7, #0]
 80058c4:	4613      	mov	r3, r2
 80058c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058c8:	e04f      	b.n	800596a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d0:	d04b      	beq.n	800596a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058d2:	f7fc fb91 	bl	8001ff8 <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	69ba      	ldr	r2, [r7, #24]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d302      	bcc.n	80058e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d101      	bne.n	80058ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058e8:	2303      	movs	r3, #3
 80058ea:	e04e      	b.n	800598a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f003 0304 	and.w	r3, r3, #4
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d037      	beq.n	800596a <UART_WaitOnFlagUntilTimeout+0xb2>
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	2b80      	cmp	r3, #128	@ 0x80
 80058fe:	d034      	beq.n	800596a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2b40      	cmp	r3, #64	@ 0x40
 8005904:	d031      	beq.n	800596a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	69db      	ldr	r3, [r3, #28]
 800590c:	f003 0308 	and.w	r3, r3, #8
 8005910:	2b08      	cmp	r3, #8
 8005912:	d110      	bne.n	8005936 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2208      	movs	r2, #8
 800591a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800591c:	68f8      	ldr	r0, [r7, #12]
 800591e:	f000 f838 	bl	8005992 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2208      	movs	r2, #8
 8005926:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e029      	b.n	800598a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	69db      	ldr	r3, [r3, #28]
 800593c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005940:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005944:	d111      	bne.n	800596a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800594e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	f000 f81e 	bl	8005992 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2220      	movs	r2, #32
 800595a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e00f      	b.n	800598a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	69da      	ldr	r2, [r3, #28]
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	4013      	ands	r3, r2
 8005974:	68ba      	ldr	r2, [r7, #8]
 8005976:	429a      	cmp	r2, r3
 8005978:	bf0c      	ite	eq
 800597a:	2301      	moveq	r3, #1
 800597c:	2300      	movne	r3, #0
 800597e:	b2db      	uxtb	r3, r3
 8005980:	461a      	mov	r2, r3
 8005982:	79fb      	ldrb	r3, [r7, #7]
 8005984:	429a      	cmp	r2, r3
 8005986:	d0a0      	beq.n	80058ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}

08005992 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005992:	b480      	push	{r7}
 8005994:	b095      	sub	sp, #84	@ 0x54
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059a2:	e853 3f00 	ldrex	r3, [r3]
 80059a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	461a      	mov	r2, r3
 80059b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80059ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059c0:	e841 2300 	strex	r3, r2, [r1]
 80059c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1e6      	bne.n	800599a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	3308      	adds	r3, #8
 80059d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d4:	6a3b      	ldr	r3, [r7, #32]
 80059d6:	e853 3f00 	ldrex	r3, [r3]
 80059da:	61fb      	str	r3, [r7, #28]
   return(result);
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	f023 0301 	bic.w	r3, r3, #1
 80059e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	3308      	adds	r3, #8
 80059ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059f4:	e841 2300 	strex	r3, r2, [r1]
 80059f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1e5      	bne.n	80059cc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d118      	bne.n	8005a3a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	e853 3f00 	ldrex	r3, [r3]
 8005a14:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	f023 0310 	bic.w	r3, r3, #16
 8005a1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	461a      	mov	r2, r3
 8005a24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a26:	61bb      	str	r3, [r7, #24]
 8005a28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2a:	6979      	ldr	r1, [r7, #20]
 8005a2c:	69ba      	ldr	r2, [r7, #24]
 8005a2e:	e841 2300 	strex	r3, r2, [r1]
 8005a32:	613b      	str	r3, [r7, #16]
   return(result);
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1e6      	bne.n	8005a08 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005a4e:	bf00      	nop
 8005a50:	3754      	adds	r7, #84	@ 0x54
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr
	...

08005a5c <microDelay>:
float knownOriginal = 55.0;  // in milli gram
float knownHX711 = -2757821.0;

/*--------------- Load Cell -----------------------------*/
void microDelay(uint16_t us)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	4603      	mov	r3, r0
 8005a64:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8005a66:	4b09      	ldr	r3, [pc, #36]	@ (8005a8c <microDelay+0x30>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	625a      	str	r2, [r3, #36]	@ 0x24
  while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 8005a6e:	bf00      	nop
 8005a70:	4b06      	ldr	r3, [pc, #24]	@ (8005a8c <microDelay+0x30>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a76:	88fb      	ldrh	r3, [r7, #6]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d3f9      	bcc.n	8005a70 <microDelay+0x14>
}
 8005a7c:	bf00      	nop
 8005a7e:	bf00      	nop
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	200004e4 	.word	0x200004e4

08005a90 <getHX711>:

/* Function to read data from HX711 -----------------------------------------*/

int32_t getHX711(void)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
  uint32_t data = 0;
 8005a96:	2300      	movs	r3, #0
 8005a98:	60fb      	str	r3, [r7, #12]
  uint32_t startTime = HAL_GetTick();
 8005a9a:	f7fc faad 	bl	8001ff8 <HAL_GetTick>
 8005a9e:	6078      	str	r0, [r7, #4]

  /* Wait for DT pin to go low */
  while (HAL_GPIO_ReadPin(DT_PORT, DT_PIN) == GPIO_PIN_SET)
 8005aa0:	e008      	b.n	8005ab4 <getHX711+0x24>
  {
	if (HAL_GetTick() - startTime > 200) // Timeout if data line is not ready
 8005aa2:	f7fc faa9 	bl	8001ff8 <HAL_GetTick>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	1ad3      	subs	r3, r2, r3
 8005aac:	2bc8      	cmp	r3, #200	@ 0xc8
 8005aae:	d901      	bls.n	8005ab4 <getHX711+0x24>
	  return 0;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	e049      	b.n	8005b48 <getHX711+0xb8>
  while (HAL_GPIO_ReadPin(DT_PORT, DT_PIN) == GPIO_PIN_SET)
 8005ab4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005ab8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005abc:	f7fc fd5c 	bl	8002578 <HAL_GPIO_ReadPin>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d0ed      	beq.n	8005aa2 <getHX711+0x12>
  }

  /* Read 24 bits of data from HX711 */
  for (int8_t i = 0; i < 24; i++)
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	72fb      	strb	r3, [r7, #11]
 8005aca:	e024      	b.n	8005b16 <getHX711+0x86>
  {
	HAL_GPIO_WritePin(SCK_PORT, SCK_PIN, GPIO_PIN_SET);
 8005acc:	2201      	movs	r2, #1
 8005ace:	2108      	movs	r1, #8
 8005ad0:	481f      	ldr	r0, [pc, #124]	@ (8005b50 <getHX711+0xc0>)
 8005ad2:	f7fc fd69 	bl	80025a8 <HAL_GPIO_WritePin>
	microDelay(1); // Ensure enough time for data to settle
 8005ad6:	2001      	movs	r0, #1
 8005ad8:	f7ff ffc0 	bl	8005a5c <microDelay>
	data = data << 1;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	005b      	lsls	r3, r3, #1
 8005ae0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(SCK_PORT, SCK_PIN, GPIO_PIN_RESET);
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	2108      	movs	r1, #8
 8005ae6:	481a      	ldr	r0, [pc, #104]	@ (8005b50 <getHX711+0xc0>)
 8005ae8:	f7fc fd5e 	bl	80025a8 <HAL_GPIO_WritePin>
	microDelay(1); // Ensure enough time between toggles
 8005aec:	2001      	movs	r0, #1
 8005aee:	f7ff ffb5 	bl	8005a5c <microDelay>
	if (HAL_GPIO_ReadPin(DT_PORT, DT_PIN) == GPIO_PIN_SET)
 8005af2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005af6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005afa:	f7fc fd3d 	bl	8002578 <HAL_GPIO_ReadPin>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d102      	bne.n	8005b0a <getHX711+0x7a>
	  data++;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	3301      	adds	r3, #1
 8005b08:	60fb      	str	r3, [r7, #12]
  for (int8_t i = 0; i < 24; i++)
 8005b0a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	3301      	adds	r3, #1
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	72fb      	strb	r3, [r7, #11]
 8005b16:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8005b1a:	2b17      	cmp	r3, #23
 8005b1c:	ddd6      	ble.n	8005acc <getHX711+0x3c>
  }

  /* Convert to signed 24-bit integer */
  data = data ^ 0x800000;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f483 0300 	eor.w	r3, r3, #8388608	@ 0x800000
 8005b24:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_WritePin(SCK_PORT, SCK_PIN, GPIO_PIN_SET);
 8005b26:	2201      	movs	r2, #1
 8005b28:	2108      	movs	r1, #8
 8005b2a:	4809      	ldr	r0, [pc, #36]	@ (8005b50 <getHX711+0xc0>)
 8005b2c:	f7fc fd3c 	bl	80025a8 <HAL_GPIO_WritePin>
  microDelay(1);
 8005b30:	2001      	movs	r0, #1
 8005b32:	f7ff ff93 	bl	8005a5c <microDelay>
  HAL_GPIO_WritePin(SCK_PORT, SCK_PIN, GPIO_PIN_RESET);
 8005b36:	2200      	movs	r2, #0
 8005b38:	2108      	movs	r1, #8
 8005b3a:	4805      	ldr	r0, [pc, #20]	@ (8005b50 <getHX711+0xc0>)
 8005b3c:	f7fc fd34 	bl	80025a8 <HAL_GPIO_WritePin>
  microDelay(1);
 8005b40:	2001      	movs	r0, #1
 8005b42:	f7ff ff8b 	bl	8005a5c <microDelay>

  return data;
 8005b46:	68fb      	ldr	r3, [r7, #12]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3710      	adds	r7, #16
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	48000400 	.word	0x48000400

08005b54 <weigh>:

int weigh()
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b086      	sub	sp, #24
 8005b58:	af00      	add	r7, sp, #0
  int32_t  total = 0;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	617b      	str	r3, [r7, #20]
  int32_t  samples = 1;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	60fb      	str	r3, [r7, #12]
  int milligram;
  float coefficient;

  for(uint16_t i=0 ; i<samples ; i++)
 8005b62:	2300      	movs	r3, #0
 8005b64:	827b      	strh	r3, [r7, #18]
 8005b66:	e008      	b.n	8005b7a <weigh+0x26>
  {
	  total += getHX711();
 8005b68:	f7ff ff92 	bl	8005a90 <getHX711>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	4413      	add	r3, r2
 8005b72:	617b      	str	r3, [r7, #20]
  for(uint16_t i=0 ; i<samples ; i++)
 8005b74:	8a7b      	ldrh	r3, [r7, #18]
 8005b76:	3301      	adds	r3, #1
 8005b78:	827b      	strh	r3, [r7, #18]
 8005b7a:	8a7b      	ldrh	r3, [r7, #18]
 8005b7c:	68fa      	ldr	r2, [r7, #12]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	dcf2      	bgt.n	8005b68 <weigh+0x14>
  }
  int32_t average = (int32_t)(total / samples);
 8005b82:	697a      	ldr	r2, [r7, #20]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	fb92 f3f3 	sdiv	r3, r2, r3
 8005b8a:	60bb      	str	r3, [r7, #8]
  coefficient = knownOriginal / knownHX711;
 8005b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8005bcc <weigh+0x78>)
 8005b8e:	edd3 6a00 	vldr	s13, [r3]
 8005b92:	4b0f      	ldr	r3, [pc, #60]	@ (8005bd0 <weigh+0x7c>)
 8005b94:	ed93 7a00 	vldr	s14, [r3]
 8005b98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b9c:	edc7 7a01 	vstr	s15, [r7, #4]
  milligram = (int)(average-tare)*coefficient;
 8005ba0:	68ba      	ldr	r2, [r7, #8]
 8005ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8005bd4 <weigh+0x80>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	ee07 3a90 	vmov	s15, r3
 8005bac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005bb0:	edd7 7a01 	vldr	s15, [r7, #4]
 8005bb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bb8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005bbc:	ee17 3a90 	vmov	r3, s15
 8005bc0:	603b      	str	r3, [r7, #0]
  return milligram;
 8005bc2:	683b      	ldr	r3, [r7, #0]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3718      	adds	r7, #24
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	2000000c 	.word	0x2000000c
 8005bd0:	20000010 	.word	0x20000010
 8005bd4:	20000654 	.word	0x20000654

08005bd8 <setTare>:

void setTare(void)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
	int32_t total = 0;
 8005bde:	2300      	movs	r3, #0
 8005be0:	60fb      	str	r3, [r7, #12]
	int32_t samples = 50; // Take multiple samples for averaging
 8005be2:	2332      	movs	r3, #50	@ 0x32
 8005be4:	607b      	str	r3, [r7, #4]

	for (uint16_t i = 0; i < samples; i++)
 8005be6:	2300      	movs	r3, #0
 8005be8:	817b      	strh	r3, [r7, #10]
 8005bea:	e00b      	b.n	8005c04 <setTare+0x2c>
	{
		total += getHX711();
 8005bec:	f7ff ff50 	bl	8005a90 <getHX711>
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	60fb      	str	r3, [r7, #12]
		HAL_Delay(100); // Delay between samples
 8005bf8:	2064      	movs	r0, #100	@ 0x64
 8005bfa:	f7fc fa09 	bl	8002010 <HAL_Delay>
	for (uint16_t i = 0; i < samples; i++)
 8005bfe:	897b      	ldrh	r3, [r7, #10]
 8005c00:	3301      	adds	r3, #1
 8005c02:	817b      	strh	r3, [r7, #10]
 8005c04:	897b      	ldrh	r3, [r7, #10]
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	dcef      	bgt.n	8005bec <setTare+0x14>
	}

	tare = total / samples;
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	fb92 f3f3 	sdiv	r3, r2, r3
 8005c14:	461a      	mov	r2, r3
 8005c16:	4b03      	ldr	r3, [pc, #12]	@ (8005c24 <setTare+0x4c>)
 8005c18:	601a      	str	r2, [r3, #0]
}
 8005c1a:	bf00      	nop
 8005c1c:	3710      	adds	r7, #16
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	20000654 	.word	0x20000654

08005c28 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	4603      	mov	r3, r0
 8005c30:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005c32:	2300      	movs	r3, #0
 8005c34:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005c36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005c3a:	2b84      	cmp	r3, #132	@ 0x84
 8005c3c:	d005      	beq.n	8005c4a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005c3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	4413      	add	r3, r2
 8005c46:	3303      	adds	r3, #3
 8005c48:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3714      	adds	r7, #20
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005c5c:	f000 fae4 	bl	8006228 <vTaskStartScheduler>
  
  return osOK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005c66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c68:	b089      	sub	sp, #36	@ 0x24
 8005c6a:	af04      	add	r7, sp, #16
 8005c6c:	6078      	str	r0, [r7, #4]
 8005c6e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d020      	beq.n	8005cba <osThreadCreate+0x54>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d01c      	beq.n	8005cba <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685c      	ldr	r4, [r3, #4]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	691e      	ldr	r6, [r3, #16]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7ff ffc8 	bl	8005c28 <makeFreeRtosPriority>
 8005c98:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005ca2:	9202      	str	r2, [sp, #8]
 8005ca4:	9301      	str	r3, [sp, #4]
 8005ca6:	9100      	str	r1, [sp, #0]
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	4632      	mov	r2, r6
 8005cac:	4629      	mov	r1, r5
 8005cae:	4620      	mov	r0, r4
 8005cb0:	f000 f8ed 	bl	8005e8e <xTaskCreateStatic>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	60fb      	str	r3, [r7, #12]
 8005cb8:	e01c      	b.n	8005cf4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685c      	ldr	r4, [r3, #4]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005cc6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f7ff ffaa 	bl	8005c28 <makeFreeRtosPriority>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	f107 030c 	add.w	r3, r7, #12
 8005cda:	9301      	str	r3, [sp, #4]
 8005cdc:	9200      	str	r2, [sp, #0]
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	4632      	mov	r2, r6
 8005ce2:	4629      	mov	r1, r5
 8005ce4:	4620      	mov	r0, r4
 8005ce6:	f000 f932 	bl	8005f4e <xTaskCreate>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d001      	beq.n	8005cf4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	e000      	b.n	8005cf6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3714      	adds	r7, #20
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005cfe <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005cfe:	b580      	push	{r7, lr}
 8005d00:	b084      	sub	sp, #16
 8005d02:	af00      	add	r7, sp, #0
 8005d04:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d001      	beq.n	8005d14 <osDelay+0x16>
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	e000      	b.n	8005d16 <osDelay+0x18>
 8005d14:	2301      	movs	r3, #1
 8005d16:	4618      	mov	r0, r3
 8005d18:	f000 fa50 	bl	80061bc <vTaskDelay>
  
  return osOK;
 8005d1c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3710      	adds	r7, #16
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005d26:	b480      	push	{r7}
 8005d28:	b083      	sub	sp, #12
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f103 0208 	add.w	r2, r3, #8
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d3e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f103 0208 	add.w	r2, r3, #8
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f103 0208 	add.w	r2, r3, #8
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2200      	movs	r2, #0
 8005d58:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005d5a:	bf00      	nop
 8005d5c:	370c      	adds	r7, #12
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr

08005d66 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005d66:	b480      	push	{r7}
 8005d68:	b083      	sub	sp, #12
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005d80:	b480      	push	{r7}
 8005d82:	b085      	sub	sp, #20
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	689a      	ldr	r2, [r3, #8]
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	683a      	ldr	r2, [r7, #0]
 8005da4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	683a      	ldr	r2, [r7, #0]
 8005daa:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	1c5a      	adds	r2, r3, #1
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	601a      	str	r2, [r3, #0]
}
 8005dbc:	bf00      	nop
 8005dbe:	3714      	adds	r7, #20
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dde:	d103      	bne.n	8005de8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	691b      	ldr	r3, [r3, #16]
 8005de4:	60fb      	str	r3, [r7, #12]
 8005de6:	e00c      	b.n	8005e02 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	3308      	adds	r3, #8
 8005dec:	60fb      	str	r3, [r7, #12]
 8005dee:	e002      	b.n	8005df6 <vListInsert+0x2e>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	60fb      	str	r3, [r7, #12]
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68ba      	ldr	r2, [r7, #8]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d2f6      	bcs.n	8005df0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	685a      	ldr	r2, [r3, #4]
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	683a      	ldr	r2, [r7, #0]
 8005e10:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	683a      	ldr	r2, [r7, #0]
 8005e1c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	687a      	ldr	r2, [r7, #4]
 8005e22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	1c5a      	adds	r2, r3, #1
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	601a      	str	r2, [r3, #0]
}
 8005e2e:	bf00      	nop
 8005e30:	3714      	adds	r7, #20
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr

08005e3a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005e3a:	b480      	push	{r7}
 8005e3c:	b085      	sub	sp, #20
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	6892      	ldr	r2, [r2, #8]
 8005e50:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	6852      	ldr	r2, [r2, #4]
 8005e5a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d103      	bne.n	8005e6e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	689a      	ldr	r2, [r3, #8]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	1e5a      	subs	r2, r3, #1
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3714      	adds	r7, #20
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr

08005e8e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	b08e      	sub	sp, #56	@ 0x38
 8005e92:	af04      	add	r7, sp, #16
 8005e94:	60f8      	str	r0, [r7, #12]
 8005e96:	60b9      	str	r1, [r7, #8]
 8005e98:	607a      	str	r2, [r7, #4]
 8005e9a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005e9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10b      	bne.n	8005eba <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea6:	f383 8811 	msr	BASEPRI, r3
 8005eaa:	f3bf 8f6f 	isb	sy
 8005eae:	f3bf 8f4f 	dsb	sy
 8005eb2:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005eb4:	bf00      	nop
 8005eb6:	bf00      	nop
 8005eb8:	e7fd      	b.n	8005eb6 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d10b      	bne.n	8005ed8 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec4:	f383 8811 	msr	BASEPRI, r3
 8005ec8:	f3bf 8f6f 	isb	sy
 8005ecc:	f3bf 8f4f 	dsb	sy
 8005ed0:	61fb      	str	r3, [r7, #28]
}
 8005ed2:	bf00      	nop
 8005ed4:	bf00      	nop
 8005ed6:	e7fd      	b.n	8005ed4 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005ed8:	2354      	movs	r3, #84	@ 0x54
 8005eda:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	2b54      	cmp	r3, #84	@ 0x54
 8005ee0:	d00b      	beq.n	8005efa <xTaskCreateStatic+0x6c>
	__asm volatile
 8005ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee6:	f383 8811 	msr	BASEPRI, r3
 8005eea:	f3bf 8f6f 	isb	sy
 8005eee:	f3bf 8f4f 	dsb	sy
 8005ef2:	61bb      	str	r3, [r7, #24]
}
 8005ef4:	bf00      	nop
 8005ef6:	bf00      	nop
 8005ef8:	e7fd      	b.n	8005ef6 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005efa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d01e      	beq.n	8005f40 <xTaskCreateStatic+0xb2>
 8005f02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d01b      	beq.n	8005f40 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f0a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f10:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f14:	2202      	movs	r2, #2
 8005f16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	9303      	str	r3, [sp, #12]
 8005f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f20:	9302      	str	r3, [sp, #8]
 8005f22:	f107 0314 	add.w	r3, r7, #20
 8005f26:	9301      	str	r3, [sp, #4]
 8005f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2a:	9300      	str	r3, [sp, #0]
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	68b9      	ldr	r1, [r7, #8]
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f000 f850 	bl	8005fd8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f38:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005f3a:	f000 f8d5 	bl	80060e8 <prvAddNewTaskToReadyList>
 8005f3e:	e001      	b.n	8005f44 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005f40:	2300      	movs	r3, #0
 8005f42:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005f44:	697b      	ldr	r3, [r7, #20]
	}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3728      	adds	r7, #40	@ 0x28
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}

08005f4e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005f4e:	b580      	push	{r7, lr}
 8005f50:	b08c      	sub	sp, #48	@ 0x30
 8005f52:	af04      	add	r7, sp, #16
 8005f54:	60f8      	str	r0, [r7, #12]
 8005f56:	60b9      	str	r1, [r7, #8]
 8005f58:	603b      	str	r3, [r7, #0]
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005f5e:	88fb      	ldrh	r3, [r7, #6]
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	4618      	mov	r0, r3
 8005f64:	f000 fef0 	bl	8006d48 <pvPortMalloc>
 8005f68:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00e      	beq.n	8005f8e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005f70:	2054      	movs	r0, #84	@ 0x54
 8005f72:	f000 fee9 	bl	8006d48 <pvPortMalloc>
 8005f76:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d003      	beq.n	8005f86 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	697a      	ldr	r2, [r7, #20]
 8005f82:	631a      	str	r2, [r3, #48]	@ 0x30
 8005f84:	e005      	b.n	8005f92 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005f86:	6978      	ldr	r0, [r7, #20]
 8005f88:	f000 ffac 	bl	8006ee4 <vPortFree>
 8005f8c:	e001      	b.n	8005f92 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d017      	beq.n	8005fc8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005fa0:	88fa      	ldrh	r2, [r7, #6]
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	9303      	str	r3, [sp, #12]
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	9302      	str	r3, [sp, #8]
 8005faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fac:	9301      	str	r3, [sp, #4]
 8005fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb0:	9300      	str	r3, [sp, #0]
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	68b9      	ldr	r1, [r7, #8]
 8005fb6:	68f8      	ldr	r0, [r7, #12]
 8005fb8:	f000 f80e 	bl	8005fd8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005fbc:	69f8      	ldr	r0, [r7, #28]
 8005fbe:	f000 f893 	bl	80060e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	61bb      	str	r3, [r7, #24]
 8005fc6:	e002      	b.n	8005fce <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8005fcc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005fce:	69bb      	ldr	r3, [r7, #24]
	}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3720      	adds	r7, #32
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b088      	sub	sp, #32
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]
 8005fe4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ff0:	3b01      	subs	r3, #1
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4413      	add	r3, r2
 8005ff6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005ff8:	69bb      	ldr	r3, [r7, #24]
 8005ffa:	f023 0307 	bic.w	r3, r3, #7
 8005ffe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006000:	69bb      	ldr	r3, [r7, #24]
 8006002:	f003 0307 	and.w	r3, r3, #7
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00b      	beq.n	8006022 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800600a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800600e:	f383 8811 	msr	BASEPRI, r3
 8006012:	f3bf 8f6f 	isb	sy
 8006016:	f3bf 8f4f 	dsb	sy
 800601a:	617b      	str	r3, [r7, #20]
}
 800601c:	bf00      	nop
 800601e:	bf00      	nop
 8006020:	e7fd      	b.n	800601e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d01f      	beq.n	8006068 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006028:	2300      	movs	r3, #0
 800602a:	61fb      	str	r3, [r7, #28]
 800602c:	e012      	b.n	8006054 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800602e:	68ba      	ldr	r2, [r7, #8]
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	4413      	add	r3, r2
 8006034:	7819      	ldrb	r1, [r3, #0]
 8006036:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	4413      	add	r3, r2
 800603c:	3334      	adds	r3, #52	@ 0x34
 800603e:	460a      	mov	r2, r1
 8006040:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006042:	68ba      	ldr	r2, [r7, #8]
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	4413      	add	r3, r2
 8006048:	781b      	ldrb	r3, [r3, #0]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d006      	beq.n	800605c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	3301      	adds	r3, #1
 8006052:	61fb      	str	r3, [r7, #28]
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	2b0f      	cmp	r3, #15
 8006058:	d9e9      	bls.n	800602e <prvInitialiseNewTask+0x56>
 800605a:	e000      	b.n	800605e <prvInitialiseNewTask+0x86>
			{
				break;
 800605c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800605e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006060:	2200      	movs	r2, #0
 8006062:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006066:	e003      	b.n	8006070 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800606a:	2200      	movs	r2, #0
 800606c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006072:	2b06      	cmp	r3, #6
 8006074:	d901      	bls.n	800607a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006076:	2306      	movs	r3, #6
 8006078:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800607a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800607c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800607e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006082:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006084:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006088:	2200      	movs	r2, #0
 800608a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800608c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800608e:	3304      	adds	r3, #4
 8006090:	4618      	mov	r0, r3
 8006092:	f7ff fe68 	bl	8005d66 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006098:	3318      	adds	r3, #24
 800609a:	4618      	mov	r0, r3
 800609c:	f7ff fe63 	bl	8005d66 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80060a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060a4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a8:	f1c3 0207 	rsb	r2, r3, #7
 80060ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ae:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80060b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060b4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80060b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b8:	2200      	movs	r2, #0
 80060ba:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80060bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80060c4:	683a      	ldr	r2, [r7, #0]
 80060c6:	68f9      	ldr	r1, [r7, #12]
 80060c8:	69b8      	ldr	r0, [r7, #24]
 80060ca:	f000 fc2b 	bl	8006924 <pxPortInitialiseStack>
 80060ce:	4602      	mov	r2, r0
 80060d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80060d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d002      	beq.n	80060e0 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80060da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060de:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060e0:	bf00      	nop
 80060e2:	3720      	adds	r7, #32
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80060f0:	f000 fd4a 	bl	8006b88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80060f4:	4b2a      	ldr	r3, [pc, #168]	@ (80061a0 <prvAddNewTaskToReadyList+0xb8>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	3301      	adds	r3, #1
 80060fa:	4a29      	ldr	r2, [pc, #164]	@ (80061a0 <prvAddNewTaskToReadyList+0xb8>)
 80060fc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80060fe:	4b29      	ldr	r3, [pc, #164]	@ (80061a4 <prvAddNewTaskToReadyList+0xbc>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d109      	bne.n	800611a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006106:	4a27      	ldr	r2, [pc, #156]	@ (80061a4 <prvAddNewTaskToReadyList+0xbc>)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800610c:	4b24      	ldr	r3, [pc, #144]	@ (80061a0 <prvAddNewTaskToReadyList+0xb8>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2b01      	cmp	r3, #1
 8006112:	d110      	bne.n	8006136 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006114:	f000 fac4 	bl	80066a0 <prvInitialiseTaskLists>
 8006118:	e00d      	b.n	8006136 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800611a:	4b23      	ldr	r3, [pc, #140]	@ (80061a8 <prvAddNewTaskToReadyList+0xc0>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d109      	bne.n	8006136 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006122:	4b20      	ldr	r3, [pc, #128]	@ (80061a4 <prvAddNewTaskToReadyList+0xbc>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800612c:	429a      	cmp	r2, r3
 800612e:	d802      	bhi.n	8006136 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006130:	4a1c      	ldr	r2, [pc, #112]	@ (80061a4 <prvAddNewTaskToReadyList+0xbc>)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006136:	4b1d      	ldr	r3, [pc, #116]	@ (80061ac <prvAddNewTaskToReadyList+0xc4>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	3301      	adds	r3, #1
 800613c:	4a1b      	ldr	r2, [pc, #108]	@ (80061ac <prvAddNewTaskToReadyList+0xc4>)
 800613e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006144:	2201      	movs	r2, #1
 8006146:	409a      	lsls	r2, r3
 8006148:	4b19      	ldr	r3, [pc, #100]	@ (80061b0 <prvAddNewTaskToReadyList+0xc8>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4313      	orrs	r3, r2
 800614e:	4a18      	ldr	r2, [pc, #96]	@ (80061b0 <prvAddNewTaskToReadyList+0xc8>)
 8006150:	6013      	str	r3, [r2, #0]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006156:	4613      	mov	r3, r2
 8006158:	009b      	lsls	r3, r3, #2
 800615a:	4413      	add	r3, r2
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	4a15      	ldr	r2, [pc, #84]	@ (80061b4 <prvAddNewTaskToReadyList+0xcc>)
 8006160:	441a      	add	r2, r3
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	3304      	adds	r3, #4
 8006166:	4619      	mov	r1, r3
 8006168:	4610      	mov	r0, r2
 800616a:	f7ff fe09 	bl	8005d80 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800616e:	f000 fd3d 	bl	8006bec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006172:	4b0d      	ldr	r3, [pc, #52]	@ (80061a8 <prvAddNewTaskToReadyList+0xc0>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00e      	beq.n	8006198 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800617a:	4b0a      	ldr	r3, [pc, #40]	@ (80061a4 <prvAddNewTaskToReadyList+0xbc>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006184:	429a      	cmp	r2, r3
 8006186:	d207      	bcs.n	8006198 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006188:	4b0b      	ldr	r3, [pc, #44]	@ (80061b8 <prvAddNewTaskToReadyList+0xd0>)
 800618a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800618e:	601a      	str	r2, [r3, #0]
 8006190:	f3bf 8f4f 	dsb	sy
 8006194:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006198:	bf00      	nop
 800619a:	3708      	adds	r7, #8
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}
 80061a0:	20000758 	.word	0x20000758
 80061a4:	20000658 	.word	0x20000658
 80061a8:	20000764 	.word	0x20000764
 80061ac:	20000774 	.word	0x20000774
 80061b0:	20000760 	.word	0x20000760
 80061b4:	2000065c 	.word	0x2000065c
 80061b8:	e000ed04 	.word	0xe000ed04

080061bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80061c4:	2300      	movs	r3, #0
 80061c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d018      	beq.n	8006200 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80061ce:	4b14      	ldr	r3, [pc, #80]	@ (8006220 <vTaskDelay+0x64>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d00b      	beq.n	80061ee <vTaskDelay+0x32>
	__asm volatile
 80061d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061da:	f383 8811 	msr	BASEPRI, r3
 80061de:	f3bf 8f6f 	isb	sy
 80061e2:	f3bf 8f4f 	dsb	sy
 80061e6:	60bb      	str	r3, [r7, #8]
}
 80061e8:	bf00      	nop
 80061ea:	bf00      	nop
 80061ec:	e7fd      	b.n	80061ea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80061ee:	f000 f87d 	bl	80062ec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80061f2:	2100      	movs	r1, #0
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f000 fb2f 	bl	8006858 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80061fa:	f000 f885 	bl	8006308 <xTaskResumeAll>
 80061fe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d107      	bne.n	8006216 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006206:	4b07      	ldr	r3, [pc, #28]	@ (8006224 <vTaskDelay+0x68>)
 8006208:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800620c:	601a      	str	r2, [r3, #0]
 800620e:	f3bf 8f4f 	dsb	sy
 8006212:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006216:	bf00      	nop
 8006218:	3710      	adds	r7, #16
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
 800621e:	bf00      	nop
 8006220:	20000780 	.word	0x20000780
 8006224:	e000ed04 	.word	0xe000ed04

08006228 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b08a      	sub	sp, #40	@ 0x28
 800622c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800622e:	2300      	movs	r3, #0
 8006230:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006232:	2300      	movs	r3, #0
 8006234:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006236:	463a      	mov	r2, r7
 8006238:	1d39      	adds	r1, r7, #4
 800623a:	f107 0308 	add.w	r3, r7, #8
 800623e:	4618      	mov	r0, r3
 8006240:	f7fa ffa6 	bl	8001190 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006244:	6839      	ldr	r1, [r7, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	68ba      	ldr	r2, [r7, #8]
 800624a:	9202      	str	r2, [sp, #8]
 800624c:	9301      	str	r3, [sp, #4]
 800624e:	2300      	movs	r3, #0
 8006250:	9300      	str	r3, [sp, #0]
 8006252:	2300      	movs	r3, #0
 8006254:	460a      	mov	r2, r1
 8006256:	491f      	ldr	r1, [pc, #124]	@ (80062d4 <vTaskStartScheduler+0xac>)
 8006258:	481f      	ldr	r0, [pc, #124]	@ (80062d8 <vTaskStartScheduler+0xb0>)
 800625a:	f7ff fe18 	bl	8005e8e <xTaskCreateStatic>
 800625e:	4603      	mov	r3, r0
 8006260:	4a1e      	ldr	r2, [pc, #120]	@ (80062dc <vTaskStartScheduler+0xb4>)
 8006262:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006264:	4b1d      	ldr	r3, [pc, #116]	@ (80062dc <vTaskStartScheduler+0xb4>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d002      	beq.n	8006272 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800626c:	2301      	movs	r3, #1
 800626e:	617b      	str	r3, [r7, #20]
 8006270:	e001      	b.n	8006276 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006272:	2300      	movs	r3, #0
 8006274:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	2b01      	cmp	r3, #1
 800627a:	d116      	bne.n	80062aa <vTaskStartScheduler+0x82>
	__asm volatile
 800627c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006280:	f383 8811 	msr	BASEPRI, r3
 8006284:	f3bf 8f6f 	isb	sy
 8006288:	f3bf 8f4f 	dsb	sy
 800628c:	613b      	str	r3, [r7, #16]
}
 800628e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006290:	4b13      	ldr	r3, [pc, #76]	@ (80062e0 <vTaskStartScheduler+0xb8>)
 8006292:	f04f 32ff 	mov.w	r2, #4294967295
 8006296:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006298:	4b12      	ldr	r3, [pc, #72]	@ (80062e4 <vTaskStartScheduler+0xbc>)
 800629a:	2201      	movs	r2, #1
 800629c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800629e:	4b12      	ldr	r3, [pc, #72]	@ (80062e8 <vTaskStartScheduler+0xc0>)
 80062a0:	2200      	movs	r2, #0
 80062a2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80062a4:	f000 fbcc 	bl	8006a40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80062a8:	e00f      	b.n	80062ca <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b0:	d10b      	bne.n	80062ca <vTaskStartScheduler+0xa2>
	__asm volatile
 80062b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b6:	f383 8811 	msr	BASEPRI, r3
 80062ba:	f3bf 8f6f 	isb	sy
 80062be:	f3bf 8f4f 	dsb	sy
 80062c2:	60fb      	str	r3, [r7, #12]
}
 80062c4:	bf00      	nop
 80062c6:	bf00      	nop
 80062c8:	e7fd      	b.n	80062c6 <vTaskStartScheduler+0x9e>
}
 80062ca:	bf00      	nop
 80062cc:	3718      	adds	r7, #24
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	0800b964 	.word	0x0800b964
 80062d8:	08006671 	.word	0x08006671
 80062dc:	2000077c 	.word	0x2000077c
 80062e0:	20000778 	.word	0x20000778
 80062e4:	20000764 	.word	0x20000764
 80062e8:	2000075c 	.word	0x2000075c

080062ec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80062ec:	b480      	push	{r7}
 80062ee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80062f0:	4b04      	ldr	r3, [pc, #16]	@ (8006304 <vTaskSuspendAll+0x18>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	3301      	adds	r3, #1
 80062f6:	4a03      	ldr	r2, [pc, #12]	@ (8006304 <vTaskSuspendAll+0x18>)
 80062f8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80062fa:	bf00      	nop
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr
 8006304:	20000780 	.word	0x20000780

08006308 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800630e:	2300      	movs	r3, #0
 8006310:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006312:	2300      	movs	r3, #0
 8006314:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006316:	4b42      	ldr	r3, [pc, #264]	@ (8006420 <xTaskResumeAll+0x118>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d10b      	bne.n	8006336 <xTaskResumeAll+0x2e>
	__asm volatile
 800631e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	603b      	str	r3, [r7, #0]
}
 8006330:	bf00      	nop
 8006332:	bf00      	nop
 8006334:	e7fd      	b.n	8006332 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006336:	f000 fc27 	bl	8006b88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800633a:	4b39      	ldr	r3, [pc, #228]	@ (8006420 <xTaskResumeAll+0x118>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	3b01      	subs	r3, #1
 8006340:	4a37      	ldr	r2, [pc, #220]	@ (8006420 <xTaskResumeAll+0x118>)
 8006342:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006344:	4b36      	ldr	r3, [pc, #216]	@ (8006420 <xTaskResumeAll+0x118>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d161      	bne.n	8006410 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800634c:	4b35      	ldr	r3, [pc, #212]	@ (8006424 <xTaskResumeAll+0x11c>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d05d      	beq.n	8006410 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006354:	e02e      	b.n	80063b4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006356:	4b34      	ldr	r3, [pc, #208]	@ (8006428 <xTaskResumeAll+0x120>)
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	3318      	adds	r3, #24
 8006362:	4618      	mov	r0, r3
 8006364:	f7ff fd69 	bl	8005e3a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	3304      	adds	r3, #4
 800636c:	4618      	mov	r0, r3
 800636e:	f7ff fd64 	bl	8005e3a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006376:	2201      	movs	r2, #1
 8006378:	409a      	lsls	r2, r3
 800637a:	4b2c      	ldr	r3, [pc, #176]	@ (800642c <xTaskResumeAll+0x124>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4313      	orrs	r3, r2
 8006380:	4a2a      	ldr	r2, [pc, #168]	@ (800642c <xTaskResumeAll+0x124>)
 8006382:	6013      	str	r3, [r2, #0]
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006388:	4613      	mov	r3, r2
 800638a:	009b      	lsls	r3, r3, #2
 800638c:	4413      	add	r3, r2
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	4a27      	ldr	r2, [pc, #156]	@ (8006430 <xTaskResumeAll+0x128>)
 8006392:	441a      	add	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	3304      	adds	r3, #4
 8006398:	4619      	mov	r1, r3
 800639a:	4610      	mov	r0, r2
 800639c:	f7ff fcf0 	bl	8005d80 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063a4:	4b23      	ldr	r3, [pc, #140]	@ (8006434 <xTaskResumeAll+0x12c>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d302      	bcc.n	80063b4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80063ae:	4b22      	ldr	r3, [pc, #136]	@ (8006438 <xTaskResumeAll+0x130>)
 80063b0:	2201      	movs	r2, #1
 80063b2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063b4:	4b1c      	ldr	r3, [pc, #112]	@ (8006428 <xTaskResumeAll+0x120>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d1cc      	bne.n	8006356 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d001      	beq.n	80063c6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80063c2:	f000 fa0b 	bl	80067dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80063c6:	4b1d      	ldr	r3, [pc, #116]	@ (800643c <xTaskResumeAll+0x134>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d010      	beq.n	80063f4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80063d2:	f000 f837 	bl	8006444 <xTaskIncrementTick>
 80063d6:	4603      	mov	r3, r0
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d002      	beq.n	80063e2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80063dc:	4b16      	ldr	r3, [pc, #88]	@ (8006438 <xTaskResumeAll+0x130>)
 80063de:	2201      	movs	r2, #1
 80063e0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	3b01      	subs	r3, #1
 80063e6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d1f1      	bne.n	80063d2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80063ee:	4b13      	ldr	r3, [pc, #76]	@ (800643c <xTaskResumeAll+0x134>)
 80063f0:	2200      	movs	r2, #0
 80063f2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80063f4:	4b10      	ldr	r3, [pc, #64]	@ (8006438 <xTaskResumeAll+0x130>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d009      	beq.n	8006410 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80063fc:	2301      	movs	r3, #1
 80063fe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006400:	4b0f      	ldr	r3, [pc, #60]	@ (8006440 <xTaskResumeAll+0x138>)
 8006402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006406:	601a      	str	r2, [r3, #0]
 8006408:	f3bf 8f4f 	dsb	sy
 800640c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006410:	f000 fbec 	bl	8006bec <vPortExitCritical>

	return xAlreadyYielded;
 8006414:	68bb      	ldr	r3, [r7, #8]
}
 8006416:	4618      	mov	r0, r3
 8006418:	3710      	adds	r7, #16
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop
 8006420:	20000780 	.word	0x20000780
 8006424:	20000758 	.word	0x20000758
 8006428:	20000718 	.word	0x20000718
 800642c:	20000760 	.word	0x20000760
 8006430:	2000065c 	.word	0x2000065c
 8006434:	20000658 	.word	0x20000658
 8006438:	2000076c 	.word	0x2000076c
 800643c:	20000768 	.word	0x20000768
 8006440:	e000ed04 	.word	0xe000ed04

08006444 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b086      	sub	sp, #24
 8006448:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800644a:	2300      	movs	r3, #0
 800644c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800644e:	4b4f      	ldr	r3, [pc, #316]	@ (800658c <xTaskIncrementTick+0x148>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2b00      	cmp	r3, #0
 8006454:	f040 808f 	bne.w	8006576 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006458:	4b4d      	ldr	r3, [pc, #308]	@ (8006590 <xTaskIncrementTick+0x14c>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	3301      	adds	r3, #1
 800645e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006460:	4a4b      	ldr	r2, [pc, #300]	@ (8006590 <xTaskIncrementTick+0x14c>)
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d121      	bne.n	80064b0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800646c:	4b49      	ldr	r3, [pc, #292]	@ (8006594 <xTaskIncrementTick+0x150>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d00b      	beq.n	800648e <xTaskIncrementTick+0x4a>
	__asm volatile
 8006476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800647a:	f383 8811 	msr	BASEPRI, r3
 800647e:	f3bf 8f6f 	isb	sy
 8006482:	f3bf 8f4f 	dsb	sy
 8006486:	603b      	str	r3, [r7, #0]
}
 8006488:	bf00      	nop
 800648a:	bf00      	nop
 800648c:	e7fd      	b.n	800648a <xTaskIncrementTick+0x46>
 800648e:	4b41      	ldr	r3, [pc, #260]	@ (8006594 <xTaskIncrementTick+0x150>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	60fb      	str	r3, [r7, #12]
 8006494:	4b40      	ldr	r3, [pc, #256]	@ (8006598 <xTaskIncrementTick+0x154>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a3e      	ldr	r2, [pc, #248]	@ (8006594 <xTaskIncrementTick+0x150>)
 800649a:	6013      	str	r3, [r2, #0]
 800649c:	4a3e      	ldr	r2, [pc, #248]	@ (8006598 <xTaskIncrementTick+0x154>)
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6013      	str	r3, [r2, #0]
 80064a2:	4b3e      	ldr	r3, [pc, #248]	@ (800659c <xTaskIncrementTick+0x158>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	3301      	adds	r3, #1
 80064a8:	4a3c      	ldr	r2, [pc, #240]	@ (800659c <xTaskIncrementTick+0x158>)
 80064aa:	6013      	str	r3, [r2, #0]
 80064ac:	f000 f996 	bl	80067dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80064b0:	4b3b      	ldr	r3, [pc, #236]	@ (80065a0 <xTaskIncrementTick+0x15c>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	693a      	ldr	r2, [r7, #16]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d348      	bcc.n	800654c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064ba:	4b36      	ldr	r3, [pc, #216]	@ (8006594 <xTaskIncrementTick+0x150>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d104      	bne.n	80064ce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064c4:	4b36      	ldr	r3, [pc, #216]	@ (80065a0 <xTaskIncrementTick+0x15c>)
 80064c6:	f04f 32ff 	mov.w	r2, #4294967295
 80064ca:	601a      	str	r2, [r3, #0]
					break;
 80064cc:	e03e      	b.n	800654c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064ce:	4b31      	ldr	r3, [pc, #196]	@ (8006594 <xTaskIncrementTick+0x150>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80064de:	693a      	ldr	r2, [r7, #16]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d203      	bcs.n	80064ee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80064e6:	4a2e      	ldr	r2, [pc, #184]	@ (80065a0 <xTaskIncrementTick+0x15c>)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80064ec:	e02e      	b.n	800654c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	3304      	adds	r3, #4
 80064f2:	4618      	mov	r0, r3
 80064f4:	f7ff fca1 	bl	8005e3a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d004      	beq.n	800650a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	3318      	adds	r3, #24
 8006504:	4618      	mov	r0, r3
 8006506:	f7ff fc98 	bl	8005e3a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800650e:	2201      	movs	r2, #1
 8006510:	409a      	lsls	r2, r3
 8006512:	4b24      	ldr	r3, [pc, #144]	@ (80065a4 <xTaskIncrementTick+0x160>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4313      	orrs	r3, r2
 8006518:	4a22      	ldr	r2, [pc, #136]	@ (80065a4 <xTaskIncrementTick+0x160>)
 800651a:	6013      	str	r3, [r2, #0]
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006520:	4613      	mov	r3, r2
 8006522:	009b      	lsls	r3, r3, #2
 8006524:	4413      	add	r3, r2
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	4a1f      	ldr	r2, [pc, #124]	@ (80065a8 <xTaskIncrementTick+0x164>)
 800652a:	441a      	add	r2, r3
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	3304      	adds	r3, #4
 8006530:	4619      	mov	r1, r3
 8006532:	4610      	mov	r0, r2
 8006534:	f7ff fc24 	bl	8005d80 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800653c:	4b1b      	ldr	r3, [pc, #108]	@ (80065ac <xTaskIncrementTick+0x168>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006542:	429a      	cmp	r2, r3
 8006544:	d3b9      	bcc.n	80064ba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006546:	2301      	movs	r3, #1
 8006548:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800654a:	e7b6      	b.n	80064ba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800654c:	4b17      	ldr	r3, [pc, #92]	@ (80065ac <xTaskIncrementTick+0x168>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006552:	4915      	ldr	r1, [pc, #84]	@ (80065a8 <xTaskIncrementTick+0x164>)
 8006554:	4613      	mov	r3, r2
 8006556:	009b      	lsls	r3, r3, #2
 8006558:	4413      	add	r3, r2
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	440b      	add	r3, r1
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	2b01      	cmp	r3, #1
 8006562:	d901      	bls.n	8006568 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006564:	2301      	movs	r3, #1
 8006566:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006568:	4b11      	ldr	r3, [pc, #68]	@ (80065b0 <xTaskIncrementTick+0x16c>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d007      	beq.n	8006580 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006570:	2301      	movs	r3, #1
 8006572:	617b      	str	r3, [r7, #20]
 8006574:	e004      	b.n	8006580 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006576:	4b0f      	ldr	r3, [pc, #60]	@ (80065b4 <xTaskIncrementTick+0x170>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	3301      	adds	r3, #1
 800657c:	4a0d      	ldr	r2, [pc, #52]	@ (80065b4 <xTaskIncrementTick+0x170>)
 800657e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006580:	697b      	ldr	r3, [r7, #20]
}
 8006582:	4618      	mov	r0, r3
 8006584:	3718      	adds	r7, #24
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	20000780 	.word	0x20000780
 8006590:	2000075c 	.word	0x2000075c
 8006594:	20000710 	.word	0x20000710
 8006598:	20000714 	.word	0x20000714
 800659c:	20000770 	.word	0x20000770
 80065a0:	20000778 	.word	0x20000778
 80065a4:	20000760 	.word	0x20000760
 80065a8:	2000065c 	.word	0x2000065c
 80065ac:	20000658 	.word	0x20000658
 80065b0:	2000076c 	.word	0x2000076c
 80065b4:	20000768 	.word	0x20000768

080065b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80065b8:	b480      	push	{r7}
 80065ba:	b087      	sub	sp, #28
 80065bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80065be:	4b27      	ldr	r3, [pc, #156]	@ (800665c <vTaskSwitchContext+0xa4>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d003      	beq.n	80065ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80065c6:	4b26      	ldr	r3, [pc, #152]	@ (8006660 <vTaskSwitchContext+0xa8>)
 80065c8:	2201      	movs	r2, #1
 80065ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80065cc:	e040      	b.n	8006650 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80065ce:	4b24      	ldr	r3, [pc, #144]	@ (8006660 <vTaskSwitchContext+0xa8>)
 80065d0:	2200      	movs	r2, #0
 80065d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065d4:	4b23      	ldr	r3, [pc, #140]	@ (8006664 <vTaskSwitchContext+0xac>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	fab3 f383 	clz	r3, r3
 80065e0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80065e2:	7afb      	ldrb	r3, [r7, #11]
 80065e4:	f1c3 031f 	rsb	r3, r3, #31
 80065e8:	617b      	str	r3, [r7, #20]
 80065ea:	491f      	ldr	r1, [pc, #124]	@ (8006668 <vTaskSwitchContext+0xb0>)
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	4613      	mov	r3, r2
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	4413      	add	r3, r2
 80065f4:	009b      	lsls	r3, r3, #2
 80065f6:	440b      	add	r3, r1
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10b      	bne.n	8006616 <vTaskSwitchContext+0x5e>
	__asm volatile
 80065fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006602:	f383 8811 	msr	BASEPRI, r3
 8006606:	f3bf 8f6f 	isb	sy
 800660a:	f3bf 8f4f 	dsb	sy
 800660e:	607b      	str	r3, [r7, #4]
}
 8006610:	bf00      	nop
 8006612:	bf00      	nop
 8006614:	e7fd      	b.n	8006612 <vTaskSwitchContext+0x5a>
 8006616:	697a      	ldr	r2, [r7, #20]
 8006618:	4613      	mov	r3, r2
 800661a:	009b      	lsls	r3, r3, #2
 800661c:	4413      	add	r3, r2
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	4a11      	ldr	r2, [pc, #68]	@ (8006668 <vTaskSwitchContext+0xb0>)
 8006622:	4413      	add	r3, r2
 8006624:	613b      	str	r3, [r7, #16]
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	685a      	ldr	r2, [r3, #4]
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	605a      	str	r2, [r3, #4]
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	685a      	ldr	r2, [r3, #4]
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	3308      	adds	r3, #8
 8006638:	429a      	cmp	r2, r3
 800663a:	d104      	bne.n	8006646 <vTaskSwitchContext+0x8e>
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	685a      	ldr	r2, [r3, #4]
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	605a      	str	r2, [r3, #4]
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	4a07      	ldr	r2, [pc, #28]	@ (800666c <vTaskSwitchContext+0xb4>)
 800664e:	6013      	str	r3, [r2, #0]
}
 8006650:	bf00      	nop
 8006652:	371c      	adds	r7, #28
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr
 800665c:	20000780 	.word	0x20000780
 8006660:	2000076c 	.word	0x2000076c
 8006664:	20000760 	.word	0x20000760
 8006668:	2000065c 	.word	0x2000065c
 800666c:	20000658 	.word	0x20000658

08006670 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b082      	sub	sp, #8
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006678:	f000 f852 	bl	8006720 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800667c:	4b06      	ldr	r3, [pc, #24]	@ (8006698 <prvIdleTask+0x28>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2b01      	cmp	r3, #1
 8006682:	d9f9      	bls.n	8006678 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006684:	4b05      	ldr	r3, [pc, #20]	@ (800669c <prvIdleTask+0x2c>)
 8006686:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800668a:	601a      	str	r2, [r3, #0]
 800668c:	f3bf 8f4f 	dsb	sy
 8006690:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006694:	e7f0      	b.n	8006678 <prvIdleTask+0x8>
 8006696:	bf00      	nop
 8006698:	2000065c 	.word	0x2000065c
 800669c:	e000ed04 	.word	0xe000ed04

080066a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b082      	sub	sp, #8
 80066a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80066a6:	2300      	movs	r3, #0
 80066a8:	607b      	str	r3, [r7, #4]
 80066aa:	e00c      	b.n	80066c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	4613      	mov	r3, r2
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	4413      	add	r3, r2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	4a12      	ldr	r2, [pc, #72]	@ (8006700 <prvInitialiseTaskLists+0x60>)
 80066b8:	4413      	add	r3, r2
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7ff fb33 	bl	8005d26 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	3301      	adds	r3, #1
 80066c4:	607b      	str	r3, [r7, #4]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b06      	cmp	r3, #6
 80066ca:	d9ef      	bls.n	80066ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80066cc:	480d      	ldr	r0, [pc, #52]	@ (8006704 <prvInitialiseTaskLists+0x64>)
 80066ce:	f7ff fb2a 	bl	8005d26 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80066d2:	480d      	ldr	r0, [pc, #52]	@ (8006708 <prvInitialiseTaskLists+0x68>)
 80066d4:	f7ff fb27 	bl	8005d26 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80066d8:	480c      	ldr	r0, [pc, #48]	@ (800670c <prvInitialiseTaskLists+0x6c>)
 80066da:	f7ff fb24 	bl	8005d26 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80066de:	480c      	ldr	r0, [pc, #48]	@ (8006710 <prvInitialiseTaskLists+0x70>)
 80066e0:	f7ff fb21 	bl	8005d26 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80066e4:	480b      	ldr	r0, [pc, #44]	@ (8006714 <prvInitialiseTaskLists+0x74>)
 80066e6:	f7ff fb1e 	bl	8005d26 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80066ea:	4b0b      	ldr	r3, [pc, #44]	@ (8006718 <prvInitialiseTaskLists+0x78>)
 80066ec:	4a05      	ldr	r2, [pc, #20]	@ (8006704 <prvInitialiseTaskLists+0x64>)
 80066ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80066f0:	4b0a      	ldr	r3, [pc, #40]	@ (800671c <prvInitialiseTaskLists+0x7c>)
 80066f2:	4a05      	ldr	r2, [pc, #20]	@ (8006708 <prvInitialiseTaskLists+0x68>)
 80066f4:	601a      	str	r2, [r3, #0]
}
 80066f6:	bf00      	nop
 80066f8:	3708      	adds	r7, #8
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	2000065c 	.word	0x2000065c
 8006704:	200006e8 	.word	0x200006e8
 8006708:	200006fc 	.word	0x200006fc
 800670c:	20000718 	.word	0x20000718
 8006710:	2000072c 	.word	0x2000072c
 8006714:	20000744 	.word	0x20000744
 8006718:	20000710 	.word	0x20000710
 800671c:	20000714 	.word	0x20000714

08006720 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b082      	sub	sp, #8
 8006724:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006726:	e019      	b.n	800675c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006728:	f000 fa2e 	bl	8006b88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800672c:	4b10      	ldr	r3, [pc, #64]	@ (8006770 <prvCheckTasksWaitingTermination+0x50>)
 800672e:	68db      	ldr	r3, [r3, #12]
 8006730:	68db      	ldr	r3, [r3, #12]
 8006732:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	3304      	adds	r3, #4
 8006738:	4618      	mov	r0, r3
 800673a:	f7ff fb7e 	bl	8005e3a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800673e:	4b0d      	ldr	r3, [pc, #52]	@ (8006774 <prvCheckTasksWaitingTermination+0x54>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	3b01      	subs	r3, #1
 8006744:	4a0b      	ldr	r2, [pc, #44]	@ (8006774 <prvCheckTasksWaitingTermination+0x54>)
 8006746:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006748:	4b0b      	ldr	r3, [pc, #44]	@ (8006778 <prvCheckTasksWaitingTermination+0x58>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	3b01      	subs	r3, #1
 800674e:	4a0a      	ldr	r2, [pc, #40]	@ (8006778 <prvCheckTasksWaitingTermination+0x58>)
 8006750:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006752:	f000 fa4b 	bl	8006bec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 f810 	bl	800677c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800675c:	4b06      	ldr	r3, [pc, #24]	@ (8006778 <prvCheckTasksWaitingTermination+0x58>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1e1      	bne.n	8006728 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006764:	bf00      	nop
 8006766:	bf00      	nop
 8006768:	3708      	adds	r7, #8
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	2000072c 	.word	0x2000072c
 8006774:	20000758 	.word	0x20000758
 8006778:	20000740 	.word	0x20000740

0800677c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800678a:	2b00      	cmp	r3, #0
 800678c:	d108      	bne.n	80067a0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006792:	4618      	mov	r0, r3
 8006794:	f000 fba6 	bl	8006ee4 <vPortFree>
				vPortFree( pxTCB );
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 fba3 	bl	8006ee4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800679e:	e019      	b.n	80067d4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d103      	bne.n	80067b2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 fb9a 	bl	8006ee4 <vPortFree>
	}
 80067b0:	e010      	b.n	80067d4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	d00b      	beq.n	80067d4 <prvDeleteTCB+0x58>
	__asm volatile
 80067bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c0:	f383 8811 	msr	BASEPRI, r3
 80067c4:	f3bf 8f6f 	isb	sy
 80067c8:	f3bf 8f4f 	dsb	sy
 80067cc:	60fb      	str	r3, [r7, #12]
}
 80067ce:	bf00      	nop
 80067d0:	bf00      	nop
 80067d2:	e7fd      	b.n	80067d0 <prvDeleteTCB+0x54>
	}
 80067d4:	bf00      	nop
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80067e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006814 <prvResetNextTaskUnblockTime+0x38>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d104      	bne.n	80067f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80067ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006818 <prvResetNextTaskUnblockTime+0x3c>)
 80067ee:	f04f 32ff 	mov.w	r2, #4294967295
 80067f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80067f4:	e008      	b.n	8006808 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067f6:	4b07      	ldr	r3, [pc, #28]	@ (8006814 <prvResetNextTaskUnblockTime+0x38>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	68db      	ldr	r3, [r3, #12]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	4a04      	ldr	r2, [pc, #16]	@ (8006818 <prvResetNextTaskUnblockTime+0x3c>)
 8006806:	6013      	str	r3, [r2, #0]
}
 8006808:	bf00      	nop
 800680a:	370c      	adds	r7, #12
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr
 8006814:	20000710 	.word	0x20000710
 8006818:	20000778 	.word	0x20000778

0800681c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006822:	4b0b      	ldr	r3, [pc, #44]	@ (8006850 <xTaskGetSchedulerState+0x34>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d102      	bne.n	8006830 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800682a:	2301      	movs	r3, #1
 800682c:	607b      	str	r3, [r7, #4]
 800682e:	e008      	b.n	8006842 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006830:	4b08      	ldr	r3, [pc, #32]	@ (8006854 <xTaskGetSchedulerState+0x38>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d102      	bne.n	800683e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006838:	2302      	movs	r3, #2
 800683a:	607b      	str	r3, [r7, #4]
 800683c:	e001      	b.n	8006842 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800683e:	2300      	movs	r3, #0
 8006840:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006842:	687b      	ldr	r3, [r7, #4]
	}
 8006844:	4618      	mov	r0, r3
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr
 8006850:	20000764 	.word	0x20000764
 8006854:	20000780 	.word	0x20000780

08006858 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006862:	4b29      	ldr	r3, [pc, #164]	@ (8006908 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006868:	4b28      	ldr	r3, [pc, #160]	@ (800690c <prvAddCurrentTaskToDelayedList+0xb4>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	3304      	adds	r3, #4
 800686e:	4618      	mov	r0, r3
 8006870:	f7ff fae3 	bl	8005e3a <uxListRemove>
 8006874:	4603      	mov	r3, r0
 8006876:	2b00      	cmp	r3, #0
 8006878:	d10b      	bne.n	8006892 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800687a:	4b24      	ldr	r3, [pc, #144]	@ (800690c <prvAddCurrentTaskToDelayedList+0xb4>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006880:	2201      	movs	r2, #1
 8006882:	fa02 f303 	lsl.w	r3, r2, r3
 8006886:	43da      	mvns	r2, r3
 8006888:	4b21      	ldr	r3, [pc, #132]	@ (8006910 <prvAddCurrentTaskToDelayedList+0xb8>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4013      	ands	r3, r2
 800688e:	4a20      	ldr	r2, [pc, #128]	@ (8006910 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006890:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006898:	d10a      	bne.n	80068b0 <prvAddCurrentTaskToDelayedList+0x58>
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d007      	beq.n	80068b0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068a0:	4b1a      	ldr	r3, [pc, #104]	@ (800690c <prvAddCurrentTaskToDelayedList+0xb4>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	3304      	adds	r3, #4
 80068a6:	4619      	mov	r1, r3
 80068a8:	481a      	ldr	r0, [pc, #104]	@ (8006914 <prvAddCurrentTaskToDelayedList+0xbc>)
 80068aa:	f7ff fa69 	bl	8005d80 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80068ae:	e026      	b.n	80068fe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4413      	add	r3, r2
 80068b6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80068b8:	4b14      	ldr	r3, [pc, #80]	@ (800690c <prvAddCurrentTaskToDelayedList+0xb4>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68ba      	ldr	r2, [r7, #8]
 80068be:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80068c0:	68ba      	ldr	r2, [r7, #8]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d209      	bcs.n	80068dc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068c8:	4b13      	ldr	r3, [pc, #76]	@ (8006918 <prvAddCurrentTaskToDelayedList+0xc0>)
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	4b0f      	ldr	r3, [pc, #60]	@ (800690c <prvAddCurrentTaskToDelayedList+0xb4>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	3304      	adds	r3, #4
 80068d2:	4619      	mov	r1, r3
 80068d4:	4610      	mov	r0, r2
 80068d6:	f7ff fa77 	bl	8005dc8 <vListInsert>
}
 80068da:	e010      	b.n	80068fe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068dc:	4b0f      	ldr	r3, [pc, #60]	@ (800691c <prvAddCurrentTaskToDelayedList+0xc4>)
 80068de:	681a      	ldr	r2, [r3, #0]
 80068e0:	4b0a      	ldr	r3, [pc, #40]	@ (800690c <prvAddCurrentTaskToDelayedList+0xb4>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	3304      	adds	r3, #4
 80068e6:	4619      	mov	r1, r3
 80068e8:	4610      	mov	r0, r2
 80068ea:	f7ff fa6d 	bl	8005dc8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80068ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006920 <prvAddCurrentTaskToDelayedList+0xc8>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68ba      	ldr	r2, [r7, #8]
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d202      	bcs.n	80068fe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80068f8:	4a09      	ldr	r2, [pc, #36]	@ (8006920 <prvAddCurrentTaskToDelayedList+0xc8>)
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	6013      	str	r3, [r2, #0]
}
 80068fe:	bf00      	nop
 8006900:	3710      	adds	r7, #16
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	2000075c 	.word	0x2000075c
 800690c:	20000658 	.word	0x20000658
 8006910:	20000760 	.word	0x20000760
 8006914:	20000744 	.word	0x20000744
 8006918:	20000714 	.word	0x20000714
 800691c:	20000710 	.word	0x20000710
 8006920:	20000778 	.word	0x20000778

08006924 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	3b04      	subs	r3, #4
 8006934:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800693c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	3b04      	subs	r3, #4
 8006942:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	f023 0201 	bic.w	r2, r3, #1
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	3b04      	subs	r3, #4
 8006952:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006954:	4a0c      	ldr	r2, [pc, #48]	@ (8006988 <pxPortInitialiseStack+0x64>)
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	3b14      	subs	r3, #20
 800695e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	3b04      	subs	r3, #4
 800696a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f06f 0202 	mvn.w	r2, #2
 8006972:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	3b20      	subs	r3, #32
 8006978:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800697a:	68fb      	ldr	r3, [r7, #12]
}
 800697c:	4618      	mov	r0, r3
 800697e:	3714      	adds	r7, #20
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr
 8006988:	0800698d 	.word	0x0800698d

0800698c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800698c:	b480      	push	{r7}
 800698e:	b085      	sub	sp, #20
 8006990:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006992:	2300      	movs	r3, #0
 8006994:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006996:	4b13      	ldr	r3, [pc, #76]	@ (80069e4 <prvTaskExitError+0x58>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800699e:	d00b      	beq.n	80069b8 <prvTaskExitError+0x2c>
	__asm volatile
 80069a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a4:	f383 8811 	msr	BASEPRI, r3
 80069a8:	f3bf 8f6f 	isb	sy
 80069ac:	f3bf 8f4f 	dsb	sy
 80069b0:	60fb      	str	r3, [r7, #12]
}
 80069b2:	bf00      	nop
 80069b4:	bf00      	nop
 80069b6:	e7fd      	b.n	80069b4 <prvTaskExitError+0x28>
	__asm volatile
 80069b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069bc:	f383 8811 	msr	BASEPRI, r3
 80069c0:	f3bf 8f6f 	isb	sy
 80069c4:	f3bf 8f4f 	dsb	sy
 80069c8:	60bb      	str	r3, [r7, #8]
}
 80069ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80069cc:	bf00      	nop
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d0fc      	beq.n	80069ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80069d4:	bf00      	nop
 80069d6:	bf00      	nop
 80069d8:	3714      	adds	r7, #20
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	20000014 	.word	0x20000014
	...

080069f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80069f0:	4b07      	ldr	r3, [pc, #28]	@ (8006a10 <pxCurrentTCBConst2>)
 80069f2:	6819      	ldr	r1, [r3, #0]
 80069f4:	6808      	ldr	r0, [r1, #0]
 80069f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069fa:	f380 8809 	msr	PSP, r0
 80069fe:	f3bf 8f6f 	isb	sy
 8006a02:	f04f 0000 	mov.w	r0, #0
 8006a06:	f380 8811 	msr	BASEPRI, r0
 8006a0a:	4770      	bx	lr
 8006a0c:	f3af 8000 	nop.w

08006a10 <pxCurrentTCBConst2>:
 8006a10:	20000658 	.word	0x20000658
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006a14:	bf00      	nop
 8006a16:	bf00      	nop

08006a18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006a18:	4808      	ldr	r0, [pc, #32]	@ (8006a3c <prvPortStartFirstTask+0x24>)
 8006a1a:	6800      	ldr	r0, [r0, #0]
 8006a1c:	6800      	ldr	r0, [r0, #0]
 8006a1e:	f380 8808 	msr	MSP, r0
 8006a22:	f04f 0000 	mov.w	r0, #0
 8006a26:	f380 8814 	msr	CONTROL, r0
 8006a2a:	b662      	cpsie	i
 8006a2c:	b661      	cpsie	f
 8006a2e:	f3bf 8f4f 	dsb	sy
 8006a32:	f3bf 8f6f 	isb	sy
 8006a36:	df00      	svc	0
 8006a38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006a3a:	bf00      	nop
 8006a3c:	e000ed08 	.word	0xe000ed08

08006a40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b086      	sub	sp, #24
 8006a44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006a46:	4b47      	ldr	r3, [pc, #284]	@ (8006b64 <xPortStartScheduler+0x124>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a47      	ldr	r2, [pc, #284]	@ (8006b68 <xPortStartScheduler+0x128>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d10b      	bne.n	8006a68 <xPortStartScheduler+0x28>
	__asm volatile
 8006a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a54:	f383 8811 	msr	BASEPRI, r3
 8006a58:	f3bf 8f6f 	isb	sy
 8006a5c:	f3bf 8f4f 	dsb	sy
 8006a60:	613b      	str	r3, [r7, #16]
}
 8006a62:	bf00      	nop
 8006a64:	bf00      	nop
 8006a66:	e7fd      	b.n	8006a64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006a68:	4b3e      	ldr	r3, [pc, #248]	@ (8006b64 <xPortStartScheduler+0x124>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a3f      	ldr	r2, [pc, #252]	@ (8006b6c <xPortStartScheduler+0x12c>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d10b      	bne.n	8006a8a <xPortStartScheduler+0x4a>
	__asm volatile
 8006a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a76:	f383 8811 	msr	BASEPRI, r3
 8006a7a:	f3bf 8f6f 	isb	sy
 8006a7e:	f3bf 8f4f 	dsb	sy
 8006a82:	60fb      	str	r3, [r7, #12]
}
 8006a84:	bf00      	nop
 8006a86:	bf00      	nop
 8006a88:	e7fd      	b.n	8006a86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006a8a:	4b39      	ldr	r3, [pc, #228]	@ (8006b70 <xPortStartScheduler+0x130>)
 8006a8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	22ff      	movs	r2, #255	@ 0xff
 8006a9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006aa4:	78fb      	ldrb	r3, [r7, #3]
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006aac:	b2da      	uxtb	r2, r3
 8006aae:	4b31      	ldr	r3, [pc, #196]	@ (8006b74 <xPortStartScheduler+0x134>)
 8006ab0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ab2:	4b31      	ldr	r3, [pc, #196]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006ab4:	2207      	movs	r2, #7
 8006ab6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ab8:	e009      	b.n	8006ace <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006aba:	4b2f      	ldr	r3, [pc, #188]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	4a2d      	ldr	r2, [pc, #180]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006ac2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006ac4:	78fb      	ldrb	r3, [r7, #3]
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	005b      	lsls	r3, r3, #1
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ace:	78fb      	ldrb	r3, [r7, #3]
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ad6:	2b80      	cmp	r3, #128	@ 0x80
 8006ad8:	d0ef      	beq.n	8006aba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006ada:	4b27      	ldr	r3, [pc, #156]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f1c3 0307 	rsb	r3, r3, #7
 8006ae2:	2b04      	cmp	r3, #4
 8006ae4:	d00b      	beq.n	8006afe <xPortStartScheduler+0xbe>
	__asm volatile
 8006ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aea:	f383 8811 	msr	BASEPRI, r3
 8006aee:	f3bf 8f6f 	isb	sy
 8006af2:	f3bf 8f4f 	dsb	sy
 8006af6:	60bb      	str	r3, [r7, #8]
}
 8006af8:	bf00      	nop
 8006afa:	bf00      	nop
 8006afc:	e7fd      	b.n	8006afa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006afe:	4b1e      	ldr	r3, [pc, #120]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	021b      	lsls	r3, r3, #8
 8006b04:	4a1c      	ldr	r2, [pc, #112]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006b06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006b08:	4b1b      	ldr	r3, [pc, #108]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b10:	4a19      	ldr	r2, [pc, #100]	@ (8006b78 <xPortStartScheduler+0x138>)
 8006b12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	b2da      	uxtb	r2, r3
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006b1c:	4b17      	ldr	r3, [pc, #92]	@ (8006b7c <xPortStartScheduler+0x13c>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a16      	ldr	r2, [pc, #88]	@ (8006b7c <xPortStartScheduler+0x13c>)
 8006b22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006b26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006b28:	4b14      	ldr	r3, [pc, #80]	@ (8006b7c <xPortStartScheduler+0x13c>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a13      	ldr	r2, [pc, #76]	@ (8006b7c <xPortStartScheduler+0x13c>)
 8006b2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006b32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006b34:	f000 f8da 	bl	8006cec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006b38:	4b11      	ldr	r3, [pc, #68]	@ (8006b80 <xPortStartScheduler+0x140>)
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006b3e:	f000 f8f9 	bl	8006d34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006b42:	4b10      	ldr	r3, [pc, #64]	@ (8006b84 <xPortStartScheduler+0x144>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a0f      	ldr	r2, [pc, #60]	@ (8006b84 <xPortStartScheduler+0x144>)
 8006b48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006b4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006b4e:	f7ff ff63 	bl	8006a18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006b52:	f7ff fd31 	bl	80065b8 <vTaskSwitchContext>
	prvTaskExitError();
 8006b56:	f7ff ff19 	bl	800698c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006b5a:	2300      	movs	r3, #0
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3718      	adds	r7, #24
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}
 8006b64:	e000ed00 	.word	0xe000ed00
 8006b68:	410fc271 	.word	0x410fc271
 8006b6c:	410fc270 	.word	0x410fc270
 8006b70:	e000e400 	.word	0xe000e400
 8006b74:	20000784 	.word	0x20000784
 8006b78:	20000788 	.word	0x20000788
 8006b7c:	e000ed20 	.word	0xe000ed20
 8006b80:	20000014 	.word	0x20000014
 8006b84:	e000ef34 	.word	0xe000ef34

08006b88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b92:	f383 8811 	msr	BASEPRI, r3
 8006b96:	f3bf 8f6f 	isb	sy
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	607b      	str	r3, [r7, #4]
}
 8006ba0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006ba2:	4b10      	ldr	r3, [pc, #64]	@ (8006be4 <vPortEnterCritical+0x5c>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	4a0e      	ldr	r2, [pc, #56]	@ (8006be4 <vPortEnterCritical+0x5c>)
 8006baa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006bac:	4b0d      	ldr	r3, [pc, #52]	@ (8006be4 <vPortEnterCritical+0x5c>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d110      	bne.n	8006bd6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8006be8 <vPortEnterCritical+0x60>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d00b      	beq.n	8006bd6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc2:	f383 8811 	msr	BASEPRI, r3
 8006bc6:	f3bf 8f6f 	isb	sy
 8006bca:	f3bf 8f4f 	dsb	sy
 8006bce:	603b      	str	r3, [r7, #0]
}
 8006bd0:	bf00      	nop
 8006bd2:	bf00      	nop
 8006bd4:	e7fd      	b.n	8006bd2 <vPortEnterCritical+0x4a>
	}
}
 8006bd6:	bf00      	nop
 8006bd8:	370c      	adds	r7, #12
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	20000014 	.word	0x20000014
 8006be8:	e000ed04 	.word	0xe000ed04

08006bec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006bf2:	4b12      	ldr	r3, [pc, #72]	@ (8006c3c <vPortExitCritical+0x50>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d10b      	bne.n	8006c12 <vPortExitCritical+0x26>
	__asm volatile
 8006bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bfe:	f383 8811 	msr	BASEPRI, r3
 8006c02:	f3bf 8f6f 	isb	sy
 8006c06:	f3bf 8f4f 	dsb	sy
 8006c0a:	607b      	str	r3, [r7, #4]
}
 8006c0c:	bf00      	nop
 8006c0e:	bf00      	nop
 8006c10:	e7fd      	b.n	8006c0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006c12:	4b0a      	ldr	r3, [pc, #40]	@ (8006c3c <vPortExitCritical+0x50>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	3b01      	subs	r3, #1
 8006c18:	4a08      	ldr	r2, [pc, #32]	@ (8006c3c <vPortExitCritical+0x50>)
 8006c1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006c1c:	4b07      	ldr	r3, [pc, #28]	@ (8006c3c <vPortExitCritical+0x50>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d105      	bne.n	8006c30 <vPortExitCritical+0x44>
 8006c24:	2300      	movs	r3, #0
 8006c26:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006c2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006c30:	bf00      	nop
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr
 8006c3c:	20000014 	.word	0x20000014

08006c40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c40:	f3ef 8009 	mrs	r0, PSP
 8006c44:	f3bf 8f6f 	isb	sy
 8006c48:	4b15      	ldr	r3, [pc, #84]	@ (8006ca0 <pxCurrentTCBConst>)
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	f01e 0f10 	tst.w	lr, #16
 8006c50:	bf08      	it	eq
 8006c52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006c56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c5a:	6010      	str	r0, [r2, #0]
 8006c5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006c60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006c64:	f380 8811 	msr	BASEPRI, r0
 8006c68:	f3bf 8f4f 	dsb	sy
 8006c6c:	f3bf 8f6f 	isb	sy
 8006c70:	f7ff fca2 	bl	80065b8 <vTaskSwitchContext>
 8006c74:	f04f 0000 	mov.w	r0, #0
 8006c78:	f380 8811 	msr	BASEPRI, r0
 8006c7c:	bc09      	pop	{r0, r3}
 8006c7e:	6819      	ldr	r1, [r3, #0]
 8006c80:	6808      	ldr	r0, [r1, #0]
 8006c82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c86:	f01e 0f10 	tst.w	lr, #16
 8006c8a:	bf08      	it	eq
 8006c8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006c90:	f380 8809 	msr	PSP, r0
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	f3af 8000 	nop.w

08006ca0 <pxCurrentTCBConst>:
 8006ca0:	20000658 	.word	0x20000658
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006ca4:	bf00      	nop
 8006ca6:	bf00      	nop

08006ca8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b082      	sub	sp, #8
 8006cac:	af00      	add	r7, sp, #0
	__asm volatile
 8006cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb2:	f383 8811 	msr	BASEPRI, r3
 8006cb6:	f3bf 8f6f 	isb	sy
 8006cba:	f3bf 8f4f 	dsb	sy
 8006cbe:	607b      	str	r3, [r7, #4]
}
 8006cc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006cc2:	f7ff fbbf 	bl	8006444 <xTaskIncrementTick>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d003      	beq.n	8006cd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006ccc:	4b06      	ldr	r3, [pc, #24]	@ (8006ce8 <xPortSysTickHandler+0x40>)
 8006cce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cd2:	601a      	str	r2, [r3, #0]
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	f383 8811 	msr	BASEPRI, r3
}
 8006cde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006ce0:	bf00      	nop
 8006ce2:	3708      	adds	r7, #8
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	e000ed04 	.word	0xe000ed04

08006cec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006cec:	b480      	push	{r7}
 8006cee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8006d20 <vPortSetupTimerInterrupt+0x34>)
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8006d24 <vPortSetupTimerInterrupt+0x38>)
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8006d28 <vPortSetupTimerInterrupt+0x3c>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a0a      	ldr	r2, [pc, #40]	@ (8006d2c <vPortSetupTimerInterrupt+0x40>)
 8006d02:	fba2 2303 	umull	r2, r3, r2, r3
 8006d06:	099b      	lsrs	r3, r3, #6
 8006d08:	4a09      	ldr	r2, [pc, #36]	@ (8006d30 <vPortSetupTimerInterrupt+0x44>)
 8006d0a:	3b01      	subs	r3, #1
 8006d0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006d0e:	4b04      	ldr	r3, [pc, #16]	@ (8006d20 <vPortSetupTimerInterrupt+0x34>)
 8006d10:	2207      	movs	r2, #7
 8006d12:	601a      	str	r2, [r3, #0]
}
 8006d14:	bf00      	nop
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop
 8006d20:	e000e010 	.word	0xe000e010
 8006d24:	e000e018 	.word	0xe000e018
 8006d28:	20000000 	.word	0x20000000
 8006d2c:	10624dd3 	.word	0x10624dd3
 8006d30:	e000e014 	.word	0xe000e014

08006d34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006d34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006d44 <vPortEnableVFP+0x10>
 8006d38:	6801      	ldr	r1, [r0, #0]
 8006d3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006d3e:	6001      	str	r1, [r0, #0]
 8006d40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006d42:	bf00      	nop
 8006d44:	e000ed88 	.word	0xe000ed88

08006d48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b08a      	sub	sp, #40	@ 0x28
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d50:	2300      	movs	r3, #0
 8006d52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d54:	f7ff faca 	bl	80062ec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d58:	4b5c      	ldr	r3, [pc, #368]	@ (8006ecc <pvPortMalloc+0x184>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d101      	bne.n	8006d64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d60:	f000 f924 	bl	8006fac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d64:	4b5a      	ldr	r3, [pc, #360]	@ (8006ed0 <pvPortMalloc+0x188>)
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	f040 8095 	bne.w	8006e9c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d01e      	beq.n	8006db6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006d78:	2208      	movs	r2, #8
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4413      	add	r3, r2
 8006d7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f003 0307 	and.w	r3, r3, #7
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d015      	beq.n	8006db6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f023 0307 	bic.w	r3, r3, #7
 8006d90:	3308      	adds	r3, #8
 8006d92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f003 0307 	and.w	r3, r3, #7
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d00b      	beq.n	8006db6 <pvPortMalloc+0x6e>
	__asm volatile
 8006d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da2:	f383 8811 	msr	BASEPRI, r3
 8006da6:	f3bf 8f6f 	isb	sy
 8006daa:	f3bf 8f4f 	dsb	sy
 8006dae:	617b      	str	r3, [r7, #20]
}
 8006db0:	bf00      	nop
 8006db2:	bf00      	nop
 8006db4:	e7fd      	b.n	8006db2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d06f      	beq.n	8006e9c <pvPortMalloc+0x154>
 8006dbc:	4b45      	ldr	r3, [pc, #276]	@ (8006ed4 <pvPortMalloc+0x18c>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d86a      	bhi.n	8006e9c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006dc6:	4b44      	ldr	r3, [pc, #272]	@ (8006ed8 <pvPortMalloc+0x190>)
 8006dc8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006dca:	4b43      	ldr	r3, [pc, #268]	@ (8006ed8 <pvPortMalloc+0x190>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006dd0:	e004      	b.n	8006ddc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d903      	bls.n	8006dee <pvPortMalloc+0xa6>
 8006de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d1f1      	bne.n	8006dd2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006dee:	4b37      	ldr	r3, [pc, #220]	@ (8006ecc <pvPortMalloc+0x184>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d051      	beq.n	8006e9c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006df8:	6a3b      	ldr	r3, [r7, #32]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	2208      	movs	r2, #8
 8006dfe:	4413      	add	r3, r2
 8006e00:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	6a3b      	ldr	r3, [r7, #32]
 8006e08:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	1ad2      	subs	r2, r2, r3
 8006e12:	2308      	movs	r3, #8
 8006e14:	005b      	lsls	r3, r3, #1
 8006e16:	429a      	cmp	r2, r3
 8006e18:	d920      	bls.n	8006e5c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	4413      	add	r3, r2
 8006e20:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e22:	69bb      	ldr	r3, [r7, #24]
 8006e24:	f003 0307 	and.w	r3, r3, #7
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00b      	beq.n	8006e44 <pvPortMalloc+0xfc>
	__asm volatile
 8006e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e30:	f383 8811 	msr	BASEPRI, r3
 8006e34:	f3bf 8f6f 	isb	sy
 8006e38:	f3bf 8f4f 	dsb	sy
 8006e3c:	613b      	str	r3, [r7, #16]
}
 8006e3e:	bf00      	nop
 8006e40:	bf00      	nop
 8006e42:	e7fd      	b.n	8006e40 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e46:	685a      	ldr	r2, [r3, #4]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	1ad2      	subs	r2, r2, r3
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e56:	69b8      	ldr	r0, [r7, #24]
 8006e58:	f000 f90a 	bl	8007070 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ed4 <pvPortMalloc+0x18c>)
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	4a1b      	ldr	r2, [pc, #108]	@ (8006ed4 <pvPortMalloc+0x18c>)
 8006e68:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8006ed4 <pvPortMalloc+0x18c>)
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8006edc <pvPortMalloc+0x194>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d203      	bcs.n	8006e7e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e76:	4b17      	ldr	r3, [pc, #92]	@ (8006ed4 <pvPortMalloc+0x18c>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a18      	ldr	r2, [pc, #96]	@ (8006edc <pvPortMalloc+0x194>)
 8006e7c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e80:	685a      	ldr	r2, [r3, #4]
 8006e82:	4b13      	ldr	r3, [pc, #76]	@ (8006ed0 <pvPortMalloc+0x188>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	431a      	orrs	r2, r3
 8006e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8e:	2200      	movs	r2, #0
 8006e90:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e92:	4b13      	ldr	r3, [pc, #76]	@ (8006ee0 <pvPortMalloc+0x198>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	3301      	adds	r3, #1
 8006e98:	4a11      	ldr	r2, [pc, #68]	@ (8006ee0 <pvPortMalloc+0x198>)
 8006e9a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e9c:	f7ff fa34 	bl	8006308 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ea0:	69fb      	ldr	r3, [r7, #28]
 8006ea2:	f003 0307 	and.w	r3, r3, #7
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d00b      	beq.n	8006ec2 <pvPortMalloc+0x17a>
	__asm volatile
 8006eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eae:	f383 8811 	msr	BASEPRI, r3
 8006eb2:	f3bf 8f6f 	isb	sy
 8006eb6:	f3bf 8f4f 	dsb	sy
 8006eba:	60fb      	str	r3, [r7, #12]
}
 8006ebc:	bf00      	nop
 8006ebe:	bf00      	nop
 8006ec0:	e7fd      	b.n	8006ebe <pvPortMalloc+0x176>
	return pvReturn;
 8006ec2:	69fb      	ldr	r3, [r7, #28]
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3728      	adds	r7, #40	@ 0x28
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	2000134c 	.word	0x2000134c
 8006ed0:	20001360 	.word	0x20001360
 8006ed4:	20001350 	.word	0x20001350
 8006ed8:	20001344 	.word	0x20001344
 8006edc:	20001354 	.word	0x20001354
 8006ee0:	20001358 	.word	0x20001358

08006ee4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b086      	sub	sp, #24
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d04f      	beq.n	8006f96 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006ef6:	2308      	movs	r3, #8
 8006ef8:	425b      	negs	r3, r3
 8006efa:	697a      	ldr	r2, [r7, #20]
 8006efc:	4413      	add	r3, r2
 8006efe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	685a      	ldr	r2, [r3, #4]
 8006f08:	4b25      	ldr	r3, [pc, #148]	@ (8006fa0 <vPortFree+0xbc>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d10b      	bne.n	8006f2a <vPortFree+0x46>
	__asm volatile
 8006f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f16:	f383 8811 	msr	BASEPRI, r3
 8006f1a:	f3bf 8f6f 	isb	sy
 8006f1e:	f3bf 8f4f 	dsb	sy
 8006f22:	60fb      	str	r3, [r7, #12]
}
 8006f24:	bf00      	nop
 8006f26:	bf00      	nop
 8006f28:	e7fd      	b.n	8006f26 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d00b      	beq.n	8006f4a <vPortFree+0x66>
	__asm volatile
 8006f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f36:	f383 8811 	msr	BASEPRI, r3
 8006f3a:	f3bf 8f6f 	isb	sy
 8006f3e:	f3bf 8f4f 	dsb	sy
 8006f42:	60bb      	str	r3, [r7, #8]
}
 8006f44:	bf00      	nop
 8006f46:	bf00      	nop
 8006f48:	e7fd      	b.n	8006f46 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	685a      	ldr	r2, [r3, #4]
 8006f4e:	4b14      	ldr	r3, [pc, #80]	@ (8006fa0 <vPortFree+0xbc>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4013      	ands	r3, r2
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d01e      	beq.n	8006f96 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d11a      	bne.n	8006f96 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	685a      	ldr	r2, [r3, #4]
 8006f64:	4b0e      	ldr	r3, [pc, #56]	@ (8006fa0 <vPortFree+0xbc>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	43db      	mvns	r3, r3
 8006f6a:	401a      	ands	r2, r3
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006f70:	f7ff f9bc 	bl	80062ec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	685a      	ldr	r2, [r3, #4]
 8006f78:	4b0a      	ldr	r3, [pc, #40]	@ (8006fa4 <vPortFree+0xc0>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4413      	add	r3, r2
 8006f7e:	4a09      	ldr	r2, [pc, #36]	@ (8006fa4 <vPortFree+0xc0>)
 8006f80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006f82:	6938      	ldr	r0, [r7, #16]
 8006f84:	f000 f874 	bl	8007070 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006f88:	4b07      	ldr	r3, [pc, #28]	@ (8006fa8 <vPortFree+0xc4>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	3301      	adds	r3, #1
 8006f8e:	4a06      	ldr	r2, [pc, #24]	@ (8006fa8 <vPortFree+0xc4>)
 8006f90:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006f92:	f7ff f9b9 	bl	8006308 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f96:	bf00      	nop
 8006f98:	3718      	adds	r7, #24
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	20001360 	.word	0x20001360
 8006fa4:	20001350 	.word	0x20001350
 8006fa8:	2000135c 	.word	0x2000135c

08006fac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006fac:	b480      	push	{r7}
 8006fae:	b085      	sub	sp, #20
 8006fb0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006fb2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8006fb6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006fb8:	4b27      	ldr	r3, [pc, #156]	@ (8007058 <prvHeapInit+0xac>)
 8006fba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f003 0307 	and.w	r3, r3, #7
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d00c      	beq.n	8006fe0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	3307      	adds	r3, #7
 8006fca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f023 0307 	bic.w	r3, r3, #7
 8006fd2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006fd4:	68ba      	ldr	r2, [r7, #8]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	4a1f      	ldr	r2, [pc, #124]	@ (8007058 <prvHeapInit+0xac>)
 8006fdc:	4413      	add	r3, r2
 8006fde:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800705c <prvHeapInit+0xb0>)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006fea:	4b1c      	ldr	r3, [pc, #112]	@ (800705c <prvHeapInit+0xb0>)
 8006fec:	2200      	movs	r2, #0
 8006fee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	68ba      	ldr	r2, [r7, #8]
 8006ff4:	4413      	add	r3, r2
 8006ff6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006ff8:	2208      	movs	r2, #8
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	1a9b      	subs	r3, r3, r2
 8006ffe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f023 0307 	bic.w	r3, r3, #7
 8007006:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	4a15      	ldr	r2, [pc, #84]	@ (8007060 <prvHeapInit+0xb4>)
 800700c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800700e:	4b14      	ldr	r3, [pc, #80]	@ (8007060 <prvHeapInit+0xb4>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	2200      	movs	r2, #0
 8007014:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007016:	4b12      	ldr	r3, [pc, #72]	@ (8007060 <prvHeapInit+0xb4>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2200      	movs	r2, #0
 800701c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	1ad2      	subs	r2, r2, r3
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800702c:	4b0c      	ldr	r3, [pc, #48]	@ (8007060 <prvHeapInit+0xb4>)
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	4a0a      	ldr	r2, [pc, #40]	@ (8007064 <prvHeapInit+0xb8>)
 800703a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	4a09      	ldr	r2, [pc, #36]	@ (8007068 <prvHeapInit+0xbc>)
 8007042:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007044:	4b09      	ldr	r3, [pc, #36]	@ (800706c <prvHeapInit+0xc0>)
 8007046:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800704a:	601a      	str	r2, [r3, #0]
}
 800704c:	bf00      	nop
 800704e:	3714      	adds	r7, #20
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr
 8007058:	2000078c 	.word	0x2000078c
 800705c:	20001344 	.word	0x20001344
 8007060:	2000134c 	.word	0x2000134c
 8007064:	20001354 	.word	0x20001354
 8007068:	20001350 	.word	0x20001350
 800706c:	20001360 	.word	0x20001360

08007070 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007070:	b480      	push	{r7}
 8007072:	b085      	sub	sp, #20
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007078:	4b28      	ldr	r3, [pc, #160]	@ (800711c <prvInsertBlockIntoFreeList+0xac>)
 800707a:	60fb      	str	r3, [r7, #12]
 800707c:	e002      	b.n	8007084 <prvInsertBlockIntoFreeList+0x14>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	60fb      	str	r3, [r7, #12]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	429a      	cmp	r2, r3
 800708c:	d8f7      	bhi.n	800707e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	68ba      	ldr	r2, [r7, #8]
 8007098:	4413      	add	r3, r2
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	429a      	cmp	r2, r3
 800709e:	d108      	bne.n	80070b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	685a      	ldr	r2, [r3, #4]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	441a      	add	r2, r3
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	68ba      	ldr	r2, [r7, #8]
 80070bc:	441a      	add	r2, r3
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d118      	bne.n	80070f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	4b15      	ldr	r3, [pc, #84]	@ (8007120 <prvInsertBlockIntoFreeList+0xb0>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d00d      	beq.n	80070ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	685a      	ldr	r2, [r3, #4]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	441a      	add	r2, r3
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	601a      	str	r2, [r3, #0]
 80070ec:	e008      	b.n	8007100 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80070ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007120 <prvInsertBlockIntoFreeList+0xb0>)
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	601a      	str	r2, [r3, #0]
 80070f6:	e003      	b.n	8007100 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007100:	68fa      	ldr	r2, [r7, #12]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	429a      	cmp	r2, r3
 8007106:	d002      	beq.n	800710e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800710e:	bf00      	nop
 8007110:	3714      	adds	r7, #20
 8007112:	46bd      	mov	sp, r7
 8007114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	20001344 	.word	0x20001344
 8007120:	2000134c 	.word	0x2000134c

08007124 <__cvt>:
 8007124:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007128:	ec57 6b10 	vmov	r6, r7, d0
 800712c:	2f00      	cmp	r7, #0
 800712e:	460c      	mov	r4, r1
 8007130:	4619      	mov	r1, r3
 8007132:	463b      	mov	r3, r7
 8007134:	bfbb      	ittet	lt
 8007136:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800713a:	461f      	movlt	r7, r3
 800713c:	2300      	movge	r3, #0
 800713e:	232d      	movlt	r3, #45	@ 0x2d
 8007140:	700b      	strb	r3, [r1, #0]
 8007142:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007144:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007148:	4691      	mov	r9, r2
 800714a:	f023 0820 	bic.w	r8, r3, #32
 800714e:	bfbc      	itt	lt
 8007150:	4632      	movlt	r2, r6
 8007152:	4616      	movlt	r6, r2
 8007154:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007158:	d005      	beq.n	8007166 <__cvt+0x42>
 800715a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800715e:	d100      	bne.n	8007162 <__cvt+0x3e>
 8007160:	3401      	adds	r4, #1
 8007162:	2102      	movs	r1, #2
 8007164:	e000      	b.n	8007168 <__cvt+0x44>
 8007166:	2103      	movs	r1, #3
 8007168:	ab03      	add	r3, sp, #12
 800716a:	9301      	str	r3, [sp, #4]
 800716c:	ab02      	add	r3, sp, #8
 800716e:	9300      	str	r3, [sp, #0]
 8007170:	ec47 6b10 	vmov	d0, r6, r7
 8007174:	4653      	mov	r3, sl
 8007176:	4622      	mov	r2, r4
 8007178:	f001 f8b6 	bl	80082e8 <_dtoa_r>
 800717c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007180:	4605      	mov	r5, r0
 8007182:	d119      	bne.n	80071b8 <__cvt+0x94>
 8007184:	f019 0f01 	tst.w	r9, #1
 8007188:	d00e      	beq.n	80071a8 <__cvt+0x84>
 800718a:	eb00 0904 	add.w	r9, r0, r4
 800718e:	2200      	movs	r2, #0
 8007190:	2300      	movs	r3, #0
 8007192:	4630      	mov	r0, r6
 8007194:	4639      	mov	r1, r7
 8007196:	f7f9 fc97 	bl	8000ac8 <__aeabi_dcmpeq>
 800719a:	b108      	cbz	r0, 80071a0 <__cvt+0x7c>
 800719c:	f8cd 900c 	str.w	r9, [sp, #12]
 80071a0:	2230      	movs	r2, #48	@ 0x30
 80071a2:	9b03      	ldr	r3, [sp, #12]
 80071a4:	454b      	cmp	r3, r9
 80071a6:	d31e      	bcc.n	80071e6 <__cvt+0xc2>
 80071a8:	9b03      	ldr	r3, [sp, #12]
 80071aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071ac:	1b5b      	subs	r3, r3, r5
 80071ae:	4628      	mov	r0, r5
 80071b0:	6013      	str	r3, [r2, #0]
 80071b2:	b004      	add	sp, #16
 80071b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80071bc:	eb00 0904 	add.w	r9, r0, r4
 80071c0:	d1e5      	bne.n	800718e <__cvt+0x6a>
 80071c2:	7803      	ldrb	r3, [r0, #0]
 80071c4:	2b30      	cmp	r3, #48	@ 0x30
 80071c6:	d10a      	bne.n	80071de <__cvt+0xba>
 80071c8:	2200      	movs	r2, #0
 80071ca:	2300      	movs	r3, #0
 80071cc:	4630      	mov	r0, r6
 80071ce:	4639      	mov	r1, r7
 80071d0:	f7f9 fc7a 	bl	8000ac8 <__aeabi_dcmpeq>
 80071d4:	b918      	cbnz	r0, 80071de <__cvt+0xba>
 80071d6:	f1c4 0401 	rsb	r4, r4, #1
 80071da:	f8ca 4000 	str.w	r4, [sl]
 80071de:	f8da 3000 	ldr.w	r3, [sl]
 80071e2:	4499      	add	r9, r3
 80071e4:	e7d3      	b.n	800718e <__cvt+0x6a>
 80071e6:	1c59      	adds	r1, r3, #1
 80071e8:	9103      	str	r1, [sp, #12]
 80071ea:	701a      	strb	r2, [r3, #0]
 80071ec:	e7d9      	b.n	80071a2 <__cvt+0x7e>

080071ee <__exponent>:
 80071ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071f0:	2900      	cmp	r1, #0
 80071f2:	bfba      	itte	lt
 80071f4:	4249      	neglt	r1, r1
 80071f6:	232d      	movlt	r3, #45	@ 0x2d
 80071f8:	232b      	movge	r3, #43	@ 0x2b
 80071fa:	2909      	cmp	r1, #9
 80071fc:	7002      	strb	r2, [r0, #0]
 80071fe:	7043      	strb	r3, [r0, #1]
 8007200:	dd29      	ble.n	8007256 <__exponent+0x68>
 8007202:	f10d 0307 	add.w	r3, sp, #7
 8007206:	461d      	mov	r5, r3
 8007208:	270a      	movs	r7, #10
 800720a:	461a      	mov	r2, r3
 800720c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007210:	fb07 1416 	mls	r4, r7, r6, r1
 8007214:	3430      	adds	r4, #48	@ 0x30
 8007216:	f802 4c01 	strb.w	r4, [r2, #-1]
 800721a:	460c      	mov	r4, r1
 800721c:	2c63      	cmp	r4, #99	@ 0x63
 800721e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007222:	4631      	mov	r1, r6
 8007224:	dcf1      	bgt.n	800720a <__exponent+0x1c>
 8007226:	3130      	adds	r1, #48	@ 0x30
 8007228:	1e94      	subs	r4, r2, #2
 800722a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800722e:	1c41      	adds	r1, r0, #1
 8007230:	4623      	mov	r3, r4
 8007232:	42ab      	cmp	r3, r5
 8007234:	d30a      	bcc.n	800724c <__exponent+0x5e>
 8007236:	f10d 0309 	add.w	r3, sp, #9
 800723a:	1a9b      	subs	r3, r3, r2
 800723c:	42ac      	cmp	r4, r5
 800723e:	bf88      	it	hi
 8007240:	2300      	movhi	r3, #0
 8007242:	3302      	adds	r3, #2
 8007244:	4403      	add	r3, r0
 8007246:	1a18      	subs	r0, r3, r0
 8007248:	b003      	add	sp, #12
 800724a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800724c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007250:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007254:	e7ed      	b.n	8007232 <__exponent+0x44>
 8007256:	2330      	movs	r3, #48	@ 0x30
 8007258:	3130      	adds	r1, #48	@ 0x30
 800725a:	7083      	strb	r3, [r0, #2]
 800725c:	70c1      	strb	r1, [r0, #3]
 800725e:	1d03      	adds	r3, r0, #4
 8007260:	e7f1      	b.n	8007246 <__exponent+0x58>
	...

08007264 <_printf_float>:
 8007264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007268:	b08d      	sub	sp, #52	@ 0x34
 800726a:	460c      	mov	r4, r1
 800726c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007270:	4616      	mov	r6, r2
 8007272:	461f      	mov	r7, r3
 8007274:	4605      	mov	r5, r0
 8007276:	f000 ff23 	bl	80080c0 <_localeconv_r>
 800727a:	6803      	ldr	r3, [r0, #0]
 800727c:	9304      	str	r3, [sp, #16]
 800727e:	4618      	mov	r0, r3
 8007280:	f7f8 fff6 	bl	8000270 <strlen>
 8007284:	2300      	movs	r3, #0
 8007286:	930a      	str	r3, [sp, #40]	@ 0x28
 8007288:	f8d8 3000 	ldr.w	r3, [r8]
 800728c:	9005      	str	r0, [sp, #20]
 800728e:	3307      	adds	r3, #7
 8007290:	f023 0307 	bic.w	r3, r3, #7
 8007294:	f103 0208 	add.w	r2, r3, #8
 8007298:	f894 a018 	ldrb.w	sl, [r4, #24]
 800729c:	f8d4 b000 	ldr.w	fp, [r4]
 80072a0:	f8c8 2000 	str.w	r2, [r8]
 80072a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80072a8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80072ac:	9307      	str	r3, [sp, #28]
 80072ae:	f8cd 8018 	str.w	r8, [sp, #24]
 80072b2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80072b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072ba:	4b9c      	ldr	r3, [pc, #624]	@ (800752c <_printf_float+0x2c8>)
 80072bc:	f04f 32ff 	mov.w	r2, #4294967295
 80072c0:	f7f9 fc34 	bl	8000b2c <__aeabi_dcmpun>
 80072c4:	bb70      	cbnz	r0, 8007324 <_printf_float+0xc0>
 80072c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072ca:	4b98      	ldr	r3, [pc, #608]	@ (800752c <_printf_float+0x2c8>)
 80072cc:	f04f 32ff 	mov.w	r2, #4294967295
 80072d0:	f7f9 fc0e 	bl	8000af0 <__aeabi_dcmple>
 80072d4:	bb30      	cbnz	r0, 8007324 <_printf_float+0xc0>
 80072d6:	2200      	movs	r2, #0
 80072d8:	2300      	movs	r3, #0
 80072da:	4640      	mov	r0, r8
 80072dc:	4649      	mov	r1, r9
 80072de:	f7f9 fbfd 	bl	8000adc <__aeabi_dcmplt>
 80072e2:	b110      	cbz	r0, 80072ea <_printf_float+0x86>
 80072e4:	232d      	movs	r3, #45	@ 0x2d
 80072e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072ea:	4a91      	ldr	r2, [pc, #580]	@ (8007530 <_printf_float+0x2cc>)
 80072ec:	4b91      	ldr	r3, [pc, #580]	@ (8007534 <_printf_float+0x2d0>)
 80072ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80072f2:	bf94      	ite	ls
 80072f4:	4690      	movls	r8, r2
 80072f6:	4698      	movhi	r8, r3
 80072f8:	2303      	movs	r3, #3
 80072fa:	6123      	str	r3, [r4, #16]
 80072fc:	f02b 0304 	bic.w	r3, fp, #4
 8007300:	6023      	str	r3, [r4, #0]
 8007302:	f04f 0900 	mov.w	r9, #0
 8007306:	9700      	str	r7, [sp, #0]
 8007308:	4633      	mov	r3, r6
 800730a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800730c:	4621      	mov	r1, r4
 800730e:	4628      	mov	r0, r5
 8007310:	f000 f9d2 	bl	80076b8 <_printf_common>
 8007314:	3001      	adds	r0, #1
 8007316:	f040 808d 	bne.w	8007434 <_printf_float+0x1d0>
 800731a:	f04f 30ff 	mov.w	r0, #4294967295
 800731e:	b00d      	add	sp, #52	@ 0x34
 8007320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007324:	4642      	mov	r2, r8
 8007326:	464b      	mov	r3, r9
 8007328:	4640      	mov	r0, r8
 800732a:	4649      	mov	r1, r9
 800732c:	f7f9 fbfe 	bl	8000b2c <__aeabi_dcmpun>
 8007330:	b140      	cbz	r0, 8007344 <_printf_float+0xe0>
 8007332:	464b      	mov	r3, r9
 8007334:	2b00      	cmp	r3, #0
 8007336:	bfbc      	itt	lt
 8007338:	232d      	movlt	r3, #45	@ 0x2d
 800733a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800733e:	4a7e      	ldr	r2, [pc, #504]	@ (8007538 <_printf_float+0x2d4>)
 8007340:	4b7e      	ldr	r3, [pc, #504]	@ (800753c <_printf_float+0x2d8>)
 8007342:	e7d4      	b.n	80072ee <_printf_float+0x8a>
 8007344:	6863      	ldr	r3, [r4, #4]
 8007346:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800734a:	9206      	str	r2, [sp, #24]
 800734c:	1c5a      	adds	r2, r3, #1
 800734e:	d13b      	bne.n	80073c8 <_printf_float+0x164>
 8007350:	2306      	movs	r3, #6
 8007352:	6063      	str	r3, [r4, #4]
 8007354:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007358:	2300      	movs	r3, #0
 800735a:	6022      	str	r2, [r4, #0]
 800735c:	9303      	str	r3, [sp, #12]
 800735e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007360:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007364:	ab09      	add	r3, sp, #36	@ 0x24
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	6861      	ldr	r1, [r4, #4]
 800736a:	ec49 8b10 	vmov	d0, r8, r9
 800736e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007372:	4628      	mov	r0, r5
 8007374:	f7ff fed6 	bl	8007124 <__cvt>
 8007378:	9b06      	ldr	r3, [sp, #24]
 800737a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800737c:	2b47      	cmp	r3, #71	@ 0x47
 800737e:	4680      	mov	r8, r0
 8007380:	d129      	bne.n	80073d6 <_printf_float+0x172>
 8007382:	1cc8      	adds	r0, r1, #3
 8007384:	db02      	blt.n	800738c <_printf_float+0x128>
 8007386:	6863      	ldr	r3, [r4, #4]
 8007388:	4299      	cmp	r1, r3
 800738a:	dd41      	ble.n	8007410 <_printf_float+0x1ac>
 800738c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007390:	fa5f fa8a 	uxtb.w	sl, sl
 8007394:	3901      	subs	r1, #1
 8007396:	4652      	mov	r2, sl
 8007398:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800739c:	9109      	str	r1, [sp, #36]	@ 0x24
 800739e:	f7ff ff26 	bl	80071ee <__exponent>
 80073a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80073a4:	1813      	adds	r3, r2, r0
 80073a6:	2a01      	cmp	r2, #1
 80073a8:	4681      	mov	r9, r0
 80073aa:	6123      	str	r3, [r4, #16]
 80073ac:	dc02      	bgt.n	80073b4 <_printf_float+0x150>
 80073ae:	6822      	ldr	r2, [r4, #0]
 80073b0:	07d2      	lsls	r2, r2, #31
 80073b2:	d501      	bpl.n	80073b8 <_printf_float+0x154>
 80073b4:	3301      	adds	r3, #1
 80073b6:	6123      	str	r3, [r4, #16]
 80073b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d0a2      	beq.n	8007306 <_printf_float+0xa2>
 80073c0:	232d      	movs	r3, #45	@ 0x2d
 80073c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073c6:	e79e      	b.n	8007306 <_printf_float+0xa2>
 80073c8:	9a06      	ldr	r2, [sp, #24]
 80073ca:	2a47      	cmp	r2, #71	@ 0x47
 80073cc:	d1c2      	bne.n	8007354 <_printf_float+0xf0>
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1c0      	bne.n	8007354 <_printf_float+0xf0>
 80073d2:	2301      	movs	r3, #1
 80073d4:	e7bd      	b.n	8007352 <_printf_float+0xee>
 80073d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80073da:	d9db      	bls.n	8007394 <_printf_float+0x130>
 80073dc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80073e0:	d118      	bne.n	8007414 <_printf_float+0x1b0>
 80073e2:	2900      	cmp	r1, #0
 80073e4:	6863      	ldr	r3, [r4, #4]
 80073e6:	dd0b      	ble.n	8007400 <_printf_float+0x19c>
 80073e8:	6121      	str	r1, [r4, #16]
 80073ea:	b913      	cbnz	r3, 80073f2 <_printf_float+0x18e>
 80073ec:	6822      	ldr	r2, [r4, #0]
 80073ee:	07d0      	lsls	r0, r2, #31
 80073f0:	d502      	bpl.n	80073f8 <_printf_float+0x194>
 80073f2:	3301      	adds	r3, #1
 80073f4:	440b      	add	r3, r1
 80073f6:	6123      	str	r3, [r4, #16]
 80073f8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80073fa:	f04f 0900 	mov.w	r9, #0
 80073fe:	e7db      	b.n	80073b8 <_printf_float+0x154>
 8007400:	b913      	cbnz	r3, 8007408 <_printf_float+0x1a4>
 8007402:	6822      	ldr	r2, [r4, #0]
 8007404:	07d2      	lsls	r2, r2, #31
 8007406:	d501      	bpl.n	800740c <_printf_float+0x1a8>
 8007408:	3302      	adds	r3, #2
 800740a:	e7f4      	b.n	80073f6 <_printf_float+0x192>
 800740c:	2301      	movs	r3, #1
 800740e:	e7f2      	b.n	80073f6 <_printf_float+0x192>
 8007410:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007414:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007416:	4299      	cmp	r1, r3
 8007418:	db05      	blt.n	8007426 <_printf_float+0x1c2>
 800741a:	6823      	ldr	r3, [r4, #0]
 800741c:	6121      	str	r1, [r4, #16]
 800741e:	07d8      	lsls	r0, r3, #31
 8007420:	d5ea      	bpl.n	80073f8 <_printf_float+0x194>
 8007422:	1c4b      	adds	r3, r1, #1
 8007424:	e7e7      	b.n	80073f6 <_printf_float+0x192>
 8007426:	2900      	cmp	r1, #0
 8007428:	bfd4      	ite	le
 800742a:	f1c1 0202 	rsble	r2, r1, #2
 800742e:	2201      	movgt	r2, #1
 8007430:	4413      	add	r3, r2
 8007432:	e7e0      	b.n	80073f6 <_printf_float+0x192>
 8007434:	6823      	ldr	r3, [r4, #0]
 8007436:	055a      	lsls	r2, r3, #21
 8007438:	d407      	bmi.n	800744a <_printf_float+0x1e6>
 800743a:	6923      	ldr	r3, [r4, #16]
 800743c:	4642      	mov	r2, r8
 800743e:	4631      	mov	r1, r6
 8007440:	4628      	mov	r0, r5
 8007442:	47b8      	blx	r7
 8007444:	3001      	adds	r0, #1
 8007446:	d12b      	bne.n	80074a0 <_printf_float+0x23c>
 8007448:	e767      	b.n	800731a <_printf_float+0xb6>
 800744a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800744e:	f240 80dd 	bls.w	800760c <_printf_float+0x3a8>
 8007452:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007456:	2200      	movs	r2, #0
 8007458:	2300      	movs	r3, #0
 800745a:	f7f9 fb35 	bl	8000ac8 <__aeabi_dcmpeq>
 800745e:	2800      	cmp	r0, #0
 8007460:	d033      	beq.n	80074ca <_printf_float+0x266>
 8007462:	4a37      	ldr	r2, [pc, #220]	@ (8007540 <_printf_float+0x2dc>)
 8007464:	2301      	movs	r3, #1
 8007466:	4631      	mov	r1, r6
 8007468:	4628      	mov	r0, r5
 800746a:	47b8      	blx	r7
 800746c:	3001      	adds	r0, #1
 800746e:	f43f af54 	beq.w	800731a <_printf_float+0xb6>
 8007472:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007476:	4543      	cmp	r3, r8
 8007478:	db02      	blt.n	8007480 <_printf_float+0x21c>
 800747a:	6823      	ldr	r3, [r4, #0]
 800747c:	07d8      	lsls	r0, r3, #31
 800747e:	d50f      	bpl.n	80074a0 <_printf_float+0x23c>
 8007480:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007484:	4631      	mov	r1, r6
 8007486:	4628      	mov	r0, r5
 8007488:	47b8      	blx	r7
 800748a:	3001      	adds	r0, #1
 800748c:	f43f af45 	beq.w	800731a <_printf_float+0xb6>
 8007490:	f04f 0900 	mov.w	r9, #0
 8007494:	f108 38ff 	add.w	r8, r8, #4294967295
 8007498:	f104 0a1a 	add.w	sl, r4, #26
 800749c:	45c8      	cmp	r8, r9
 800749e:	dc09      	bgt.n	80074b4 <_printf_float+0x250>
 80074a0:	6823      	ldr	r3, [r4, #0]
 80074a2:	079b      	lsls	r3, r3, #30
 80074a4:	f100 8103 	bmi.w	80076ae <_printf_float+0x44a>
 80074a8:	68e0      	ldr	r0, [r4, #12]
 80074aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074ac:	4298      	cmp	r0, r3
 80074ae:	bfb8      	it	lt
 80074b0:	4618      	movlt	r0, r3
 80074b2:	e734      	b.n	800731e <_printf_float+0xba>
 80074b4:	2301      	movs	r3, #1
 80074b6:	4652      	mov	r2, sl
 80074b8:	4631      	mov	r1, r6
 80074ba:	4628      	mov	r0, r5
 80074bc:	47b8      	blx	r7
 80074be:	3001      	adds	r0, #1
 80074c0:	f43f af2b 	beq.w	800731a <_printf_float+0xb6>
 80074c4:	f109 0901 	add.w	r9, r9, #1
 80074c8:	e7e8      	b.n	800749c <_printf_float+0x238>
 80074ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	dc39      	bgt.n	8007544 <_printf_float+0x2e0>
 80074d0:	4a1b      	ldr	r2, [pc, #108]	@ (8007540 <_printf_float+0x2dc>)
 80074d2:	2301      	movs	r3, #1
 80074d4:	4631      	mov	r1, r6
 80074d6:	4628      	mov	r0, r5
 80074d8:	47b8      	blx	r7
 80074da:	3001      	adds	r0, #1
 80074dc:	f43f af1d 	beq.w	800731a <_printf_float+0xb6>
 80074e0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80074e4:	ea59 0303 	orrs.w	r3, r9, r3
 80074e8:	d102      	bne.n	80074f0 <_printf_float+0x28c>
 80074ea:	6823      	ldr	r3, [r4, #0]
 80074ec:	07d9      	lsls	r1, r3, #31
 80074ee:	d5d7      	bpl.n	80074a0 <_printf_float+0x23c>
 80074f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074f4:	4631      	mov	r1, r6
 80074f6:	4628      	mov	r0, r5
 80074f8:	47b8      	blx	r7
 80074fa:	3001      	adds	r0, #1
 80074fc:	f43f af0d 	beq.w	800731a <_printf_float+0xb6>
 8007500:	f04f 0a00 	mov.w	sl, #0
 8007504:	f104 0b1a 	add.w	fp, r4, #26
 8007508:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800750a:	425b      	negs	r3, r3
 800750c:	4553      	cmp	r3, sl
 800750e:	dc01      	bgt.n	8007514 <_printf_float+0x2b0>
 8007510:	464b      	mov	r3, r9
 8007512:	e793      	b.n	800743c <_printf_float+0x1d8>
 8007514:	2301      	movs	r3, #1
 8007516:	465a      	mov	r2, fp
 8007518:	4631      	mov	r1, r6
 800751a:	4628      	mov	r0, r5
 800751c:	47b8      	blx	r7
 800751e:	3001      	adds	r0, #1
 8007520:	f43f aefb 	beq.w	800731a <_printf_float+0xb6>
 8007524:	f10a 0a01 	add.w	sl, sl, #1
 8007528:	e7ee      	b.n	8007508 <_printf_float+0x2a4>
 800752a:	bf00      	nop
 800752c:	7fefffff 	.word	0x7fefffff
 8007530:	0800b9b4 	.word	0x0800b9b4
 8007534:	0800b9b8 	.word	0x0800b9b8
 8007538:	0800b9bc 	.word	0x0800b9bc
 800753c:	0800b9c0 	.word	0x0800b9c0
 8007540:	0800b9c4 	.word	0x0800b9c4
 8007544:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007546:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800754a:	4553      	cmp	r3, sl
 800754c:	bfa8      	it	ge
 800754e:	4653      	movge	r3, sl
 8007550:	2b00      	cmp	r3, #0
 8007552:	4699      	mov	r9, r3
 8007554:	dc36      	bgt.n	80075c4 <_printf_float+0x360>
 8007556:	f04f 0b00 	mov.w	fp, #0
 800755a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800755e:	f104 021a 	add.w	r2, r4, #26
 8007562:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007564:	9306      	str	r3, [sp, #24]
 8007566:	eba3 0309 	sub.w	r3, r3, r9
 800756a:	455b      	cmp	r3, fp
 800756c:	dc31      	bgt.n	80075d2 <_printf_float+0x36e>
 800756e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007570:	459a      	cmp	sl, r3
 8007572:	dc3a      	bgt.n	80075ea <_printf_float+0x386>
 8007574:	6823      	ldr	r3, [r4, #0]
 8007576:	07da      	lsls	r2, r3, #31
 8007578:	d437      	bmi.n	80075ea <_printf_float+0x386>
 800757a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800757c:	ebaa 0903 	sub.w	r9, sl, r3
 8007580:	9b06      	ldr	r3, [sp, #24]
 8007582:	ebaa 0303 	sub.w	r3, sl, r3
 8007586:	4599      	cmp	r9, r3
 8007588:	bfa8      	it	ge
 800758a:	4699      	movge	r9, r3
 800758c:	f1b9 0f00 	cmp.w	r9, #0
 8007590:	dc33      	bgt.n	80075fa <_printf_float+0x396>
 8007592:	f04f 0800 	mov.w	r8, #0
 8007596:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800759a:	f104 0b1a 	add.w	fp, r4, #26
 800759e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075a0:	ebaa 0303 	sub.w	r3, sl, r3
 80075a4:	eba3 0309 	sub.w	r3, r3, r9
 80075a8:	4543      	cmp	r3, r8
 80075aa:	f77f af79 	ble.w	80074a0 <_printf_float+0x23c>
 80075ae:	2301      	movs	r3, #1
 80075b0:	465a      	mov	r2, fp
 80075b2:	4631      	mov	r1, r6
 80075b4:	4628      	mov	r0, r5
 80075b6:	47b8      	blx	r7
 80075b8:	3001      	adds	r0, #1
 80075ba:	f43f aeae 	beq.w	800731a <_printf_float+0xb6>
 80075be:	f108 0801 	add.w	r8, r8, #1
 80075c2:	e7ec      	b.n	800759e <_printf_float+0x33a>
 80075c4:	4642      	mov	r2, r8
 80075c6:	4631      	mov	r1, r6
 80075c8:	4628      	mov	r0, r5
 80075ca:	47b8      	blx	r7
 80075cc:	3001      	adds	r0, #1
 80075ce:	d1c2      	bne.n	8007556 <_printf_float+0x2f2>
 80075d0:	e6a3      	b.n	800731a <_printf_float+0xb6>
 80075d2:	2301      	movs	r3, #1
 80075d4:	4631      	mov	r1, r6
 80075d6:	4628      	mov	r0, r5
 80075d8:	9206      	str	r2, [sp, #24]
 80075da:	47b8      	blx	r7
 80075dc:	3001      	adds	r0, #1
 80075de:	f43f ae9c 	beq.w	800731a <_printf_float+0xb6>
 80075e2:	9a06      	ldr	r2, [sp, #24]
 80075e4:	f10b 0b01 	add.w	fp, fp, #1
 80075e8:	e7bb      	b.n	8007562 <_printf_float+0x2fe>
 80075ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075ee:	4631      	mov	r1, r6
 80075f0:	4628      	mov	r0, r5
 80075f2:	47b8      	blx	r7
 80075f4:	3001      	adds	r0, #1
 80075f6:	d1c0      	bne.n	800757a <_printf_float+0x316>
 80075f8:	e68f      	b.n	800731a <_printf_float+0xb6>
 80075fa:	9a06      	ldr	r2, [sp, #24]
 80075fc:	464b      	mov	r3, r9
 80075fe:	4442      	add	r2, r8
 8007600:	4631      	mov	r1, r6
 8007602:	4628      	mov	r0, r5
 8007604:	47b8      	blx	r7
 8007606:	3001      	adds	r0, #1
 8007608:	d1c3      	bne.n	8007592 <_printf_float+0x32e>
 800760a:	e686      	b.n	800731a <_printf_float+0xb6>
 800760c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007610:	f1ba 0f01 	cmp.w	sl, #1
 8007614:	dc01      	bgt.n	800761a <_printf_float+0x3b6>
 8007616:	07db      	lsls	r3, r3, #31
 8007618:	d536      	bpl.n	8007688 <_printf_float+0x424>
 800761a:	2301      	movs	r3, #1
 800761c:	4642      	mov	r2, r8
 800761e:	4631      	mov	r1, r6
 8007620:	4628      	mov	r0, r5
 8007622:	47b8      	blx	r7
 8007624:	3001      	adds	r0, #1
 8007626:	f43f ae78 	beq.w	800731a <_printf_float+0xb6>
 800762a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800762e:	4631      	mov	r1, r6
 8007630:	4628      	mov	r0, r5
 8007632:	47b8      	blx	r7
 8007634:	3001      	adds	r0, #1
 8007636:	f43f ae70 	beq.w	800731a <_printf_float+0xb6>
 800763a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800763e:	2200      	movs	r2, #0
 8007640:	2300      	movs	r3, #0
 8007642:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007646:	f7f9 fa3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800764a:	b9c0      	cbnz	r0, 800767e <_printf_float+0x41a>
 800764c:	4653      	mov	r3, sl
 800764e:	f108 0201 	add.w	r2, r8, #1
 8007652:	4631      	mov	r1, r6
 8007654:	4628      	mov	r0, r5
 8007656:	47b8      	blx	r7
 8007658:	3001      	adds	r0, #1
 800765a:	d10c      	bne.n	8007676 <_printf_float+0x412>
 800765c:	e65d      	b.n	800731a <_printf_float+0xb6>
 800765e:	2301      	movs	r3, #1
 8007660:	465a      	mov	r2, fp
 8007662:	4631      	mov	r1, r6
 8007664:	4628      	mov	r0, r5
 8007666:	47b8      	blx	r7
 8007668:	3001      	adds	r0, #1
 800766a:	f43f ae56 	beq.w	800731a <_printf_float+0xb6>
 800766e:	f108 0801 	add.w	r8, r8, #1
 8007672:	45d0      	cmp	r8, sl
 8007674:	dbf3      	blt.n	800765e <_printf_float+0x3fa>
 8007676:	464b      	mov	r3, r9
 8007678:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800767c:	e6df      	b.n	800743e <_printf_float+0x1da>
 800767e:	f04f 0800 	mov.w	r8, #0
 8007682:	f104 0b1a 	add.w	fp, r4, #26
 8007686:	e7f4      	b.n	8007672 <_printf_float+0x40e>
 8007688:	2301      	movs	r3, #1
 800768a:	4642      	mov	r2, r8
 800768c:	e7e1      	b.n	8007652 <_printf_float+0x3ee>
 800768e:	2301      	movs	r3, #1
 8007690:	464a      	mov	r2, r9
 8007692:	4631      	mov	r1, r6
 8007694:	4628      	mov	r0, r5
 8007696:	47b8      	blx	r7
 8007698:	3001      	adds	r0, #1
 800769a:	f43f ae3e 	beq.w	800731a <_printf_float+0xb6>
 800769e:	f108 0801 	add.w	r8, r8, #1
 80076a2:	68e3      	ldr	r3, [r4, #12]
 80076a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80076a6:	1a5b      	subs	r3, r3, r1
 80076a8:	4543      	cmp	r3, r8
 80076aa:	dcf0      	bgt.n	800768e <_printf_float+0x42a>
 80076ac:	e6fc      	b.n	80074a8 <_printf_float+0x244>
 80076ae:	f04f 0800 	mov.w	r8, #0
 80076b2:	f104 0919 	add.w	r9, r4, #25
 80076b6:	e7f4      	b.n	80076a2 <_printf_float+0x43e>

080076b8 <_printf_common>:
 80076b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076bc:	4616      	mov	r6, r2
 80076be:	4698      	mov	r8, r3
 80076c0:	688a      	ldr	r2, [r1, #8]
 80076c2:	690b      	ldr	r3, [r1, #16]
 80076c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80076c8:	4293      	cmp	r3, r2
 80076ca:	bfb8      	it	lt
 80076cc:	4613      	movlt	r3, r2
 80076ce:	6033      	str	r3, [r6, #0]
 80076d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80076d4:	4607      	mov	r7, r0
 80076d6:	460c      	mov	r4, r1
 80076d8:	b10a      	cbz	r2, 80076de <_printf_common+0x26>
 80076da:	3301      	adds	r3, #1
 80076dc:	6033      	str	r3, [r6, #0]
 80076de:	6823      	ldr	r3, [r4, #0]
 80076e0:	0699      	lsls	r1, r3, #26
 80076e2:	bf42      	ittt	mi
 80076e4:	6833      	ldrmi	r3, [r6, #0]
 80076e6:	3302      	addmi	r3, #2
 80076e8:	6033      	strmi	r3, [r6, #0]
 80076ea:	6825      	ldr	r5, [r4, #0]
 80076ec:	f015 0506 	ands.w	r5, r5, #6
 80076f0:	d106      	bne.n	8007700 <_printf_common+0x48>
 80076f2:	f104 0a19 	add.w	sl, r4, #25
 80076f6:	68e3      	ldr	r3, [r4, #12]
 80076f8:	6832      	ldr	r2, [r6, #0]
 80076fa:	1a9b      	subs	r3, r3, r2
 80076fc:	42ab      	cmp	r3, r5
 80076fe:	dc26      	bgt.n	800774e <_printf_common+0x96>
 8007700:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007704:	6822      	ldr	r2, [r4, #0]
 8007706:	3b00      	subs	r3, #0
 8007708:	bf18      	it	ne
 800770a:	2301      	movne	r3, #1
 800770c:	0692      	lsls	r2, r2, #26
 800770e:	d42b      	bmi.n	8007768 <_printf_common+0xb0>
 8007710:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007714:	4641      	mov	r1, r8
 8007716:	4638      	mov	r0, r7
 8007718:	47c8      	blx	r9
 800771a:	3001      	adds	r0, #1
 800771c:	d01e      	beq.n	800775c <_printf_common+0xa4>
 800771e:	6823      	ldr	r3, [r4, #0]
 8007720:	6922      	ldr	r2, [r4, #16]
 8007722:	f003 0306 	and.w	r3, r3, #6
 8007726:	2b04      	cmp	r3, #4
 8007728:	bf02      	ittt	eq
 800772a:	68e5      	ldreq	r5, [r4, #12]
 800772c:	6833      	ldreq	r3, [r6, #0]
 800772e:	1aed      	subeq	r5, r5, r3
 8007730:	68a3      	ldr	r3, [r4, #8]
 8007732:	bf0c      	ite	eq
 8007734:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007738:	2500      	movne	r5, #0
 800773a:	4293      	cmp	r3, r2
 800773c:	bfc4      	itt	gt
 800773e:	1a9b      	subgt	r3, r3, r2
 8007740:	18ed      	addgt	r5, r5, r3
 8007742:	2600      	movs	r6, #0
 8007744:	341a      	adds	r4, #26
 8007746:	42b5      	cmp	r5, r6
 8007748:	d11a      	bne.n	8007780 <_printf_common+0xc8>
 800774a:	2000      	movs	r0, #0
 800774c:	e008      	b.n	8007760 <_printf_common+0xa8>
 800774e:	2301      	movs	r3, #1
 8007750:	4652      	mov	r2, sl
 8007752:	4641      	mov	r1, r8
 8007754:	4638      	mov	r0, r7
 8007756:	47c8      	blx	r9
 8007758:	3001      	adds	r0, #1
 800775a:	d103      	bne.n	8007764 <_printf_common+0xac>
 800775c:	f04f 30ff 	mov.w	r0, #4294967295
 8007760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007764:	3501      	adds	r5, #1
 8007766:	e7c6      	b.n	80076f6 <_printf_common+0x3e>
 8007768:	18e1      	adds	r1, r4, r3
 800776a:	1c5a      	adds	r2, r3, #1
 800776c:	2030      	movs	r0, #48	@ 0x30
 800776e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007772:	4422      	add	r2, r4
 8007774:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007778:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800777c:	3302      	adds	r3, #2
 800777e:	e7c7      	b.n	8007710 <_printf_common+0x58>
 8007780:	2301      	movs	r3, #1
 8007782:	4622      	mov	r2, r4
 8007784:	4641      	mov	r1, r8
 8007786:	4638      	mov	r0, r7
 8007788:	47c8      	blx	r9
 800778a:	3001      	adds	r0, #1
 800778c:	d0e6      	beq.n	800775c <_printf_common+0xa4>
 800778e:	3601      	adds	r6, #1
 8007790:	e7d9      	b.n	8007746 <_printf_common+0x8e>
	...

08007794 <_printf_i>:
 8007794:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007798:	7e0f      	ldrb	r7, [r1, #24]
 800779a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800779c:	2f78      	cmp	r7, #120	@ 0x78
 800779e:	4691      	mov	r9, r2
 80077a0:	4680      	mov	r8, r0
 80077a2:	460c      	mov	r4, r1
 80077a4:	469a      	mov	sl, r3
 80077a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80077aa:	d807      	bhi.n	80077bc <_printf_i+0x28>
 80077ac:	2f62      	cmp	r7, #98	@ 0x62
 80077ae:	d80a      	bhi.n	80077c6 <_printf_i+0x32>
 80077b0:	2f00      	cmp	r7, #0
 80077b2:	f000 80d2 	beq.w	800795a <_printf_i+0x1c6>
 80077b6:	2f58      	cmp	r7, #88	@ 0x58
 80077b8:	f000 80b9 	beq.w	800792e <_printf_i+0x19a>
 80077bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80077c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80077c4:	e03a      	b.n	800783c <_printf_i+0xa8>
 80077c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80077ca:	2b15      	cmp	r3, #21
 80077cc:	d8f6      	bhi.n	80077bc <_printf_i+0x28>
 80077ce:	a101      	add	r1, pc, #4	@ (adr r1, 80077d4 <_printf_i+0x40>)
 80077d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077d4:	0800782d 	.word	0x0800782d
 80077d8:	08007841 	.word	0x08007841
 80077dc:	080077bd 	.word	0x080077bd
 80077e0:	080077bd 	.word	0x080077bd
 80077e4:	080077bd 	.word	0x080077bd
 80077e8:	080077bd 	.word	0x080077bd
 80077ec:	08007841 	.word	0x08007841
 80077f0:	080077bd 	.word	0x080077bd
 80077f4:	080077bd 	.word	0x080077bd
 80077f8:	080077bd 	.word	0x080077bd
 80077fc:	080077bd 	.word	0x080077bd
 8007800:	08007941 	.word	0x08007941
 8007804:	0800786b 	.word	0x0800786b
 8007808:	080078fb 	.word	0x080078fb
 800780c:	080077bd 	.word	0x080077bd
 8007810:	080077bd 	.word	0x080077bd
 8007814:	08007963 	.word	0x08007963
 8007818:	080077bd 	.word	0x080077bd
 800781c:	0800786b 	.word	0x0800786b
 8007820:	080077bd 	.word	0x080077bd
 8007824:	080077bd 	.word	0x080077bd
 8007828:	08007903 	.word	0x08007903
 800782c:	6833      	ldr	r3, [r6, #0]
 800782e:	1d1a      	adds	r2, r3, #4
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	6032      	str	r2, [r6, #0]
 8007834:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007838:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800783c:	2301      	movs	r3, #1
 800783e:	e09d      	b.n	800797c <_printf_i+0x1e8>
 8007840:	6833      	ldr	r3, [r6, #0]
 8007842:	6820      	ldr	r0, [r4, #0]
 8007844:	1d19      	adds	r1, r3, #4
 8007846:	6031      	str	r1, [r6, #0]
 8007848:	0606      	lsls	r6, r0, #24
 800784a:	d501      	bpl.n	8007850 <_printf_i+0xbc>
 800784c:	681d      	ldr	r5, [r3, #0]
 800784e:	e003      	b.n	8007858 <_printf_i+0xc4>
 8007850:	0645      	lsls	r5, r0, #25
 8007852:	d5fb      	bpl.n	800784c <_printf_i+0xb8>
 8007854:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007858:	2d00      	cmp	r5, #0
 800785a:	da03      	bge.n	8007864 <_printf_i+0xd0>
 800785c:	232d      	movs	r3, #45	@ 0x2d
 800785e:	426d      	negs	r5, r5
 8007860:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007864:	4859      	ldr	r0, [pc, #356]	@ (80079cc <_printf_i+0x238>)
 8007866:	230a      	movs	r3, #10
 8007868:	e011      	b.n	800788e <_printf_i+0xfa>
 800786a:	6821      	ldr	r1, [r4, #0]
 800786c:	6833      	ldr	r3, [r6, #0]
 800786e:	0608      	lsls	r0, r1, #24
 8007870:	f853 5b04 	ldr.w	r5, [r3], #4
 8007874:	d402      	bmi.n	800787c <_printf_i+0xe8>
 8007876:	0649      	lsls	r1, r1, #25
 8007878:	bf48      	it	mi
 800787a:	b2ad      	uxthmi	r5, r5
 800787c:	2f6f      	cmp	r7, #111	@ 0x6f
 800787e:	4853      	ldr	r0, [pc, #332]	@ (80079cc <_printf_i+0x238>)
 8007880:	6033      	str	r3, [r6, #0]
 8007882:	bf14      	ite	ne
 8007884:	230a      	movne	r3, #10
 8007886:	2308      	moveq	r3, #8
 8007888:	2100      	movs	r1, #0
 800788a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800788e:	6866      	ldr	r6, [r4, #4]
 8007890:	60a6      	str	r6, [r4, #8]
 8007892:	2e00      	cmp	r6, #0
 8007894:	bfa2      	ittt	ge
 8007896:	6821      	ldrge	r1, [r4, #0]
 8007898:	f021 0104 	bicge.w	r1, r1, #4
 800789c:	6021      	strge	r1, [r4, #0]
 800789e:	b90d      	cbnz	r5, 80078a4 <_printf_i+0x110>
 80078a0:	2e00      	cmp	r6, #0
 80078a2:	d04b      	beq.n	800793c <_printf_i+0x1a8>
 80078a4:	4616      	mov	r6, r2
 80078a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80078aa:	fb03 5711 	mls	r7, r3, r1, r5
 80078ae:	5dc7      	ldrb	r7, [r0, r7]
 80078b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80078b4:	462f      	mov	r7, r5
 80078b6:	42bb      	cmp	r3, r7
 80078b8:	460d      	mov	r5, r1
 80078ba:	d9f4      	bls.n	80078a6 <_printf_i+0x112>
 80078bc:	2b08      	cmp	r3, #8
 80078be:	d10b      	bne.n	80078d8 <_printf_i+0x144>
 80078c0:	6823      	ldr	r3, [r4, #0]
 80078c2:	07df      	lsls	r7, r3, #31
 80078c4:	d508      	bpl.n	80078d8 <_printf_i+0x144>
 80078c6:	6923      	ldr	r3, [r4, #16]
 80078c8:	6861      	ldr	r1, [r4, #4]
 80078ca:	4299      	cmp	r1, r3
 80078cc:	bfde      	ittt	le
 80078ce:	2330      	movle	r3, #48	@ 0x30
 80078d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80078d4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80078d8:	1b92      	subs	r2, r2, r6
 80078da:	6122      	str	r2, [r4, #16]
 80078dc:	f8cd a000 	str.w	sl, [sp]
 80078e0:	464b      	mov	r3, r9
 80078e2:	aa03      	add	r2, sp, #12
 80078e4:	4621      	mov	r1, r4
 80078e6:	4640      	mov	r0, r8
 80078e8:	f7ff fee6 	bl	80076b8 <_printf_common>
 80078ec:	3001      	adds	r0, #1
 80078ee:	d14a      	bne.n	8007986 <_printf_i+0x1f2>
 80078f0:	f04f 30ff 	mov.w	r0, #4294967295
 80078f4:	b004      	add	sp, #16
 80078f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078fa:	6823      	ldr	r3, [r4, #0]
 80078fc:	f043 0320 	orr.w	r3, r3, #32
 8007900:	6023      	str	r3, [r4, #0]
 8007902:	4833      	ldr	r0, [pc, #204]	@ (80079d0 <_printf_i+0x23c>)
 8007904:	2778      	movs	r7, #120	@ 0x78
 8007906:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800790a:	6823      	ldr	r3, [r4, #0]
 800790c:	6831      	ldr	r1, [r6, #0]
 800790e:	061f      	lsls	r7, r3, #24
 8007910:	f851 5b04 	ldr.w	r5, [r1], #4
 8007914:	d402      	bmi.n	800791c <_printf_i+0x188>
 8007916:	065f      	lsls	r7, r3, #25
 8007918:	bf48      	it	mi
 800791a:	b2ad      	uxthmi	r5, r5
 800791c:	6031      	str	r1, [r6, #0]
 800791e:	07d9      	lsls	r1, r3, #31
 8007920:	bf44      	itt	mi
 8007922:	f043 0320 	orrmi.w	r3, r3, #32
 8007926:	6023      	strmi	r3, [r4, #0]
 8007928:	b11d      	cbz	r5, 8007932 <_printf_i+0x19e>
 800792a:	2310      	movs	r3, #16
 800792c:	e7ac      	b.n	8007888 <_printf_i+0xf4>
 800792e:	4827      	ldr	r0, [pc, #156]	@ (80079cc <_printf_i+0x238>)
 8007930:	e7e9      	b.n	8007906 <_printf_i+0x172>
 8007932:	6823      	ldr	r3, [r4, #0]
 8007934:	f023 0320 	bic.w	r3, r3, #32
 8007938:	6023      	str	r3, [r4, #0]
 800793a:	e7f6      	b.n	800792a <_printf_i+0x196>
 800793c:	4616      	mov	r6, r2
 800793e:	e7bd      	b.n	80078bc <_printf_i+0x128>
 8007940:	6833      	ldr	r3, [r6, #0]
 8007942:	6825      	ldr	r5, [r4, #0]
 8007944:	6961      	ldr	r1, [r4, #20]
 8007946:	1d18      	adds	r0, r3, #4
 8007948:	6030      	str	r0, [r6, #0]
 800794a:	062e      	lsls	r6, r5, #24
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	d501      	bpl.n	8007954 <_printf_i+0x1c0>
 8007950:	6019      	str	r1, [r3, #0]
 8007952:	e002      	b.n	800795a <_printf_i+0x1c6>
 8007954:	0668      	lsls	r0, r5, #25
 8007956:	d5fb      	bpl.n	8007950 <_printf_i+0x1bc>
 8007958:	8019      	strh	r1, [r3, #0]
 800795a:	2300      	movs	r3, #0
 800795c:	6123      	str	r3, [r4, #16]
 800795e:	4616      	mov	r6, r2
 8007960:	e7bc      	b.n	80078dc <_printf_i+0x148>
 8007962:	6833      	ldr	r3, [r6, #0]
 8007964:	1d1a      	adds	r2, r3, #4
 8007966:	6032      	str	r2, [r6, #0]
 8007968:	681e      	ldr	r6, [r3, #0]
 800796a:	6862      	ldr	r2, [r4, #4]
 800796c:	2100      	movs	r1, #0
 800796e:	4630      	mov	r0, r6
 8007970:	f7f8 fc2e 	bl	80001d0 <memchr>
 8007974:	b108      	cbz	r0, 800797a <_printf_i+0x1e6>
 8007976:	1b80      	subs	r0, r0, r6
 8007978:	6060      	str	r0, [r4, #4]
 800797a:	6863      	ldr	r3, [r4, #4]
 800797c:	6123      	str	r3, [r4, #16]
 800797e:	2300      	movs	r3, #0
 8007980:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007984:	e7aa      	b.n	80078dc <_printf_i+0x148>
 8007986:	6923      	ldr	r3, [r4, #16]
 8007988:	4632      	mov	r2, r6
 800798a:	4649      	mov	r1, r9
 800798c:	4640      	mov	r0, r8
 800798e:	47d0      	blx	sl
 8007990:	3001      	adds	r0, #1
 8007992:	d0ad      	beq.n	80078f0 <_printf_i+0x15c>
 8007994:	6823      	ldr	r3, [r4, #0]
 8007996:	079b      	lsls	r3, r3, #30
 8007998:	d413      	bmi.n	80079c2 <_printf_i+0x22e>
 800799a:	68e0      	ldr	r0, [r4, #12]
 800799c:	9b03      	ldr	r3, [sp, #12]
 800799e:	4298      	cmp	r0, r3
 80079a0:	bfb8      	it	lt
 80079a2:	4618      	movlt	r0, r3
 80079a4:	e7a6      	b.n	80078f4 <_printf_i+0x160>
 80079a6:	2301      	movs	r3, #1
 80079a8:	4632      	mov	r2, r6
 80079aa:	4649      	mov	r1, r9
 80079ac:	4640      	mov	r0, r8
 80079ae:	47d0      	blx	sl
 80079b0:	3001      	adds	r0, #1
 80079b2:	d09d      	beq.n	80078f0 <_printf_i+0x15c>
 80079b4:	3501      	adds	r5, #1
 80079b6:	68e3      	ldr	r3, [r4, #12]
 80079b8:	9903      	ldr	r1, [sp, #12]
 80079ba:	1a5b      	subs	r3, r3, r1
 80079bc:	42ab      	cmp	r3, r5
 80079be:	dcf2      	bgt.n	80079a6 <_printf_i+0x212>
 80079c0:	e7eb      	b.n	800799a <_printf_i+0x206>
 80079c2:	2500      	movs	r5, #0
 80079c4:	f104 0619 	add.w	r6, r4, #25
 80079c8:	e7f5      	b.n	80079b6 <_printf_i+0x222>
 80079ca:	bf00      	nop
 80079cc:	0800b9c6 	.word	0x0800b9c6
 80079d0:	0800b9d7 	.word	0x0800b9d7

080079d4 <_scanf_float>:
 80079d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079d8:	b087      	sub	sp, #28
 80079da:	4617      	mov	r7, r2
 80079dc:	9303      	str	r3, [sp, #12]
 80079de:	688b      	ldr	r3, [r1, #8]
 80079e0:	1e5a      	subs	r2, r3, #1
 80079e2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80079e6:	bf81      	itttt	hi
 80079e8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80079ec:	eb03 0b05 	addhi.w	fp, r3, r5
 80079f0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80079f4:	608b      	strhi	r3, [r1, #8]
 80079f6:	680b      	ldr	r3, [r1, #0]
 80079f8:	460a      	mov	r2, r1
 80079fa:	f04f 0500 	mov.w	r5, #0
 80079fe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007a02:	f842 3b1c 	str.w	r3, [r2], #28
 8007a06:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007a0a:	4680      	mov	r8, r0
 8007a0c:	460c      	mov	r4, r1
 8007a0e:	bf98      	it	ls
 8007a10:	f04f 0b00 	movls.w	fp, #0
 8007a14:	9201      	str	r2, [sp, #4]
 8007a16:	4616      	mov	r6, r2
 8007a18:	46aa      	mov	sl, r5
 8007a1a:	46a9      	mov	r9, r5
 8007a1c:	9502      	str	r5, [sp, #8]
 8007a1e:	68a2      	ldr	r2, [r4, #8]
 8007a20:	b152      	cbz	r2, 8007a38 <_scanf_float+0x64>
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	2b4e      	cmp	r3, #78	@ 0x4e
 8007a28:	d864      	bhi.n	8007af4 <_scanf_float+0x120>
 8007a2a:	2b40      	cmp	r3, #64	@ 0x40
 8007a2c:	d83c      	bhi.n	8007aa8 <_scanf_float+0xd4>
 8007a2e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007a32:	b2c8      	uxtb	r0, r1
 8007a34:	280e      	cmp	r0, #14
 8007a36:	d93a      	bls.n	8007aae <_scanf_float+0xda>
 8007a38:	f1b9 0f00 	cmp.w	r9, #0
 8007a3c:	d003      	beq.n	8007a46 <_scanf_float+0x72>
 8007a3e:	6823      	ldr	r3, [r4, #0]
 8007a40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a44:	6023      	str	r3, [r4, #0]
 8007a46:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a4a:	f1ba 0f01 	cmp.w	sl, #1
 8007a4e:	f200 8117 	bhi.w	8007c80 <_scanf_float+0x2ac>
 8007a52:	9b01      	ldr	r3, [sp, #4]
 8007a54:	429e      	cmp	r6, r3
 8007a56:	f200 8108 	bhi.w	8007c6a <_scanf_float+0x296>
 8007a5a:	2001      	movs	r0, #1
 8007a5c:	b007      	add	sp, #28
 8007a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a62:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007a66:	2a0d      	cmp	r2, #13
 8007a68:	d8e6      	bhi.n	8007a38 <_scanf_float+0x64>
 8007a6a:	a101      	add	r1, pc, #4	@ (adr r1, 8007a70 <_scanf_float+0x9c>)
 8007a6c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007a70:	08007bb7 	.word	0x08007bb7
 8007a74:	08007a39 	.word	0x08007a39
 8007a78:	08007a39 	.word	0x08007a39
 8007a7c:	08007a39 	.word	0x08007a39
 8007a80:	08007c17 	.word	0x08007c17
 8007a84:	08007bef 	.word	0x08007bef
 8007a88:	08007a39 	.word	0x08007a39
 8007a8c:	08007a39 	.word	0x08007a39
 8007a90:	08007bc5 	.word	0x08007bc5
 8007a94:	08007a39 	.word	0x08007a39
 8007a98:	08007a39 	.word	0x08007a39
 8007a9c:	08007a39 	.word	0x08007a39
 8007aa0:	08007a39 	.word	0x08007a39
 8007aa4:	08007b7d 	.word	0x08007b7d
 8007aa8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007aac:	e7db      	b.n	8007a66 <_scanf_float+0x92>
 8007aae:	290e      	cmp	r1, #14
 8007ab0:	d8c2      	bhi.n	8007a38 <_scanf_float+0x64>
 8007ab2:	a001      	add	r0, pc, #4	@ (adr r0, 8007ab8 <_scanf_float+0xe4>)
 8007ab4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007ab8:	08007b6d 	.word	0x08007b6d
 8007abc:	08007a39 	.word	0x08007a39
 8007ac0:	08007b6d 	.word	0x08007b6d
 8007ac4:	08007c03 	.word	0x08007c03
 8007ac8:	08007a39 	.word	0x08007a39
 8007acc:	08007b15 	.word	0x08007b15
 8007ad0:	08007b53 	.word	0x08007b53
 8007ad4:	08007b53 	.word	0x08007b53
 8007ad8:	08007b53 	.word	0x08007b53
 8007adc:	08007b53 	.word	0x08007b53
 8007ae0:	08007b53 	.word	0x08007b53
 8007ae4:	08007b53 	.word	0x08007b53
 8007ae8:	08007b53 	.word	0x08007b53
 8007aec:	08007b53 	.word	0x08007b53
 8007af0:	08007b53 	.word	0x08007b53
 8007af4:	2b6e      	cmp	r3, #110	@ 0x6e
 8007af6:	d809      	bhi.n	8007b0c <_scanf_float+0x138>
 8007af8:	2b60      	cmp	r3, #96	@ 0x60
 8007afa:	d8b2      	bhi.n	8007a62 <_scanf_float+0x8e>
 8007afc:	2b54      	cmp	r3, #84	@ 0x54
 8007afe:	d07b      	beq.n	8007bf8 <_scanf_float+0x224>
 8007b00:	2b59      	cmp	r3, #89	@ 0x59
 8007b02:	d199      	bne.n	8007a38 <_scanf_float+0x64>
 8007b04:	2d07      	cmp	r5, #7
 8007b06:	d197      	bne.n	8007a38 <_scanf_float+0x64>
 8007b08:	2508      	movs	r5, #8
 8007b0a:	e02c      	b.n	8007b66 <_scanf_float+0x192>
 8007b0c:	2b74      	cmp	r3, #116	@ 0x74
 8007b0e:	d073      	beq.n	8007bf8 <_scanf_float+0x224>
 8007b10:	2b79      	cmp	r3, #121	@ 0x79
 8007b12:	e7f6      	b.n	8007b02 <_scanf_float+0x12e>
 8007b14:	6821      	ldr	r1, [r4, #0]
 8007b16:	05c8      	lsls	r0, r1, #23
 8007b18:	d51b      	bpl.n	8007b52 <_scanf_float+0x17e>
 8007b1a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007b1e:	6021      	str	r1, [r4, #0]
 8007b20:	f109 0901 	add.w	r9, r9, #1
 8007b24:	f1bb 0f00 	cmp.w	fp, #0
 8007b28:	d003      	beq.n	8007b32 <_scanf_float+0x15e>
 8007b2a:	3201      	adds	r2, #1
 8007b2c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007b30:	60a2      	str	r2, [r4, #8]
 8007b32:	68a3      	ldr	r3, [r4, #8]
 8007b34:	3b01      	subs	r3, #1
 8007b36:	60a3      	str	r3, [r4, #8]
 8007b38:	6923      	ldr	r3, [r4, #16]
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	6123      	str	r3, [r4, #16]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	3b01      	subs	r3, #1
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	607b      	str	r3, [r7, #4]
 8007b46:	f340 8087 	ble.w	8007c58 <_scanf_float+0x284>
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	3301      	adds	r3, #1
 8007b4e:	603b      	str	r3, [r7, #0]
 8007b50:	e765      	b.n	8007a1e <_scanf_float+0x4a>
 8007b52:	eb1a 0105 	adds.w	r1, sl, r5
 8007b56:	f47f af6f 	bne.w	8007a38 <_scanf_float+0x64>
 8007b5a:	6822      	ldr	r2, [r4, #0]
 8007b5c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007b60:	6022      	str	r2, [r4, #0]
 8007b62:	460d      	mov	r5, r1
 8007b64:	468a      	mov	sl, r1
 8007b66:	f806 3b01 	strb.w	r3, [r6], #1
 8007b6a:	e7e2      	b.n	8007b32 <_scanf_float+0x15e>
 8007b6c:	6822      	ldr	r2, [r4, #0]
 8007b6e:	0610      	lsls	r0, r2, #24
 8007b70:	f57f af62 	bpl.w	8007a38 <_scanf_float+0x64>
 8007b74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007b78:	6022      	str	r2, [r4, #0]
 8007b7a:	e7f4      	b.n	8007b66 <_scanf_float+0x192>
 8007b7c:	f1ba 0f00 	cmp.w	sl, #0
 8007b80:	d10e      	bne.n	8007ba0 <_scanf_float+0x1cc>
 8007b82:	f1b9 0f00 	cmp.w	r9, #0
 8007b86:	d10e      	bne.n	8007ba6 <_scanf_float+0x1d2>
 8007b88:	6822      	ldr	r2, [r4, #0]
 8007b8a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007b8e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007b92:	d108      	bne.n	8007ba6 <_scanf_float+0x1d2>
 8007b94:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007b98:	6022      	str	r2, [r4, #0]
 8007b9a:	f04f 0a01 	mov.w	sl, #1
 8007b9e:	e7e2      	b.n	8007b66 <_scanf_float+0x192>
 8007ba0:	f1ba 0f02 	cmp.w	sl, #2
 8007ba4:	d055      	beq.n	8007c52 <_scanf_float+0x27e>
 8007ba6:	2d01      	cmp	r5, #1
 8007ba8:	d002      	beq.n	8007bb0 <_scanf_float+0x1dc>
 8007baa:	2d04      	cmp	r5, #4
 8007bac:	f47f af44 	bne.w	8007a38 <_scanf_float+0x64>
 8007bb0:	3501      	adds	r5, #1
 8007bb2:	b2ed      	uxtb	r5, r5
 8007bb4:	e7d7      	b.n	8007b66 <_scanf_float+0x192>
 8007bb6:	f1ba 0f01 	cmp.w	sl, #1
 8007bba:	f47f af3d 	bne.w	8007a38 <_scanf_float+0x64>
 8007bbe:	f04f 0a02 	mov.w	sl, #2
 8007bc2:	e7d0      	b.n	8007b66 <_scanf_float+0x192>
 8007bc4:	b97d      	cbnz	r5, 8007be6 <_scanf_float+0x212>
 8007bc6:	f1b9 0f00 	cmp.w	r9, #0
 8007bca:	f47f af38 	bne.w	8007a3e <_scanf_float+0x6a>
 8007bce:	6822      	ldr	r2, [r4, #0]
 8007bd0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007bd4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007bd8:	f040 8108 	bne.w	8007dec <_scanf_float+0x418>
 8007bdc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007be0:	6022      	str	r2, [r4, #0]
 8007be2:	2501      	movs	r5, #1
 8007be4:	e7bf      	b.n	8007b66 <_scanf_float+0x192>
 8007be6:	2d03      	cmp	r5, #3
 8007be8:	d0e2      	beq.n	8007bb0 <_scanf_float+0x1dc>
 8007bea:	2d05      	cmp	r5, #5
 8007bec:	e7de      	b.n	8007bac <_scanf_float+0x1d8>
 8007bee:	2d02      	cmp	r5, #2
 8007bf0:	f47f af22 	bne.w	8007a38 <_scanf_float+0x64>
 8007bf4:	2503      	movs	r5, #3
 8007bf6:	e7b6      	b.n	8007b66 <_scanf_float+0x192>
 8007bf8:	2d06      	cmp	r5, #6
 8007bfa:	f47f af1d 	bne.w	8007a38 <_scanf_float+0x64>
 8007bfe:	2507      	movs	r5, #7
 8007c00:	e7b1      	b.n	8007b66 <_scanf_float+0x192>
 8007c02:	6822      	ldr	r2, [r4, #0]
 8007c04:	0591      	lsls	r1, r2, #22
 8007c06:	f57f af17 	bpl.w	8007a38 <_scanf_float+0x64>
 8007c0a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007c0e:	6022      	str	r2, [r4, #0]
 8007c10:	f8cd 9008 	str.w	r9, [sp, #8]
 8007c14:	e7a7      	b.n	8007b66 <_scanf_float+0x192>
 8007c16:	6822      	ldr	r2, [r4, #0]
 8007c18:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007c1c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007c20:	d006      	beq.n	8007c30 <_scanf_float+0x25c>
 8007c22:	0550      	lsls	r0, r2, #21
 8007c24:	f57f af08 	bpl.w	8007a38 <_scanf_float+0x64>
 8007c28:	f1b9 0f00 	cmp.w	r9, #0
 8007c2c:	f000 80de 	beq.w	8007dec <_scanf_float+0x418>
 8007c30:	0591      	lsls	r1, r2, #22
 8007c32:	bf58      	it	pl
 8007c34:	9902      	ldrpl	r1, [sp, #8]
 8007c36:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007c3a:	bf58      	it	pl
 8007c3c:	eba9 0101 	subpl.w	r1, r9, r1
 8007c40:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007c44:	bf58      	it	pl
 8007c46:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007c4a:	6022      	str	r2, [r4, #0]
 8007c4c:	f04f 0900 	mov.w	r9, #0
 8007c50:	e789      	b.n	8007b66 <_scanf_float+0x192>
 8007c52:	f04f 0a03 	mov.w	sl, #3
 8007c56:	e786      	b.n	8007b66 <_scanf_float+0x192>
 8007c58:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007c5c:	4639      	mov	r1, r7
 8007c5e:	4640      	mov	r0, r8
 8007c60:	4798      	blx	r3
 8007c62:	2800      	cmp	r0, #0
 8007c64:	f43f aedb 	beq.w	8007a1e <_scanf_float+0x4a>
 8007c68:	e6e6      	b.n	8007a38 <_scanf_float+0x64>
 8007c6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007c6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007c72:	463a      	mov	r2, r7
 8007c74:	4640      	mov	r0, r8
 8007c76:	4798      	blx	r3
 8007c78:	6923      	ldr	r3, [r4, #16]
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	6123      	str	r3, [r4, #16]
 8007c7e:	e6e8      	b.n	8007a52 <_scanf_float+0x7e>
 8007c80:	1e6b      	subs	r3, r5, #1
 8007c82:	2b06      	cmp	r3, #6
 8007c84:	d824      	bhi.n	8007cd0 <_scanf_float+0x2fc>
 8007c86:	2d02      	cmp	r5, #2
 8007c88:	d836      	bhi.n	8007cf8 <_scanf_float+0x324>
 8007c8a:	9b01      	ldr	r3, [sp, #4]
 8007c8c:	429e      	cmp	r6, r3
 8007c8e:	f67f aee4 	bls.w	8007a5a <_scanf_float+0x86>
 8007c92:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007c96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007c9a:	463a      	mov	r2, r7
 8007c9c:	4640      	mov	r0, r8
 8007c9e:	4798      	blx	r3
 8007ca0:	6923      	ldr	r3, [r4, #16]
 8007ca2:	3b01      	subs	r3, #1
 8007ca4:	6123      	str	r3, [r4, #16]
 8007ca6:	e7f0      	b.n	8007c8a <_scanf_float+0x2b6>
 8007ca8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007cac:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007cb0:	463a      	mov	r2, r7
 8007cb2:	4640      	mov	r0, r8
 8007cb4:	4798      	blx	r3
 8007cb6:	6923      	ldr	r3, [r4, #16]
 8007cb8:	3b01      	subs	r3, #1
 8007cba:	6123      	str	r3, [r4, #16]
 8007cbc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007cc0:	fa5f fa8a 	uxtb.w	sl, sl
 8007cc4:	f1ba 0f02 	cmp.w	sl, #2
 8007cc8:	d1ee      	bne.n	8007ca8 <_scanf_float+0x2d4>
 8007cca:	3d03      	subs	r5, #3
 8007ccc:	b2ed      	uxtb	r5, r5
 8007cce:	1b76      	subs	r6, r6, r5
 8007cd0:	6823      	ldr	r3, [r4, #0]
 8007cd2:	05da      	lsls	r2, r3, #23
 8007cd4:	d530      	bpl.n	8007d38 <_scanf_float+0x364>
 8007cd6:	055b      	lsls	r3, r3, #21
 8007cd8:	d511      	bpl.n	8007cfe <_scanf_float+0x32a>
 8007cda:	9b01      	ldr	r3, [sp, #4]
 8007cdc:	429e      	cmp	r6, r3
 8007cde:	f67f aebc 	bls.w	8007a5a <_scanf_float+0x86>
 8007ce2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007ce6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007cea:	463a      	mov	r2, r7
 8007cec:	4640      	mov	r0, r8
 8007cee:	4798      	blx	r3
 8007cf0:	6923      	ldr	r3, [r4, #16]
 8007cf2:	3b01      	subs	r3, #1
 8007cf4:	6123      	str	r3, [r4, #16]
 8007cf6:	e7f0      	b.n	8007cda <_scanf_float+0x306>
 8007cf8:	46aa      	mov	sl, r5
 8007cfa:	46b3      	mov	fp, r6
 8007cfc:	e7de      	b.n	8007cbc <_scanf_float+0x2e8>
 8007cfe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007d02:	6923      	ldr	r3, [r4, #16]
 8007d04:	2965      	cmp	r1, #101	@ 0x65
 8007d06:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d0a:	f106 35ff 	add.w	r5, r6, #4294967295
 8007d0e:	6123      	str	r3, [r4, #16]
 8007d10:	d00c      	beq.n	8007d2c <_scanf_float+0x358>
 8007d12:	2945      	cmp	r1, #69	@ 0x45
 8007d14:	d00a      	beq.n	8007d2c <_scanf_float+0x358>
 8007d16:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007d1a:	463a      	mov	r2, r7
 8007d1c:	4640      	mov	r0, r8
 8007d1e:	4798      	blx	r3
 8007d20:	6923      	ldr	r3, [r4, #16]
 8007d22:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007d26:	3b01      	subs	r3, #1
 8007d28:	1eb5      	subs	r5, r6, #2
 8007d2a:	6123      	str	r3, [r4, #16]
 8007d2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007d30:	463a      	mov	r2, r7
 8007d32:	4640      	mov	r0, r8
 8007d34:	4798      	blx	r3
 8007d36:	462e      	mov	r6, r5
 8007d38:	6822      	ldr	r2, [r4, #0]
 8007d3a:	f012 0210 	ands.w	r2, r2, #16
 8007d3e:	d001      	beq.n	8007d44 <_scanf_float+0x370>
 8007d40:	2000      	movs	r0, #0
 8007d42:	e68b      	b.n	8007a5c <_scanf_float+0x88>
 8007d44:	7032      	strb	r2, [r6, #0]
 8007d46:	6823      	ldr	r3, [r4, #0]
 8007d48:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007d4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d50:	d11c      	bne.n	8007d8c <_scanf_float+0x3b8>
 8007d52:	9b02      	ldr	r3, [sp, #8]
 8007d54:	454b      	cmp	r3, r9
 8007d56:	eba3 0209 	sub.w	r2, r3, r9
 8007d5a:	d123      	bne.n	8007da4 <_scanf_float+0x3d0>
 8007d5c:	9901      	ldr	r1, [sp, #4]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	4640      	mov	r0, r8
 8007d62:	f002 fc39 	bl	800a5d8 <_strtod_r>
 8007d66:	9b03      	ldr	r3, [sp, #12]
 8007d68:	6821      	ldr	r1, [r4, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f011 0f02 	tst.w	r1, #2
 8007d70:	ec57 6b10 	vmov	r6, r7, d0
 8007d74:	f103 0204 	add.w	r2, r3, #4
 8007d78:	d01f      	beq.n	8007dba <_scanf_float+0x3e6>
 8007d7a:	9903      	ldr	r1, [sp, #12]
 8007d7c:	600a      	str	r2, [r1, #0]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	e9c3 6700 	strd	r6, r7, [r3]
 8007d84:	68e3      	ldr	r3, [r4, #12]
 8007d86:	3301      	adds	r3, #1
 8007d88:	60e3      	str	r3, [r4, #12]
 8007d8a:	e7d9      	b.n	8007d40 <_scanf_float+0x36c>
 8007d8c:	9b04      	ldr	r3, [sp, #16]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d0e4      	beq.n	8007d5c <_scanf_float+0x388>
 8007d92:	9905      	ldr	r1, [sp, #20]
 8007d94:	230a      	movs	r3, #10
 8007d96:	3101      	adds	r1, #1
 8007d98:	4640      	mov	r0, r8
 8007d9a:	f002 fc9d 	bl	800a6d8 <_strtol_r>
 8007d9e:	9b04      	ldr	r3, [sp, #16]
 8007da0:	9e05      	ldr	r6, [sp, #20]
 8007da2:	1ac2      	subs	r2, r0, r3
 8007da4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007da8:	429e      	cmp	r6, r3
 8007daa:	bf28      	it	cs
 8007dac:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007db0:	4910      	ldr	r1, [pc, #64]	@ (8007df4 <_scanf_float+0x420>)
 8007db2:	4630      	mov	r0, r6
 8007db4:	f000 f918 	bl	8007fe8 <siprintf>
 8007db8:	e7d0      	b.n	8007d5c <_scanf_float+0x388>
 8007dba:	f011 0f04 	tst.w	r1, #4
 8007dbe:	9903      	ldr	r1, [sp, #12]
 8007dc0:	600a      	str	r2, [r1, #0]
 8007dc2:	d1dc      	bne.n	8007d7e <_scanf_float+0x3aa>
 8007dc4:	681d      	ldr	r5, [r3, #0]
 8007dc6:	4632      	mov	r2, r6
 8007dc8:	463b      	mov	r3, r7
 8007dca:	4630      	mov	r0, r6
 8007dcc:	4639      	mov	r1, r7
 8007dce:	f7f8 fead 	bl	8000b2c <__aeabi_dcmpun>
 8007dd2:	b128      	cbz	r0, 8007de0 <_scanf_float+0x40c>
 8007dd4:	4808      	ldr	r0, [pc, #32]	@ (8007df8 <_scanf_float+0x424>)
 8007dd6:	f000 f9f9 	bl	80081cc <nanf>
 8007dda:	ed85 0a00 	vstr	s0, [r5]
 8007dde:	e7d1      	b.n	8007d84 <_scanf_float+0x3b0>
 8007de0:	4630      	mov	r0, r6
 8007de2:	4639      	mov	r1, r7
 8007de4:	f7f8 ff00 	bl	8000be8 <__aeabi_d2f>
 8007de8:	6028      	str	r0, [r5, #0]
 8007dea:	e7cb      	b.n	8007d84 <_scanf_float+0x3b0>
 8007dec:	f04f 0900 	mov.w	r9, #0
 8007df0:	e629      	b.n	8007a46 <_scanf_float+0x72>
 8007df2:	bf00      	nop
 8007df4:	0800b9e8 	.word	0x0800b9e8
 8007df8:	0800bd7d 	.word	0x0800bd7d

08007dfc <std>:
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	b510      	push	{r4, lr}
 8007e00:	4604      	mov	r4, r0
 8007e02:	e9c0 3300 	strd	r3, r3, [r0]
 8007e06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e0a:	6083      	str	r3, [r0, #8]
 8007e0c:	8181      	strh	r1, [r0, #12]
 8007e0e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007e10:	81c2      	strh	r2, [r0, #14]
 8007e12:	6183      	str	r3, [r0, #24]
 8007e14:	4619      	mov	r1, r3
 8007e16:	2208      	movs	r2, #8
 8007e18:	305c      	adds	r0, #92	@ 0x5c
 8007e1a:	f000 f948 	bl	80080ae <memset>
 8007e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e54 <std+0x58>)
 8007e20:	6263      	str	r3, [r4, #36]	@ 0x24
 8007e22:	4b0d      	ldr	r3, [pc, #52]	@ (8007e58 <std+0x5c>)
 8007e24:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007e26:	4b0d      	ldr	r3, [pc, #52]	@ (8007e5c <std+0x60>)
 8007e28:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8007e60 <std+0x64>)
 8007e2c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e64 <std+0x68>)
 8007e30:	6224      	str	r4, [r4, #32]
 8007e32:	429c      	cmp	r4, r3
 8007e34:	d006      	beq.n	8007e44 <std+0x48>
 8007e36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007e3a:	4294      	cmp	r4, r2
 8007e3c:	d002      	beq.n	8007e44 <std+0x48>
 8007e3e:	33d0      	adds	r3, #208	@ 0xd0
 8007e40:	429c      	cmp	r4, r3
 8007e42:	d105      	bne.n	8007e50 <std+0x54>
 8007e44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007e48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e4c:	f000 b9ac 	b.w	80081a8 <__retarget_lock_init_recursive>
 8007e50:	bd10      	pop	{r4, pc}
 8007e52:	bf00      	nop
 8007e54:	08008029 	.word	0x08008029
 8007e58:	0800804b 	.word	0x0800804b
 8007e5c:	08008083 	.word	0x08008083
 8007e60:	080080a7 	.word	0x080080a7
 8007e64:	20001364 	.word	0x20001364

08007e68 <stdio_exit_handler>:
 8007e68:	4a02      	ldr	r2, [pc, #8]	@ (8007e74 <stdio_exit_handler+0xc>)
 8007e6a:	4903      	ldr	r1, [pc, #12]	@ (8007e78 <stdio_exit_handler+0x10>)
 8007e6c:	4803      	ldr	r0, [pc, #12]	@ (8007e7c <stdio_exit_handler+0x14>)
 8007e6e:	f000 b869 	b.w	8007f44 <_fwalk_sglue>
 8007e72:	bf00      	nop
 8007e74:	20000018 	.word	0x20000018
 8007e78:	0800aa95 	.word	0x0800aa95
 8007e7c:	20000028 	.word	0x20000028

08007e80 <cleanup_stdio>:
 8007e80:	6841      	ldr	r1, [r0, #4]
 8007e82:	4b0c      	ldr	r3, [pc, #48]	@ (8007eb4 <cleanup_stdio+0x34>)
 8007e84:	4299      	cmp	r1, r3
 8007e86:	b510      	push	{r4, lr}
 8007e88:	4604      	mov	r4, r0
 8007e8a:	d001      	beq.n	8007e90 <cleanup_stdio+0x10>
 8007e8c:	f002 fe02 	bl	800aa94 <_fflush_r>
 8007e90:	68a1      	ldr	r1, [r4, #8]
 8007e92:	4b09      	ldr	r3, [pc, #36]	@ (8007eb8 <cleanup_stdio+0x38>)
 8007e94:	4299      	cmp	r1, r3
 8007e96:	d002      	beq.n	8007e9e <cleanup_stdio+0x1e>
 8007e98:	4620      	mov	r0, r4
 8007e9a:	f002 fdfb 	bl	800aa94 <_fflush_r>
 8007e9e:	68e1      	ldr	r1, [r4, #12]
 8007ea0:	4b06      	ldr	r3, [pc, #24]	@ (8007ebc <cleanup_stdio+0x3c>)
 8007ea2:	4299      	cmp	r1, r3
 8007ea4:	d004      	beq.n	8007eb0 <cleanup_stdio+0x30>
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007eac:	f002 bdf2 	b.w	800aa94 <_fflush_r>
 8007eb0:	bd10      	pop	{r4, pc}
 8007eb2:	bf00      	nop
 8007eb4:	20001364 	.word	0x20001364
 8007eb8:	200013cc 	.word	0x200013cc
 8007ebc:	20001434 	.word	0x20001434

08007ec0 <global_stdio_init.part.0>:
 8007ec0:	b510      	push	{r4, lr}
 8007ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8007ef0 <global_stdio_init.part.0+0x30>)
 8007ec4:	4c0b      	ldr	r4, [pc, #44]	@ (8007ef4 <global_stdio_init.part.0+0x34>)
 8007ec6:	4a0c      	ldr	r2, [pc, #48]	@ (8007ef8 <global_stdio_init.part.0+0x38>)
 8007ec8:	601a      	str	r2, [r3, #0]
 8007eca:	4620      	mov	r0, r4
 8007ecc:	2200      	movs	r2, #0
 8007ece:	2104      	movs	r1, #4
 8007ed0:	f7ff ff94 	bl	8007dfc <std>
 8007ed4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007ed8:	2201      	movs	r2, #1
 8007eda:	2109      	movs	r1, #9
 8007edc:	f7ff ff8e 	bl	8007dfc <std>
 8007ee0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007ee4:	2202      	movs	r2, #2
 8007ee6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007eea:	2112      	movs	r1, #18
 8007eec:	f7ff bf86 	b.w	8007dfc <std>
 8007ef0:	2000149c 	.word	0x2000149c
 8007ef4:	20001364 	.word	0x20001364
 8007ef8:	08007e69 	.word	0x08007e69

08007efc <__sfp_lock_acquire>:
 8007efc:	4801      	ldr	r0, [pc, #4]	@ (8007f04 <__sfp_lock_acquire+0x8>)
 8007efe:	f000 b954 	b.w	80081aa <__retarget_lock_acquire_recursive>
 8007f02:	bf00      	nop
 8007f04:	200014a5 	.word	0x200014a5

08007f08 <__sfp_lock_release>:
 8007f08:	4801      	ldr	r0, [pc, #4]	@ (8007f10 <__sfp_lock_release+0x8>)
 8007f0a:	f000 b94f 	b.w	80081ac <__retarget_lock_release_recursive>
 8007f0e:	bf00      	nop
 8007f10:	200014a5 	.word	0x200014a5

08007f14 <__sinit>:
 8007f14:	b510      	push	{r4, lr}
 8007f16:	4604      	mov	r4, r0
 8007f18:	f7ff fff0 	bl	8007efc <__sfp_lock_acquire>
 8007f1c:	6a23      	ldr	r3, [r4, #32]
 8007f1e:	b11b      	cbz	r3, 8007f28 <__sinit+0x14>
 8007f20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f24:	f7ff bff0 	b.w	8007f08 <__sfp_lock_release>
 8007f28:	4b04      	ldr	r3, [pc, #16]	@ (8007f3c <__sinit+0x28>)
 8007f2a:	6223      	str	r3, [r4, #32]
 8007f2c:	4b04      	ldr	r3, [pc, #16]	@ (8007f40 <__sinit+0x2c>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1f5      	bne.n	8007f20 <__sinit+0xc>
 8007f34:	f7ff ffc4 	bl	8007ec0 <global_stdio_init.part.0>
 8007f38:	e7f2      	b.n	8007f20 <__sinit+0xc>
 8007f3a:	bf00      	nop
 8007f3c:	08007e81 	.word	0x08007e81
 8007f40:	2000149c 	.word	0x2000149c

08007f44 <_fwalk_sglue>:
 8007f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f48:	4607      	mov	r7, r0
 8007f4a:	4688      	mov	r8, r1
 8007f4c:	4614      	mov	r4, r2
 8007f4e:	2600      	movs	r6, #0
 8007f50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f54:	f1b9 0901 	subs.w	r9, r9, #1
 8007f58:	d505      	bpl.n	8007f66 <_fwalk_sglue+0x22>
 8007f5a:	6824      	ldr	r4, [r4, #0]
 8007f5c:	2c00      	cmp	r4, #0
 8007f5e:	d1f7      	bne.n	8007f50 <_fwalk_sglue+0xc>
 8007f60:	4630      	mov	r0, r6
 8007f62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f66:	89ab      	ldrh	r3, [r5, #12]
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d907      	bls.n	8007f7c <_fwalk_sglue+0x38>
 8007f6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f70:	3301      	adds	r3, #1
 8007f72:	d003      	beq.n	8007f7c <_fwalk_sglue+0x38>
 8007f74:	4629      	mov	r1, r5
 8007f76:	4638      	mov	r0, r7
 8007f78:	47c0      	blx	r8
 8007f7a:	4306      	orrs	r6, r0
 8007f7c:	3568      	adds	r5, #104	@ 0x68
 8007f7e:	e7e9      	b.n	8007f54 <_fwalk_sglue+0x10>

08007f80 <sniprintf>:
 8007f80:	b40c      	push	{r2, r3}
 8007f82:	b530      	push	{r4, r5, lr}
 8007f84:	4b17      	ldr	r3, [pc, #92]	@ (8007fe4 <sniprintf+0x64>)
 8007f86:	1e0c      	subs	r4, r1, #0
 8007f88:	681d      	ldr	r5, [r3, #0]
 8007f8a:	b09d      	sub	sp, #116	@ 0x74
 8007f8c:	da08      	bge.n	8007fa0 <sniprintf+0x20>
 8007f8e:	238b      	movs	r3, #139	@ 0x8b
 8007f90:	602b      	str	r3, [r5, #0]
 8007f92:	f04f 30ff 	mov.w	r0, #4294967295
 8007f96:	b01d      	add	sp, #116	@ 0x74
 8007f98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f9c:	b002      	add	sp, #8
 8007f9e:	4770      	bx	lr
 8007fa0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007fa4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007fa8:	bf14      	ite	ne
 8007faa:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007fae:	4623      	moveq	r3, r4
 8007fb0:	9304      	str	r3, [sp, #16]
 8007fb2:	9307      	str	r3, [sp, #28]
 8007fb4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007fb8:	9002      	str	r0, [sp, #8]
 8007fba:	9006      	str	r0, [sp, #24]
 8007fbc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007fc0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007fc2:	ab21      	add	r3, sp, #132	@ 0x84
 8007fc4:	a902      	add	r1, sp, #8
 8007fc6:	4628      	mov	r0, r5
 8007fc8:	9301      	str	r3, [sp, #4]
 8007fca:	f002 fbe3 	bl	800a794 <_svfiprintf_r>
 8007fce:	1c43      	adds	r3, r0, #1
 8007fd0:	bfbc      	itt	lt
 8007fd2:	238b      	movlt	r3, #139	@ 0x8b
 8007fd4:	602b      	strlt	r3, [r5, #0]
 8007fd6:	2c00      	cmp	r4, #0
 8007fd8:	d0dd      	beq.n	8007f96 <sniprintf+0x16>
 8007fda:	9b02      	ldr	r3, [sp, #8]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	701a      	strb	r2, [r3, #0]
 8007fe0:	e7d9      	b.n	8007f96 <sniprintf+0x16>
 8007fe2:	bf00      	nop
 8007fe4:	20000024 	.word	0x20000024

08007fe8 <siprintf>:
 8007fe8:	b40e      	push	{r1, r2, r3}
 8007fea:	b500      	push	{lr}
 8007fec:	b09c      	sub	sp, #112	@ 0x70
 8007fee:	ab1d      	add	r3, sp, #116	@ 0x74
 8007ff0:	9002      	str	r0, [sp, #8]
 8007ff2:	9006      	str	r0, [sp, #24]
 8007ff4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007ff8:	4809      	ldr	r0, [pc, #36]	@ (8008020 <siprintf+0x38>)
 8007ffa:	9107      	str	r1, [sp, #28]
 8007ffc:	9104      	str	r1, [sp, #16]
 8007ffe:	4909      	ldr	r1, [pc, #36]	@ (8008024 <siprintf+0x3c>)
 8008000:	f853 2b04 	ldr.w	r2, [r3], #4
 8008004:	9105      	str	r1, [sp, #20]
 8008006:	6800      	ldr	r0, [r0, #0]
 8008008:	9301      	str	r3, [sp, #4]
 800800a:	a902      	add	r1, sp, #8
 800800c:	f002 fbc2 	bl	800a794 <_svfiprintf_r>
 8008010:	9b02      	ldr	r3, [sp, #8]
 8008012:	2200      	movs	r2, #0
 8008014:	701a      	strb	r2, [r3, #0]
 8008016:	b01c      	add	sp, #112	@ 0x70
 8008018:	f85d eb04 	ldr.w	lr, [sp], #4
 800801c:	b003      	add	sp, #12
 800801e:	4770      	bx	lr
 8008020:	20000024 	.word	0x20000024
 8008024:	ffff0208 	.word	0xffff0208

08008028 <__sread>:
 8008028:	b510      	push	{r4, lr}
 800802a:	460c      	mov	r4, r1
 800802c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008030:	f000 f86c 	bl	800810c <_read_r>
 8008034:	2800      	cmp	r0, #0
 8008036:	bfab      	itete	ge
 8008038:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800803a:	89a3      	ldrhlt	r3, [r4, #12]
 800803c:	181b      	addge	r3, r3, r0
 800803e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008042:	bfac      	ite	ge
 8008044:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008046:	81a3      	strhlt	r3, [r4, #12]
 8008048:	bd10      	pop	{r4, pc}

0800804a <__swrite>:
 800804a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800804e:	461f      	mov	r7, r3
 8008050:	898b      	ldrh	r3, [r1, #12]
 8008052:	05db      	lsls	r3, r3, #23
 8008054:	4605      	mov	r5, r0
 8008056:	460c      	mov	r4, r1
 8008058:	4616      	mov	r6, r2
 800805a:	d505      	bpl.n	8008068 <__swrite+0x1e>
 800805c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008060:	2302      	movs	r3, #2
 8008062:	2200      	movs	r2, #0
 8008064:	f000 f840 	bl	80080e8 <_lseek_r>
 8008068:	89a3      	ldrh	r3, [r4, #12]
 800806a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800806e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008072:	81a3      	strh	r3, [r4, #12]
 8008074:	4632      	mov	r2, r6
 8008076:	463b      	mov	r3, r7
 8008078:	4628      	mov	r0, r5
 800807a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800807e:	f000 b857 	b.w	8008130 <_write_r>

08008082 <__sseek>:
 8008082:	b510      	push	{r4, lr}
 8008084:	460c      	mov	r4, r1
 8008086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800808a:	f000 f82d 	bl	80080e8 <_lseek_r>
 800808e:	1c43      	adds	r3, r0, #1
 8008090:	89a3      	ldrh	r3, [r4, #12]
 8008092:	bf15      	itete	ne
 8008094:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008096:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800809a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800809e:	81a3      	strheq	r3, [r4, #12]
 80080a0:	bf18      	it	ne
 80080a2:	81a3      	strhne	r3, [r4, #12]
 80080a4:	bd10      	pop	{r4, pc}

080080a6 <__sclose>:
 80080a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080aa:	f000 b80d 	b.w	80080c8 <_close_r>

080080ae <memset>:
 80080ae:	4402      	add	r2, r0
 80080b0:	4603      	mov	r3, r0
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d100      	bne.n	80080b8 <memset+0xa>
 80080b6:	4770      	bx	lr
 80080b8:	f803 1b01 	strb.w	r1, [r3], #1
 80080bc:	e7f9      	b.n	80080b2 <memset+0x4>
	...

080080c0 <_localeconv_r>:
 80080c0:	4800      	ldr	r0, [pc, #0]	@ (80080c4 <_localeconv_r+0x4>)
 80080c2:	4770      	bx	lr
 80080c4:	20000164 	.word	0x20000164

080080c8 <_close_r>:
 80080c8:	b538      	push	{r3, r4, r5, lr}
 80080ca:	4d06      	ldr	r5, [pc, #24]	@ (80080e4 <_close_r+0x1c>)
 80080cc:	2300      	movs	r3, #0
 80080ce:	4604      	mov	r4, r0
 80080d0:	4608      	mov	r0, r1
 80080d2:	602b      	str	r3, [r5, #0]
 80080d4:	f7f9 fe7a 	bl	8001dcc <_close>
 80080d8:	1c43      	adds	r3, r0, #1
 80080da:	d102      	bne.n	80080e2 <_close_r+0x1a>
 80080dc:	682b      	ldr	r3, [r5, #0]
 80080de:	b103      	cbz	r3, 80080e2 <_close_r+0x1a>
 80080e0:	6023      	str	r3, [r4, #0]
 80080e2:	bd38      	pop	{r3, r4, r5, pc}
 80080e4:	200014a0 	.word	0x200014a0

080080e8 <_lseek_r>:
 80080e8:	b538      	push	{r3, r4, r5, lr}
 80080ea:	4d07      	ldr	r5, [pc, #28]	@ (8008108 <_lseek_r+0x20>)
 80080ec:	4604      	mov	r4, r0
 80080ee:	4608      	mov	r0, r1
 80080f0:	4611      	mov	r1, r2
 80080f2:	2200      	movs	r2, #0
 80080f4:	602a      	str	r2, [r5, #0]
 80080f6:	461a      	mov	r2, r3
 80080f8:	f7f9 fe8f 	bl	8001e1a <_lseek>
 80080fc:	1c43      	adds	r3, r0, #1
 80080fe:	d102      	bne.n	8008106 <_lseek_r+0x1e>
 8008100:	682b      	ldr	r3, [r5, #0]
 8008102:	b103      	cbz	r3, 8008106 <_lseek_r+0x1e>
 8008104:	6023      	str	r3, [r4, #0]
 8008106:	bd38      	pop	{r3, r4, r5, pc}
 8008108:	200014a0 	.word	0x200014a0

0800810c <_read_r>:
 800810c:	b538      	push	{r3, r4, r5, lr}
 800810e:	4d07      	ldr	r5, [pc, #28]	@ (800812c <_read_r+0x20>)
 8008110:	4604      	mov	r4, r0
 8008112:	4608      	mov	r0, r1
 8008114:	4611      	mov	r1, r2
 8008116:	2200      	movs	r2, #0
 8008118:	602a      	str	r2, [r5, #0]
 800811a:	461a      	mov	r2, r3
 800811c:	f7f9 fe39 	bl	8001d92 <_read>
 8008120:	1c43      	adds	r3, r0, #1
 8008122:	d102      	bne.n	800812a <_read_r+0x1e>
 8008124:	682b      	ldr	r3, [r5, #0]
 8008126:	b103      	cbz	r3, 800812a <_read_r+0x1e>
 8008128:	6023      	str	r3, [r4, #0]
 800812a:	bd38      	pop	{r3, r4, r5, pc}
 800812c:	200014a0 	.word	0x200014a0

08008130 <_write_r>:
 8008130:	b538      	push	{r3, r4, r5, lr}
 8008132:	4d07      	ldr	r5, [pc, #28]	@ (8008150 <_write_r+0x20>)
 8008134:	4604      	mov	r4, r0
 8008136:	4608      	mov	r0, r1
 8008138:	4611      	mov	r1, r2
 800813a:	2200      	movs	r2, #0
 800813c:	602a      	str	r2, [r5, #0]
 800813e:	461a      	mov	r2, r3
 8008140:	f7f9 f867 	bl	8001212 <_write>
 8008144:	1c43      	adds	r3, r0, #1
 8008146:	d102      	bne.n	800814e <_write_r+0x1e>
 8008148:	682b      	ldr	r3, [r5, #0]
 800814a:	b103      	cbz	r3, 800814e <_write_r+0x1e>
 800814c:	6023      	str	r3, [r4, #0]
 800814e:	bd38      	pop	{r3, r4, r5, pc}
 8008150:	200014a0 	.word	0x200014a0

08008154 <__errno>:
 8008154:	4b01      	ldr	r3, [pc, #4]	@ (800815c <__errno+0x8>)
 8008156:	6818      	ldr	r0, [r3, #0]
 8008158:	4770      	bx	lr
 800815a:	bf00      	nop
 800815c:	20000024 	.word	0x20000024

08008160 <__libc_init_array>:
 8008160:	b570      	push	{r4, r5, r6, lr}
 8008162:	4d0d      	ldr	r5, [pc, #52]	@ (8008198 <__libc_init_array+0x38>)
 8008164:	4c0d      	ldr	r4, [pc, #52]	@ (800819c <__libc_init_array+0x3c>)
 8008166:	1b64      	subs	r4, r4, r5
 8008168:	10a4      	asrs	r4, r4, #2
 800816a:	2600      	movs	r6, #0
 800816c:	42a6      	cmp	r6, r4
 800816e:	d109      	bne.n	8008184 <__libc_init_array+0x24>
 8008170:	4d0b      	ldr	r5, [pc, #44]	@ (80081a0 <__libc_init_array+0x40>)
 8008172:	4c0c      	ldr	r4, [pc, #48]	@ (80081a4 <__libc_init_array+0x44>)
 8008174:	f003 fb72 	bl	800b85c <_init>
 8008178:	1b64      	subs	r4, r4, r5
 800817a:	10a4      	asrs	r4, r4, #2
 800817c:	2600      	movs	r6, #0
 800817e:	42a6      	cmp	r6, r4
 8008180:	d105      	bne.n	800818e <__libc_init_array+0x2e>
 8008182:	bd70      	pop	{r4, r5, r6, pc}
 8008184:	f855 3b04 	ldr.w	r3, [r5], #4
 8008188:	4798      	blx	r3
 800818a:	3601      	adds	r6, #1
 800818c:	e7ee      	b.n	800816c <__libc_init_array+0xc>
 800818e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008192:	4798      	blx	r3
 8008194:	3601      	adds	r6, #1
 8008196:	e7f2      	b.n	800817e <__libc_init_array+0x1e>
 8008198:	0800bde8 	.word	0x0800bde8
 800819c:	0800bde8 	.word	0x0800bde8
 80081a0:	0800bde8 	.word	0x0800bde8
 80081a4:	0800bdec 	.word	0x0800bdec

080081a8 <__retarget_lock_init_recursive>:
 80081a8:	4770      	bx	lr

080081aa <__retarget_lock_acquire_recursive>:
 80081aa:	4770      	bx	lr

080081ac <__retarget_lock_release_recursive>:
 80081ac:	4770      	bx	lr

080081ae <memcpy>:
 80081ae:	440a      	add	r2, r1
 80081b0:	4291      	cmp	r1, r2
 80081b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80081b6:	d100      	bne.n	80081ba <memcpy+0xc>
 80081b8:	4770      	bx	lr
 80081ba:	b510      	push	{r4, lr}
 80081bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081c4:	4291      	cmp	r1, r2
 80081c6:	d1f9      	bne.n	80081bc <memcpy+0xe>
 80081c8:	bd10      	pop	{r4, pc}
	...

080081cc <nanf>:
 80081cc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80081d4 <nanf+0x8>
 80081d0:	4770      	bx	lr
 80081d2:	bf00      	nop
 80081d4:	7fc00000 	.word	0x7fc00000

080081d8 <quorem>:
 80081d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081dc:	6903      	ldr	r3, [r0, #16]
 80081de:	690c      	ldr	r4, [r1, #16]
 80081e0:	42a3      	cmp	r3, r4
 80081e2:	4607      	mov	r7, r0
 80081e4:	db7e      	blt.n	80082e4 <quorem+0x10c>
 80081e6:	3c01      	subs	r4, #1
 80081e8:	f101 0814 	add.w	r8, r1, #20
 80081ec:	00a3      	lsls	r3, r4, #2
 80081ee:	f100 0514 	add.w	r5, r0, #20
 80081f2:	9300      	str	r3, [sp, #0]
 80081f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081f8:	9301      	str	r3, [sp, #4]
 80081fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80081fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008202:	3301      	adds	r3, #1
 8008204:	429a      	cmp	r2, r3
 8008206:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800820a:	fbb2 f6f3 	udiv	r6, r2, r3
 800820e:	d32e      	bcc.n	800826e <quorem+0x96>
 8008210:	f04f 0a00 	mov.w	sl, #0
 8008214:	46c4      	mov	ip, r8
 8008216:	46ae      	mov	lr, r5
 8008218:	46d3      	mov	fp, sl
 800821a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800821e:	b298      	uxth	r0, r3
 8008220:	fb06 a000 	mla	r0, r6, r0, sl
 8008224:	0c02      	lsrs	r2, r0, #16
 8008226:	0c1b      	lsrs	r3, r3, #16
 8008228:	fb06 2303 	mla	r3, r6, r3, r2
 800822c:	f8de 2000 	ldr.w	r2, [lr]
 8008230:	b280      	uxth	r0, r0
 8008232:	b292      	uxth	r2, r2
 8008234:	1a12      	subs	r2, r2, r0
 8008236:	445a      	add	r2, fp
 8008238:	f8de 0000 	ldr.w	r0, [lr]
 800823c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008240:	b29b      	uxth	r3, r3
 8008242:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008246:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800824a:	b292      	uxth	r2, r2
 800824c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008250:	45e1      	cmp	r9, ip
 8008252:	f84e 2b04 	str.w	r2, [lr], #4
 8008256:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800825a:	d2de      	bcs.n	800821a <quorem+0x42>
 800825c:	9b00      	ldr	r3, [sp, #0]
 800825e:	58eb      	ldr	r3, [r5, r3]
 8008260:	b92b      	cbnz	r3, 800826e <quorem+0x96>
 8008262:	9b01      	ldr	r3, [sp, #4]
 8008264:	3b04      	subs	r3, #4
 8008266:	429d      	cmp	r5, r3
 8008268:	461a      	mov	r2, r3
 800826a:	d32f      	bcc.n	80082cc <quorem+0xf4>
 800826c:	613c      	str	r4, [r7, #16]
 800826e:	4638      	mov	r0, r7
 8008270:	f001 f9c2 	bl	80095f8 <__mcmp>
 8008274:	2800      	cmp	r0, #0
 8008276:	db25      	blt.n	80082c4 <quorem+0xec>
 8008278:	4629      	mov	r1, r5
 800827a:	2000      	movs	r0, #0
 800827c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008280:	f8d1 c000 	ldr.w	ip, [r1]
 8008284:	fa1f fe82 	uxth.w	lr, r2
 8008288:	fa1f f38c 	uxth.w	r3, ip
 800828c:	eba3 030e 	sub.w	r3, r3, lr
 8008290:	4403      	add	r3, r0
 8008292:	0c12      	lsrs	r2, r2, #16
 8008294:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008298:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800829c:	b29b      	uxth	r3, r3
 800829e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082a2:	45c1      	cmp	r9, r8
 80082a4:	f841 3b04 	str.w	r3, [r1], #4
 80082a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80082ac:	d2e6      	bcs.n	800827c <quorem+0xa4>
 80082ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082b6:	b922      	cbnz	r2, 80082c2 <quorem+0xea>
 80082b8:	3b04      	subs	r3, #4
 80082ba:	429d      	cmp	r5, r3
 80082bc:	461a      	mov	r2, r3
 80082be:	d30b      	bcc.n	80082d8 <quorem+0x100>
 80082c0:	613c      	str	r4, [r7, #16]
 80082c2:	3601      	adds	r6, #1
 80082c4:	4630      	mov	r0, r6
 80082c6:	b003      	add	sp, #12
 80082c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082cc:	6812      	ldr	r2, [r2, #0]
 80082ce:	3b04      	subs	r3, #4
 80082d0:	2a00      	cmp	r2, #0
 80082d2:	d1cb      	bne.n	800826c <quorem+0x94>
 80082d4:	3c01      	subs	r4, #1
 80082d6:	e7c6      	b.n	8008266 <quorem+0x8e>
 80082d8:	6812      	ldr	r2, [r2, #0]
 80082da:	3b04      	subs	r3, #4
 80082dc:	2a00      	cmp	r2, #0
 80082de:	d1ef      	bne.n	80082c0 <quorem+0xe8>
 80082e0:	3c01      	subs	r4, #1
 80082e2:	e7ea      	b.n	80082ba <quorem+0xe2>
 80082e4:	2000      	movs	r0, #0
 80082e6:	e7ee      	b.n	80082c6 <quorem+0xee>

080082e8 <_dtoa_r>:
 80082e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ec:	69c7      	ldr	r7, [r0, #28]
 80082ee:	b099      	sub	sp, #100	@ 0x64
 80082f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80082f4:	ec55 4b10 	vmov	r4, r5, d0
 80082f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80082fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80082fc:	4683      	mov	fp, r0
 80082fe:	920e      	str	r2, [sp, #56]	@ 0x38
 8008300:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008302:	b97f      	cbnz	r7, 8008324 <_dtoa_r+0x3c>
 8008304:	2010      	movs	r0, #16
 8008306:	f000 fdfd 	bl	8008f04 <malloc>
 800830a:	4602      	mov	r2, r0
 800830c:	f8cb 001c 	str.w	r0, [fp, #28]
 8008310:	b920      	cbnz	r0, 800831c <_dtoa_r+0x34>
 8008312:	4ba7      	ldr	r3, [pc, #668]	@ (80085b0 <_dtoa_r+0x2c8>)
 8008314:	21ef      	movs	r1, #239	@ 0xef
 8008316:	48a7      	ldr	r0, [pc, #668]	@ (80085b4 <_dtoa_r+0x2cc>)
 8008318:	f002 fc2a 	bl	800ab70 <__assert_func>
 800831c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008320:	6007      	str	r7, [r0, #0]
 8008322:	60c7      	str	r7, [r0, #12]
 8008324:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008328:	6819      	ldr	r1, [r3, #0]
 800832a:	b159      	cbz	r1, 8008344 <_dtoa_r+0x5c>
 800832c:	685a      	ldr	r2, [r3, #4]
 800832e:	604a      	str	r2, [r1, #4]
 8008330:	2301      	movs	r3, #1
 8008332:	4093      	lsls	r3, r2
 8008334:	608b      	str	r3, [r1, #8]
 8008336:	4658      	mov	r0, fp
 8008338:	f000 feda 	bl	80090f0 <_Bfree>
 800833c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008340:	2200      	movs	r2, #0
 8008342:	601a      	str	r2, [r3, #0]
 8008344:	1e2b      	subs	r3, r5, #0
 8008346:	bfb9      	ittee	lt
 8008348:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800834c:	9303      	strlt	r3, [sp, #12]
 800834e:	2300      	movge	r3, #0
 8008350:	6033      	strge	r3, [r6, #0]
 8008352:	9f03      	ldr	r7, [sp, #12]
 8008354:	4b98      	ldr	r3, [pc, #608]	@ (80085b8 <_dtoa_r+0x2d0>)
 8008356:	bfbc      	itt	lt
 8008358:	2201      	movlt	r2, #1
 800835a:	6032      	strlt	r2, [r6, #0]
 800835c:	43bb      	bics	r3, r7
 800835e:	d112      	bne.n	8008386 <_dtoa_r+0x9e>
 8008360:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008362:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008366:	6013      	str	r3, [r2, #0]
 8008368:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800836c:	4323      	orrs	r3, r4
 800836e:	f000 854d 	beq.w	8008e0c <_dtoa_r+0xb24>
 8008372:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008374:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80085cc <_dtoa_r+0x2e4>
 8008378:	2b00      	cmp	r3, #0
 800837a:	f000 854f 	beq.w	8008e1c <_dtoa_r+0xb34>
 800837e:	f10a 0303 	add.w	r3, sl, #3
 8008382:	f000 bd49 	b.w	8008e18 <_dtoa_r+0xb30>
 8008386:	ed9d 7b02 	vldr	d7, [sp, #8]
 800838a:	2200      	movs	r2, #0
 800838c:	ec51 0b17 	vmov	r0, r1, d7
 8008390:	2300      	movs	r3, #0
 8008392:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008396:	f7f8 fb97 	bl	8000ac8 <__aeabi_dcmpeq>
 800839a:	4680      	mov	r8, r0
 800839c:	b158      	cbz	r0, 80083b6 <_dtoa_r+0xce>
 800839e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80083a0:	2301      	movs	r3, #1
 80083a2:	6013      	str	r3, [r2, #0]
 80083a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80083a6:	b113      	cbz	r3, 80083ae <_dtoa_r+0xc6>
 80083a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80083aa:	4b84      	ldr	r3, [pc, #528]	@ (80085bc <_dtoa_r+0x2d4>)
 80083ac:	6013      	str	r3, [r2, #0]
 80083ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80085d0 <_dtoa_r+0x2e8>
 80083b2:	f000 bd33 	b.w	8008e1c <_dtoa_r+0xb34>
 80083b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80083ba:	aa16      	add	r2, sp, #88	@ 0x58
 80083bc:	a917      	add	r1, sp, #92	@ 0x5c
 80083be:	4658      	mov	r0, fp
 80083c0:	f001 fa3a 	bl	8009838 <__d2b>
 80083c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80083c8:	4681      	mov	r9, r0
 80083ca:	2e00      	cmp	r6, #0
 80083cc:	d077      	beq.n	80084be <_dtoa_r+0x1d6>
 80083ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80083d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80083dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80083e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80083e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80083e8:	4619      	mov	r1, r3
 80083ea:	2200      	movs	r2, #0
 80083ec:	4b74      	ldr	r3, [pc, #464]	@ (80085c0 <_dtoa_r+0x2d8>)
 80083ee:	f7f7 ff4b 	bl	8000288 <__aeabi_dsub>
 80083f2:	a369      	add	r3, pc, #420	@ (adr r3, 8008598 <_dtoa_r+0x2b0>)
 80083f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f8:	f7f8 f8fe 	bl	80005f8 <__aeabi_dmul>
 80083fc:	a368      	add	r3, pc, #416	@ (adr r3, 80085a0 <_dtoa_r+0x2b8>)
 80083fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008402:	f7f7 ff43 	bl	800028c <__adddf3>
 8008406:	4604      	mov	r4, r0
 8008408:	4630      	mov	r0, r6
 800840a:	460d      	mov	r5, r1
 800840c:	f7f8 f88a 	bl	8000524 <__aeabi_i2d>
 8008410:	a365      	add	r3, pc, #404	@ (adr r3, 80085a8 <_dtoa_r+0x2c0>)
 8008412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008416:	f7f8 f8ef 	bl	80005f8 <__aeabi_dmul>
 800841a:	4602      	mov	r2, r0
 800841c:	460b      	mov	r3, r1
 800841e:	4620      	mov	r0, r4
 8008420:	4629      	mov	r1, r5
 8008422:	f7f7 ff33 	bl	800028c <__adddf3>
 8008426:	4604      	mov	r4, r0
 8008428:	460d      	mov	r5, r1
 800842a:	f7f8 fb95 	bl	8000b58 <__aeabi_d2iz>
 800842e:	2200      	movs	r2, #0
 8008430:	4607      	mov	r7, r0
 8008432:	2300      	movs	r3, #0
 8008434:	4620      	mov	r0, r4
 8008436:	4629      	mov	r1, r5
 8008438:	f7f8 fb50 	bl	8000adc <__aeabi_dcmplt>
 800843c:	b140      	cbz	r0, 8008450 <_dtoa_r+0x168>
 800843e:	4638      	mov	r0, r7
 8008440:	f7f8 f870 	bl	8000524 <__aeabi_i2d>
 8008444:	4622      	mov	r2, r4
 8008446:	462b      	mov	r3, r5
 8008448:	f7f8 fb3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800844c:	b900      	cbnz	r0, 8008450 <_dtoa_r+0x168>
 800844e:	3f01      	subs	r7, #1
 8008450:	2f16      	cmp	r7, #22
 8008452:	d851      	bhi.n	80084f8 <_dtoa_r+0x210>
 8008454:	4b5b      	ldr	r3, [pc, #364]	@ (80085c4 <_dtoa_r+0x2dc>)
 8008456:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800845a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800845e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008462:	f7f8 fb3b 	bl	8000adc <__aeabi_dcmplt>
 8008466:	2800      	cmp	r0, #0
 8008468:	d048      	beq.n	80084fc <_dtoa_r+0x214>
 800846a:	3f01      	subs	r7, #1
 800846c:	2300      	movs	r3, #0
 800846e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008470:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008472:	1b9b      	subs	r3, r3, r6
 8008474:	1e5a      	subs	r2, r3, #1
 8008476:	bf44      	itt	mi
 8008478:	f1c3 0801 	rsbmi	r8, r3, #1
 800847c:	2300      	movmi	r3, #0
 800847e:	9208      	str	r2, [sp, #32]
 8008480:	bf54      	ite	pl
 8008482:	f04f 0800 	movpl.w	r8, #0
 8008486:	9308      	strmi	r3, [sp, #32]
 8008488:	2f00      	cmp	r7, #0
 800848a:	db39      	blt.n	8008500 <_dtoa_r+0x218>
 800848c:	9b08      	ldr	r3, [sp, #32]
 800848e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008490:	443b      	add	r3, r7
 8008492:	9308      	str	r3, [sp, #32]
 8008494:	2300      	movs	r3, #0
 8008496:	930a      	str	r3, [sp, #40]	@ 0x28
 8008498:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800849a:	2b09      	cmp	r3, #9
 800849c:	d864      	bhi.n	8008568 <_dtoa_r+0x280>
 800849e:	2b05      	cmp	r3, #5
 80084a0:	bfc4      	itt	gt
 80084a2:	3b04      	subgt	r3, #4
 80084a4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80084a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084a8:	f1a3 0302 	sub.w	r3, r3, #2
 80084ac:	bfcc      	ite	gt
 80084ae:	2400      	movgt	r4, #0
 80084b0:	2401      	movle	r4, #1
 80084b2:	2b03      	cmp	r3, #3
 80084b4:	d863      	bhi.n	800857e <_dtoa_r+0x296>
 80084b6:	e8df f003 	tbb	[pc, r3]
 80084ba:	372a      	.short	0x372a
 80084bc:	5535      	.short	0x5535
 80084be:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80084c2:	441e      	add	r6, r3
 80084c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80084c8:	2b20      	cmp	r3, #32
 80084ca:	bfc1      	itttt	gt
 80084cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80084d0:	409f      	lslgt	r7, r3
 80084d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80084d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80084da:	bfd6      	itet	le
 80084dc:	f1c3 0320 	rsble	r3, r3, #32
 80084e0:	ea47 0003 	orrgt.w	r0, r7, r3
 80084e4:	fa04 f003 	lslle.w	r0, r4, r3
 80084e8:	f7f8 f80c 	bl	8000504 <__aeabi_ui2d>
 80084ec:	2201      	movs	r2, #1
 80084ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80084f2:	3e01      	subs	r6, #1
 80084f4:	9214      	str	r2, [sp, #80]	@ 0x50
 80084f6:	e777      	b.n	80083e8 <_dtoa_r+0x100>
 80084f8:	2301      	movs	r3, #1
 80084fa:	e7b8      	b.n	800846e <_dtoa_r+0x186>
 80084fc:	9012      	str	r0, [sp, #72]	@ 0x48
 80084fe:	e7b7      	b.n	8008470 <_dtoa_r+0x188>
 8008500:	427b      	negs	r3, r7
 8008502:	930a      	str	r3, [sp, #40]	@ 0x28
 8008504:	2300      	movs	r3, #0
 8008506:	eba8 0807 	sub.w	r8, r8, r7
 800850a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800850c:	e7c4      	b.n	8008498 <_dtoa_r+0x1b0>
 800850e:	2300      	movs	r3, #0
 8008510:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008512:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008514:	2b00      	cmp	r3, #0
 8008516:	dc35      	bgt.n	8008584 <_dtoa_r+0x29c>
 8008518:	2301      	movs	r3, #1
 800851a:	9300      	str	r3, [sp, #0]
 800851c:	9307      	str	r3, [sp, #28]
 800851e:	461a      	mov	r2, r3
 8008520:	920e      	str	r2, [sp, #56]	@ 0x38
 8008522:	e00b      	b.n	800853c <_dtoa_r+0x254>
 8008524:	2301      	movs	r3, #1
 8008526:	e7f3      	b.n	8008510 <_dtoa_r+0x228>
 8008528:	2300      	movs	r3, #0
 800852a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800852c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800852e:	18fb      	adds	r3, r7, r3
 8008530:	9300      	str	r3, [sp, #0]
 8008532:	3301      	adds	r3, #1
 8008534:	2b01      	cmp	r3, #1
 8008536:	9307      	str	r3, [sp, #28]
 8008538:	bfb8      	it	lt
 800853a:	2301      	movlt	r3, #1
 800853c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008540:	2100      	movs	r1, #0
 8008542:	2204      	movs	r2, #4
 8008544:	f102 0514 	add.w	r5, r2, #20
 8008548:	429d      	cmp	r5, r3
 800854a:	d91f      	bls.n	800858c <_dtoa_r+0x2a4>
 800854c:	6041      	str	r1, [r0, #4]
 800854e:	4658      	mov	r0, fp
 8008550:	f000 fd8e 	bl	8009070 <_Balloc>
 8008554:	4682      	mov	sl, r0
 8008556:	2800      	cmp	r0, #0
 8008558:	d13c      	bne.n	80085d4 <_dtoa_r+0x2ec>
 800855a:	4b1b      	ldr	r3, [pc, #108]	@ (80085c8 <_dtoa_r+0x2e0>)
 800855c:	4602      	mov	r2, r0
 800855e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008562:	e6d8      	b.n	8008316 <_dtoa_r+0x2e>
 8008564:	2301      	movs	r3, #1
 8008566:	e7e0      	b.n	800852a <_dtoa_r+0x242>
 8008568:	2401      	movs	r4, #1
 800856a:	2300      	movs	r3, #0
 800856c:	9309      	str	r3, [sp, #36]	@ 0x24
 800856e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008570:	f04f 33ff 	mov.w	r3, #4294967295
 8008574:	9300      	str	r3, [sp, #0]
 8008576:	9307      	str	r3, [sp, #28]
 8008578:	2200      	movs	r2, #0
 800857a:	2312      	movs	r3, #18
 800857c:	e7d0      	b.n	8008520 <_dtoa_r+0x238>
 800857e:	2301      	movs	r3, #1
 8008580:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008582:	e7f5      	b.n	8008570 <_dtoa_r+0x288>
 8008584:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008586:	9300      	str	r3, [sp, #0]
 8008588:	9307      	str	r3, [sp, #28]
 800858a:	e7d7      	b.n	800853c <_dtoa_r+0x254>
 800858c:	3101      	adds	r1, #1
 800858e:	0052      	lsls	r2, r2, #1
 8008590:	e7d8      	b.n	8008544 <_dtoa_r+0x25c>
 8008592:	bf00      	nop
 8008594:	f3af 8000 	nop.w
 8008598:	636f4361 	.word	0x636f4361
 800859c:	3fd287a7 	.word	0x3fd287a7
 80085a0:	8b60c8b3 	.word	0x8b60c8b3
 80085a4:	3fc68a28 	.word	0x3fc68a28
 80085a8:	509f79fb 	.word	0x509f79fb
 80085ac:	3fd34413 	.word	0x3fd34413
 80085b0:	0800b9fa 	.word	0x0800b9fa
 80085b4:	0800ba11 	.word	0x0800ba11
 80085b8:	7ff00000 	.word	0x7ff00000
 80085bc:	0800b9c5 	.word	0x0800b9c5
 80085c0:	3ff80000 	.word	0x3ff80000
 80085c4:	0800bb08 	.word	0x0800bb08
 80085c8:	0800ba69 	.word	0x0800ba69
 80085cc:	0800b9f6 	.word	0x0800b9f6
 80085d0:	0800b9c4 	.word	0x0800b9c4
 80085d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80085d8:	6018      	str	r0, [r3, #0]
 80085da:	9b07      	ldr	r3, [sp, #28]
 80085dc:	2b0e      	cmp	r3, #14
 80085de:	f200 80a4 	bhi.w	800872a <_dtoa_r+0x442>
 80085e2:	2c00      	cmp	r4, #0
 80085e4:	f000 80a1 	beq.w	800872a <_dtoa_r+0x442>
 80085e8:	2f00      	cmp	r7, #0
 80085ea:	dd33      	ble.n	8008654 <_dtoa_r+0x36c>
 80085ec:	4bad      	ldr	r3, [pc, #692]	@ (80088a4 <_dtoa_r+0x5bc>)
 80085ee:	f007 020f 	and.w	r2, r7, #15
 80085f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085f6:	ed93 7b00 	vldr	d7, [r3]
 80085fa:	05f8      	lsls	r0, r7, #23
 80085fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008600:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008604:	d516      	bpl.n	8008634 <_dtoa_r+0x34c>
 8008606:	4ba8      	ldr	r3, [pc, #672]	@ (80088a8 <_dtoa_r+0x5c0>)
 8008608:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800860c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008610:	f7f8 f91c 	bl	800084c <__aeabi_ddiv>
 8008614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008618:	f004 040f 	and.w	r4, r4, #15
 800861c:	2603      	movs	r6, #3
 800861e:	4da2      	ldr	r5, [pc, #648]	@ (80088a8 <_dtoa_r+0x5c0>)
 8008620:	b954      	cbnz	r4, 8008638 <_dtoa_r+0x350>
 8008622:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800862a:	f7f8 f90f 	bl	800084c <__aeabi_ddiv>
 800862e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008632:	e028      	b.n	8008686 <_dtoa_r+0x39e>
 8008634:	2602      	movs	r6, #2
 8008636:	e7f2      	b.n	800861e <_dtoa_r+0x336>
 8008638:	07e1      	lsls	r1, r4, #31
 800863a:	d508      	bpl.n	800864e <_dtoa_r+0x366>
 800863c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008640:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008644:	f7f7 ffd8 	bl	80005f8 <__aeabi_dmul>
 8008648:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800864c:	3601      	adds	r6, #1
 800864e:	1064      	asrs	r4, r4, #1
 8008650:	3508      	adds	r5, #8
 8008652:	e7e5      	b.n	8008620 <_dtoa_r+0x338>
 8008654:	f000 80d2 	beq.w	80087fc <_dtoa_r+0x514>
 8008658:	427c      	negs	r4, r7
 800865a:	4b92      	ldr	r3, [pc, #584]	@ (80088a4 <_dtoa_r+0x5bc>)
 800865c:	4d92      	ldr	r5, [pc, #584]	@ (80088a8 <_dtoa_r+0x5c0>)
 800865e:	f004 020f 	and.w	r2, r4, #15
 8008662:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800866a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800866e:	f7f7 ffc3 	bl	80005f8 <__aeabi_dmul>
 8008672:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008676:	1124      	asrs	r4, r4, #4
 8008678:	2300      	movs	r3, #0
 800867a:	2602      	movs	r6, #2
 800867c:	2c00      	cmp	r4, #0
 800867e:	f040 80b2 	bne.w	80087e6 <_dtoa_r+0x4fe>
 8008682:	2b00      	cmp	r3, #0
 8008684:	d1d3      	bne.n	800862e <_dtoa_r+0x346>
 8008686:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008688:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800868c:	2b00      	cmp	r3, #0
 800868e:	f000 80b7 	beq.w	8008800 <_dtoa_r+0x518>
 8008692:	4b86      	ldr	r3, [pc, #536]	@ (80088ac <_dtoa_r+0x5c4>)
 8008694:	2200      	movs	r2, #0
 8008696:	4620      	mov	r0, r4
 8008698:	4629      	mov	r1, r5
 800869a:	f7f8 fa1f 	bl	8000adc <__aeabi_dcmplt>
 800869e:	2800      	cmp	r0, #0
 80086a0:	f000 80ae 	beq.w	8008800 <_dtoa_r+0x518>
 80086a4:	9b07      	ldr	r3, [sp, #28]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	f000 80aa 	beq.w	8008800 <_dtoa_r+0x518>
 80086ac:	9b00      	ldr	r3, [sp, #0]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	dd37      	ble.n	8008722 <_dtoa_r+0x43a>
 80086b2:	1e7b      	subs	r3, r7, #1
 80086b4:	9304      	str	r3, [sp, #16]
 80086b6:	4620      	mov	r0, r4
 80086b8:	4b7d      	ldr	r3, [pc, #500]	@ (80088b0 <_dtoa_r+0x5c8>)
 80086ba:	2200      	movs	r2, #0
 80086bc:	4629      	mov	r1, r5
 80086be:	f7f7 ff9b 	bl	80005f8 <__aeabi_dmul>
 80086c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086c6:	9c00      	ldr	r4, [sp, #0]
 80086c8:	3601      	adds	r6, #1
 80086ca:	4630      	mov	r0, r6
 80086cc:	f7f7 ff2a 	bl	8000524 <__aeabi_i2d>
 80086d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80086d4:	f7f7 ff90 	bl	80005f8 <__aeabi_dmul>
 80086d8:	4b76      	ldr	r3, [pc, #472]	@ (80088b4 <_dtoa_r+0x5cc>)
 80086da:	2200      	movs	r2, #0
 80086dc:	f7f7 fdd6 	bl	800028c <__adddf3>
 80086e0:	4605      	mov	r5, r0
 80086e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80086e6:	2c00      	cmp	r4, #0
 80086e8:	f040 808d 	bne.w	8008806 <_dtoa_r+0x51e>
 80086ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80086f0:	4b71      	ldr	r3, [pc, #452]	@ (80088b8 <_dtoa_r+0x5d0>)
 80086f2:	2200      	movs	r2, #0
 80086f4:	f7f7 fdc8 	bl	8000288 <__aeabi_dsub>
 80086f8:	4602      	mov	r2, r0
 80086fa:	460b      	mov	r3, r1
 80086fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008700:	462a      	mov	r2, r5
 8008702:	4633      	mov	r3, r6
 8008704:	f7f8 fa08 	bl	8000b18 <__aeabi_dcmpgt>
 8008708:	2800      	cmp	r0, #0
 800870a:	f040 828b 	bne.w	8008c24 <_dtoa_r+0x93c>
 800870e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008712:	462a      	mov	r2, r5
 8008714:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008718:	f7f8 f9e0 	bl	8000adc <__aeabi_dcmplt>
 800871c:	2800      	cmp	r0, #0
 800871e:	f040 8128 	bne.w	8008972 <_dtoa_r+0x68a>
 8008722:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008726:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800872a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800872c:	2b00      	cmp	r3, #0
 800872e:	f2c0 815a 	blt.w	80089e6 <_dtoa_r+0x6fe>
 8008732:	2f0e      	cmp	r7, #14
 8008734:	f300 8157 	bgt.w	80089e6 <_dtoa_r+0x6fe>
 8008738:	4b5a      	ldr	r3, [pc, #360]	@ (80088a4 <_dtoa_r+0x5bc>)
 800873a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800873e:	ed93 7b00 	vldr	d7, [r3]
 8008742:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008744:	2b00      	cmp	r3, #0
 8008746:	ed8d 7b00 	vstr	d7, [sp]
 800874a:	da03      	bge.n	8008754 <_dtoa_r+0x46c>
 800874c:	9b07      	ldr	r3, [sp, #28]
 800874e:	2b00      	cmp	r3, #0
 8008750:	f340 8101 	ble.w	8008956 <_dtoa_r+0x66e>
 8008754:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008758:	4656      	mov	r6, sl
 800875a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800875e:	4620      	mov	r0, r4
 8008760:	4629      	mov	r1, r5
 8008762:	f7f8 f873 	bl	800084c <__aeabi_ddiv>
 8008766:	f7f8 f9f7 	bl	8000b58 <__aeabi_d2iz>
 800876a:	4680      	mov	r8, r0
 800876c:	f7f7 feda 	bl	8000524 <__aeabi_i2d>
 8008770:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008774:	f7f7 ff40 	bl	80005f8 <__aeabi_dmul>
 8008778:	4602      	mov	r2, r0
 800877a:	460b      	mov	r3, r1
 800877c:	4620      	mov	r0, r4
 800877e:	4629      	mov	r1, r5
 8008780:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008784:	f7f7 fd80 	bl	8000288 <__aeabi_dsub>
 8008788:	f806 4b01 	strb.w	r4, [r6], #1
 800878c:	9d07      	ldr	r5, [sp, #28]
 800878e:	eba6 040a 	sub.w	r4, r6, sl
 8008792:	42a5      	cmp	r5, r4
 8008794:	4602      	mov	r2, r0
 8008796:	460b      	mov	r3, r1
 8008798:	f040 8117 	bne.w	80089ca <_dtoa_r+0x6e2>
 800879c:	f7f7 fd76 	bl	800028c <__adddf3>
 80087a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087a4:	4604      	mov	r4, r0
 80087a6:	460d      	mov	r5, r1
 80087a8:	f7f8 f9b6 	bl	8000b18 <__aeabi_dcmpgt>
 80087ac:	2800      	cmp	r0, #0
 80087ae:	f040 80f9 	bne.w	80089a4 <_dtoa_r+0x6bc>
 80087b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087b6:	4620      	mov	r0, r4
 80087b8:	4629      	mov	r1, r5
 80087ba:	f7f8 f985 	bl	8000ac8 <__aeabi_dcmpeq>
 80087be:	b118      	cbz	r0, 80087c8 <_dtoa_r+0x4e0>
 80087c0:	f018 0f01 	tst.w	r8, #1
 80087c4:	f040 80ee 	bne.w	80089a4 <_dtoa_r+0x6bc>
 80087c8:	4649      	mov	r1, r9
 80087ca:	4658      	mov	r0, fp
 80087cc:	f000 fc90 	bl	80090f0 <_Bfree>
 80087d0:	2300      	movs	r3, #0
 80087d2:	7033      	strb	r3, [r6, #0]
 80087d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80087d6:	3701      	adds	r7, #1
 80087d8:	601f      	str	r7, [r3, #0]
 80087da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80087dc:	2b00      	cmp	r3, #0
 80087de:	f000 831d 	beq.w	8008e1c <_dtoa_r+0xb34>
 80087e2:	601e      	str	r6, [r3, #0]
 80087e4:	e31a      	b.n	8008e1c <_dtoa_r+0xb34>
 80087e6:	07e2      	lsls	r2, r4, #31
 80087e8:	d505      	bpl.n	80087f6 <_dtoa_r+0x50e>
 80087ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 80087ee:	f7f7 ff03 	bl	80005f8 <__aeabi_dmul>
 80087f2:	3601      	adds	r6, #1
 80087f4:	2301      	movs	r3, #1
 80087f6:	1064      	asrs	r4, r4, #1
 80087f8:	3508      	adds	r5, #8
 80087fa:	e73f      	b.n	800867c <_dtoa_r+0x394>
 80087fc:	2602      	movs	r6, #2
 80087fe:	e742      	b.n	8008686 <_dtoa_r+0x39e>
 8008800:	9c07      	ldr	r4, [sp, #28]
 8008802:	9704      	str	r7, [sp, #16]
 8008804:	e761      	b.n	80086ca <_dtoa_r+0x3e2>
 8008806:	4b27      	ldr	r3, [pc, #156]	@ (80088a4 <_dtoa_r+0x5bc>)
 8008808:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800880a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800880e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008812:	4454      	add	r4, sl
 8008814:	2900      	cmp	r1, #0
 8008816:	d053      	beq.n	80088c0 <_dtoa_r+0x5d8>
 8008818:	4928      	ldr	r1, [pc, #160]	@ (80088bc <_dtoa_r+0x5d4>)
 800881a:	2000      	movs	r0, #0
 800881c:	f7f8 f816 	bl	800084c <__aeabi_ddiv>
 8008820:	4633      	mov	r3, r6
 8008822:	462a      	mov	r2, r5
 8008824:	f7f7 fd30 	bl	8000288 <__aeabi_dsub>
 8008828:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800882c:	4656      	mov	r6, sl
 800882e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008832:	f7f8 f991 	bl	8000b58 <__aeabi_d2iz>
 8008836:	4605      	mov	r5, r0
 8008838:	f7f7 fe74 	bl	8000524 <__aeabi_i2d>
 800883c:	4602      	mov	r2, r0
 800883e:	460b      	mov	r3, r1
 8008840:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008844:	f7f7 fd20 	bl	8000288 <__aeabi_dsub>
 8008848:	3530      	adds	r5, #48	@ 0x30
 800884a:	4602      	mov	r2, r0
 800884c:	460b      	mov	r3, r1
 800884e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008852:	f806 5b01 	strb.w	r5, [r6], #1
 8008856:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800885a:	f7f8 f93f 	bl	8000adc <__aeabi_dcmplt>
 800885e:	2800      	cmp	r0, #0
 8008860:	d171      	bne.n	8008946 <_dtoa_r+0x65e>
 8008862:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008866:	4911      	ldr	r1, [pc, #68]	@ (80088ac <_dtoa_r+0x5c4>)
 8008868:	2000      	movs	r0, #0
 800886a:	f7f7 fd0d 	bl	8000288 <__aeabi_dsub>
 800886e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008872:	f7f8 f933 	bl	8000adc <__aeabi_dcmplt>
 8008876:	2800      	cmp	r0, #0
 8008878:	f040 8095 	bne.w	80089a6 <_dtoa_r+0x6be>
 800887c:	42a6      	cmp	r6, r4
 800887e:	f43f af50 	beq.w	8008722 <_dtoa_r+0x43a>
 8008882:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008886:	4b0a      	ldr	r3, [pc, #40]	@ (80088b0 <_dtoa_r+0x5c8>)
 8008888:	2200      	movs	r2, #0
 800888a:	f7f7 feb5 	bl	80005f8 <__aeabi_dmul>
 800888e:	4b08      	ldr	r3, [pc, #32]	@ (80088b0 <_dtoa_r+0x5c8>)
 8008890:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008894:	2200      	movs	r2, #0
 8008896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800889a:	f7f7 fead 	bl	80005f8 <__aeabi_dmul>
 800889e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088a2:	e7c4      	b.n	800882e <_dtoa_r+0x546>
 80088a4:	0800bb08 	.word	0x0800bb08
 80088a8:	0800bae0 	.word	0x0800bae0
 80088ac:	3ff00000 	.word	0x3ff00000
 80088b0:	40240000 	.word	0x40240000
 80088b4:	401c0000 	.word	0x401c0000
 80088b8:	40140000 	.word	0x40140000
 80088bc:	3fe00000 	.word	0x3fe00000
 80088c0:	4631      	mov	r1, r6
 80088c2:	4628      	mov	r0, r5
 80088c4:	f7f7 fe98 	bl	80005f8 <__aeabi_dmul>
 80088c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80088cc:	9415      	str	r4, [sp, #84]	@ 0x54
 80088ce:	4656      	mov	r6, sl
 80088d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088d4:	f7f8 f940 	bl	8000b58 <__aeabi_d2iz>
 80088d8:	4605      	mov	r5, r0
 80088da:	f7f7 fe23 	bl	8000524 <__aeabi_i2d>
 80088de:	4602      	mov	r2, r0
 80088e0:	460b      	mov	r3, r1
 80088e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088e6:	f7f7 fccf 	bl	8000288 <__aeabi_dsub>
 80088ea:	3530      	adds	r5, #48	@ 0x30
 80088ec:	f806 5b01 	strb.w	r5, [r6], #1
 80088f0:	4602      	mov	r2, r0
 80088f2:	460b      	mov	r3, r1
 80088f4:	42a6      	cmp	r6, r4
 80088f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80088fa:	f04f 0200 	mov.w	r2, #0
 80088fe:	d124      	bne.n	800894a <_dtoa_r+0x662>
 8008900:	4bac      	ldr	r3, [pc, #688]	@ (8008bb4 <_dtoa_r+0x8cc>)
 8008902:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008906:	f7f7 fcc1 	bl	800028c <__adddf3>
 800890a:	4602      	mov	r2, r0
 800890c:	460b      	mov	r3, r1
 800890e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008912:	f7f8 f901 	bl	8000b18 <__aeabi_dcmpgt>
 8008916:	2800      	cmp	r0, #0
 8008918:	d145      	bne.n	80089a6 <_dtoa_r+0x6be>
 800891a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800891e:	49a5      	ldr	r1, [pc, #660]	@ (8008bb4 <_dtoa_r+0x8cc>)
 8008920:	2000      	movs	r0, #0
 8008922:	f7f7 fcb1 	bl	8000288 <__aeabi_dsub>
 8008926:	4602      	mov	r2, r0
 8008928:	460b      	mov	r3, r1
 800892a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800892e:	f7f8 f8d5 	bl	8000adc <__aeabi_dcmplt>
 8008932:	2800      	cmp	r0, #0
 8008934:	f43f aef5 	beq.w	8008722 <_dtoa_r+0x43a>
 8008938:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800893a:	1e73      	subs	r3, r6, #1
 800893c:	9315      	str	r3, [sp, #84]	@ 0x54
 800893e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008942:	2b30      	cmp	r3, #48	@ 0x30
 8008944:	d0f8      	beq.n	8008938 <_dtoa_r+0x650>
 8008946:	9f04      	ldr	r7, [sp, #16]
 8008948:	e73e      	b.n	80087c8 <_dtoa_r+0x4e0>
 800894a:	4b9b      	ldr	r3, [pc, #620]	@ (8008bb8 <_dtoa_r+0x8d0>)
 800894c:	f7f7 fe54 	bl	80005f8 <__aeabi_dmul>
 8008950:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008954:	e7bc      	b.n	80088d0 <_dtoa_r+0x5e8>
 8008956:	d10c      	bne.n	8008972 <_dtoa_r+0x68a>
 8008958:	4b98      	ldr	r3, [pc, #608]	@ (8008bbc <_dtoa_r+0x8d4>)
 800895a:	2200      	movs	r2, #0
 800895c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008960:	f7f7 fe4a 	bl	80005f8 <__aeabi_dmul>
 8008964:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008968:	f7f8 f8cc 	bl	8000b04 <__aeabi_dcmpge>
 800896c:	2800      	cmp	r0, #0
 800896e:	f000 8157 	beq.w	8008c20 <_dtoa_r+0x938>
 8008972:	2400      	movs	r4, #0
 8008974:	4625      	mov	r5, r4
 8008976:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008978:	43db      	mvns	r3, r3
 800897a:	9304      	str	r3, [sp, #16]
 800897c:	4656      	mov	r6, sl
 800897e:	2700      	movs	r7, #0
 8008980:	4621      	mov	r1, r4
 8008982:	4658      	mov	r0, fp
 8008984:	f000 fbb4 	bl	80090f0 <_Bfree>
 8008988:	2d00      	cmp	r5, #0
 800898a:	d0dc      	beq.n	8008946 <_dtoa_r+0x65e>
 800898c:	b12f      	cbz	r7, 800899a <_dtoa_r+0x6b2>
 800898e:	42af      	cmp	r7, r5
 8008990:	d003      	beq.n	800899a <_dtoa_r+0x6b2>
 8008992:	4639      	mov	r1, r7
 8008994:	4658      	mov	r0, fp
 8008996:	f000 fbab 	bl	80090f0 <_Bfree>
 800899a:	4629      	mov	r1, r5
 800899c:	4658      	mov	r0, fp
 800899e:	f000 fba7 	bl	80090f0 <_Bfree>
 80089a2:	e7d0      	b.n	8008946 <_dtoa_r+0x65e>
 80089a4:	9704      	str	r7, [sp, #16]
 80089a6:	4633      	mov	r3, r6
 80089a8:	461e      	mov	r6, r3
 80089aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089ae:	2a39      	cmp	r2, #57	@ 0x39
 80089b0:	d107      	bne.n	80089c2 <_dtoa_r+0x6da>
 80089b2:	459a      	cmp	sl, r3
 80089b4:	d1f8      	bne.n	80089a8 <_dtoa_r+0x6c0>
 80089b6:	9a04      	ldr	r2, [sp, #16]
 80089b8:	3201      	adds	r2, #1
 80089ba:	9204      	str	r2, [sp, #16]
 80089bc:	2230      	movs	r2, #48	@ 0x30
 80089be:	f88a 2000 	strb.w	r2, [sl]
 80089c2:	781a      	ldrb	r2, [r3, #0]
 80089c4:	3201      	adds	r2, #1
 80089c6:	701a      	strb	r2, [r3, #0]
 80089c8:	e7bd      	b.n	8008946 <_dtoa_r+0x65e>
 80089ca:	4b7b      	ldr	r3, [pc, #492]	@ (8008bb8 <_dtoa_r+0x8d0>)
 80089cc:	2200      	movs	r2, #0
 80089ce:	f7f7 fe13 	bl	80005f8 <__aeabi_dmul>
 80089d2:	2200      	movs	r2, #0
 80089d4:	2300      	movs	r3, #0
 80089d6:	4604      	mov	r4, r0
 80089d8:	460d      	mov	r5, r1
 80089da:	f7f8 f875 	bl	8000ac8 <__aeabi_dcmpeq>
 80089de:	2800      	cmp	r0, #0
 80089e0:	f43f aebb 	beq.w	800875a <_dtoa_r+0x472>
 80089e4:	e6f0      	b.n	80087c8 <_dtoa_r+0x4e0>
 80089e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80089e8:	2a00      	cmp	r2, #0
 80089ea:	f000 80db 	beq.w	8008ba4 <_dtoa_r+0x8bc>
 80089ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089f0:	2a01      	cmp	r2, #1
 80089f2:	f300 80bf 	bgt.w	8008b74 <_dtoa_r+0x88c>
 80089f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80089f8:	2a00      	cmp	r2, #0
 80089fa:	f000 80b7 	beq.w	8008b6c <_dtoa_r+0x884>
 80089fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008a02:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008a04:	4646      	mov	r6, r8
 8008a06:	9a08      	ldr	r2, [sp, #32]
 8008a08:	2101      	movs	r1, #1
 8008a0a:	441a      	add	r2, r3
 8008a0c:	4658      	mov	r0, fp
 8008a0e:	4498      	add	r8, r3
 8008a10:	9208      	str	r2, [sp, #32]
 8008a12:	f000 fc6b 	bl	80092ec <__i2b>
 8008a16:	4605      	mov	r5, r0
 8008a18:	b15e      	cbz	r6, 8008a32 <_dtoa_r+0x74a>
 8008a1a:	9b08      	ldr	r3, [sp, #32]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	dd08      	ble.n	8008a32 <_dtoa_r+0x74a>
 8008a20:	42b3      	cmp	r3, r6
 8008a22:	9a08      	ldr	r2, [sp, #32]
 8008a24:	bfa8      	it	ge
 8008a26:	4633      	movge	r3, r6
 8008a28:	eba8 0803 	sub.w	r8, r8, r3
 8008a2c:	1af6      	subs	r6, r6, r3
 8008a2e:	1ad3      	subs	r3, r2, r3
 8008a30:	9308      	str	r3, [sp, #32]
 8008a32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a34:	b1f3      	cbz	r3, 8008a74 <_dtoa_r+0x78c>
 8008a36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	f000 80b7 	beq.w	8008bac <_dtoa_r+0x8c4>
 8008a3e:	b18c      	cbz	r4, 8008a64 <_dtoa_r+0x77c>
 8008a40:	4629      	mov	r1, r5
 8008a42:	4622      	mov	r2, r4
 8008a44:	4658      	mov	r0, fp
 8008a46:	f000 fd11 	bl	800946c <__pow5mult>
 8008a4a:	464a      	mov	r2, r9
 8008a4c:	4601      	mov	r1, r0
 8008a4e:	4605      	mov	r5, r0
 8008a50:	4658      	mov	r0, fp
 8008a52:	f000 fc61 	bl	8009318 <__multiply>
 8008a56:	4649      	mov	r1, r9
 8008a58:	9004      	str	r0, [sp, #16]
 8008a5a:	4658      	mov	r0, fp
 8008a5c:	f000 fb48 	bl	80090f0 <_Bfree>
 8008a60:	9b04      	ldr	r3, [sp, #16]
 8008a62:	4699      	mov	r9, r3
 8008a64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a66:	1b1a      	subs	r2, r3, r4
 8008a68:	d004      	beq.n	8008a74 <_dtoa_r+0x78c>
 8008a6a:	4649      	mov	r1, r9
 8008a6c:	4658      	mov	r0, fp
 8008a6e:	f000 fcfd 	bl	800946c <__pow5mult>
 8008a72:	4681      	mov	r9, r0
 8008a74:	2101      	movs	r1, #1
 8008a76:	4658      	mov	r0, fp
 8008a78:	f000 fc38 	bl	80092ec <__i2b>
 8008a7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a7e:	4604      	mov	r4, r0
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	f000 81cf 	beq.w	8008e24 <_dtoa_r+0xb3c>
 8008a86:	461a      	mov	r2, r3
 8008a88:	4601      	mov	r1, r0
 8008a8a:	4658      	mov	r0, fp
 8008a8c:	f000 fcee 	bl	800946c <__pow5mult>
 8008a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	4604      	mov	r4, r0
 8008a96:	f300 8095 	bgt.w	8008bc4 <_dtoa_r+0x8dc>
 8008a9a:	9b02      	ldr	r3, [sp, #8]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	f040 8087 	bne.w	8008bb0 <_dtoa_r+0x8c8>
 8008aa2:	9b03      	ldr	r3, [sp, #12]
 8008aa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	f040 8089 	bne.w	8008bc0 <_dtoa_r+0x8d8>
 8008aae:	9b03      	ldr	r3, [sp, #12]
 8008ab0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008ab4:	0d1b      	lsrs	r3, r3, #20
 8008ab6:	051b      	lsls	r3, r3, #20
 8008ab8:	b12b      	cbz	r3, 8008ac6 <_dtoa_r+0x7de>
 8008aba:	9b08      	ldr	r3, [sp, #32]
 8008abc:	3301      	adds	r3, #1
 8008abe:	9308      	str	r3, [sp, #32]
 8008ac0:	f108 0801 	add.w	r8, r8, #1
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ac8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f000 81b0 	beq.w	8008e30 <_dtoa_r+0xb48>
 8008ad0:	6923      	ldr	r3, [r4, #16]
 8008ad2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ad6:	6918      	ldr	r0, [r3, #16]
 8008ad8:	f000 fbbc 	bl	8009254 <__hi0bits>
 8008adc:	f1c0 0020 	rsb	r0, r0, #32
 8008ae0:	9b08      	ldr	r3, [sp, #32]
 8008ae2:	4418      	add	r0, r3
 8008ae4:	f010 001f 	ands.w	r0, r0, #31
 8008ae8:	d077      	beq.n	8008bda <_dtoa_r+0x8f2>
 8008aea:	f1c0 0320 	rsb	r3, r0, #32
 8008aee:	2b04      	cmp	r3, #4
 8008af0:	dd6b      	ble.n	8008bca <_dtoa_r+0x8e2>
 8008af2:	9b08      	ldr	r3, [sp, #32]
 8008af4:	f1c0 001c 	rsb	r0, r0, #28
 8008af8:	4403      	add	r3, r0
 8008afa:	4480      	add	r8, r0
 8008afc:	4406      	add	r6, r0
 8008afe:	9308      	str	r3, [sp, #32]
 8008b00:	f1b8 0f00 	cmp.w	r8, #0
 8008b04:	dd05      	ble.n	8008b12 <_dtoa_r+0x82a>
 8008b06:	4649      	mov	r1, r9
 8008b08:	4642      	mov	r2, r8
 8008b0a:	4658      	mov	r0, fp
 8008b0c:	f000 fd08 	bl	8009520 <__lshift>
 8008b10:	4681      	mov	r9, r0
 8008b12:	9b08      	ldr	r3, [sp, #32]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	dd05      	ble.n	8008b24 <_dtoa_r+0x83c>
 8008b18:	4621      	mov	r1, r4
 8008b1a:	461a      	mov	r2, r3
 8008b1c:	4658      	mov	r0, fp
 8008b1e:	f000 fcff 	bl	8009520 <__lshift>
 8008b22:	4604      	mov	r4, r0
 8008b24:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d059      	beq.n	8008bde <_dtoa_r+0x8f6>
 8008b2a:	4621      	mov	r1, r4
 8008b2c:	4648      	mov	r0, r9
 8008b2e:	f000 fd63 	bl	80095f8 <__mcmp>
 8008b32:	2800      	cmp	r0, #0
 8008b34:	da53      	bge.n	8008bde <_dtoa_r+0x8f6>
 8008b36:	1e7b      	subs	r3, r7, #1
 8008b38:	9304      	str	r3, [sp, #16]
 8008b3a:	4649      	mov	r1, r9
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	220a      	movs	r2, #10
 8008b40:	4658      	mov	r0, fp
 8008b42:	f000 faf7 	bl	8009134 <__multadd>
 8008b46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b48:	4681      	mov	r9, r0
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f000 8172 	beq.w	8008e34 <_dtoa_r+0xb4c>
 8008b50:	2300      	movs	r3, #0
 8008b52:	4629      	mov	r1, r5
 8008b54:	220a      	movs	r2, #10
 8008b56:	4658      	mov	r0, fp
 8008b58:	f000 faec 	bl	8009134 <__multadd>
 8008b5c:	9b00      	ldr	r3, [sp, #0]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	4605      	mov	r5, r0
 8008b62:	dc67      	bgt.n	8008c34 <_dtoa_r+0x94c>
 8008b64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	dc41      	bgt.n	8008bee <_dtoa_r+0x906>
 8008b6a:	e063      	b.n	8008c34 <_dtoa_r+0x94c>
 8008b6c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008b6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008b72:	e746      	b.n	8008a02 <_dtoa_r+0x71a>
 8008b74:	9b07      	ldr	r3, [sp, #28]
 8008b76:	1e5c      	subs	r4, r3, #1
 8008b78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b7a:	42a3      	cmp	r3, r4
 8008b7c:	bfbf      	itttt	lt
 8008b7e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008b80:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008b82:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008b84:	1ae3      	sublt	r3, r4, r3
 8008b86:	bfb4      	ite	lt
 8008b88:	18d2      	addlt	r2, r2, r3
 8008b8a:	1b1c      	subge	r4, r3, r4
 8008b8c:	9b07      	ldr	r3, [sp, #28]
 8008b8e:	bfbc      	itt	lt
 8008b90:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008b92:	2400      	movlt	r4, #0
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	bfb5      	itete	lt
 8008b98:	eba8 0603 	sublt.w	r6, r8, r3
 8008b9c:	9b07      	ldrge	r3, [sp, #28]
 8008b9e:	2300      	movlt	r3, #0
 8008ba0:	4646      	movge	r6, r8
 8008ba2:	e730      	b.n	8008a06 <_dtoa_r+0x71e>
 8008ba4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008ba6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008ba8:	4646      	mov	r6, r8
 8008baa:	e735      	b.n	8008a18 <_dtoa_r+0x730>
 8008bac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008bae:	e75c      	b.n	8008a6a <_dtoa_r+0x782>
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	e788      	b.n	8008ac6 <_dtoa_r+0x7de>
 8008bb4:	3fe00000 	.word	0x3fe00000
 8008bb8:	40240000 	.word	0x40240000
 8008bbc:	40140000 	.word	0x40140000
 8008bc0:	9b02      	ldr	r3, [sp, #8]
 8008bc2:	e780      	b.n	8008ac6 <_dtoa_r+0x7de>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008bc8:	e782      	b.n	8008ad0 <_dtoa_r+0x7e8>
 8008bca:	d099      	beq.n	8008b00 <_dtoa_r+0x818>
 8008bcc:	9a08      	ldr	r2, [sp, #32]
 8008bce:	331c      	adds	r3, #28
 8008bd0:	441a      	add	r2, r3
 8008bd2:	4498      	add	r8, r3
 8008bd4:	441e      	add	r6, r3
 8008bd6:	9208      	str	r2, [sp, #32]
 8008bd8:	e792      	b.n	8008b00 <_dtoa_r+0x818>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	e7f6      	b.n	8008bcc <_dtoa_r+0x8e4>
 8008bde:	9b07      	ldr	r3, [sp, #28]
 8008be0:	9704      	str	r7, [sp, #16]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	dc20      	bgt.n	8008c28 <_dtoa_r+0x940>
 8008be6:	9300      	str	r3, [sp, #0]
 8008be8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bea:	2b02      	cmp	r3, #2
 8008bec:	dd1e      	ble.n	8008c2c <_dtoa_r+0x944>
 8008bee:	9b00      	ldr	r3, [sp, #0]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	f47f aec0 	bne.w	8008976 <_dtoa_r+0x68e>
 8008bf6:	4621      	mov	r1, r4
 8008bf8:	2205      	movs	r2, #5
 8008bfa:	4658      	mov	r0, fp
 8008bfc:	f000 fa9a 	bl	8009134 <__multadd>
 8008c00:	4601      	mov	r1, r0
 8008c02:	4604      	mov	r4, r0
 8008c04:	4648      	mov	r0, r9
 8008c06:	f000 fcf7 	bl	80095f8 <__mcmp>
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	f77f aeb3 	ble.w	8008976 <_dtoa_r+0x68e>
 8008c10:	4656      	mov	r6, sl
 8008c12:	2331      	movs	r3, #49	@ 0x31
 8008c14:	f806 3b01 	strb.w	r3, [r6], #1
 8008c18:	9b04      	ldr	r3, [sp, #16]
 8008c1a:	3301      	adds	r3, #1
 8008c1c:	9304      	str	r3, [sp, #16]
 8008c1e:	e6ae      	b.n	800897e <_dtoa_r+0x696>
 8008c20:	9c07      	ldr	r4, [sp, #28]
 8008c22:	9704      	str	r7, [sp, #16]
 8008c24:	4625      	mov	r5, r4
 8008c26:	e7f3      	b.n	8008c10 <_dtoa_r+0x928>
 8008c28:	9b07      	ldr	r3, [sp, #28]
 8008c2a:	9300      	str	r3, [sp, #0]
 8008c2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	f000 8104 	beq.w	8008e3c <_dtoa_r+0xb54>
 8008c34:	2e00      	cmp	r6, #0
 8008c36:	dd05      	ble.n	8008c44 <_dtoa_r+0x95c>
 8008c38:	4629      	mov	r1, r5
 8008c3a:	4632      	mov	r2, r6
 8008c3c:	4658      	mov	r0, fp
 8008c3e:	f000 fc6f 	bl	8009520 <__lshift>
 8008c42:	4605      	mov	r5, r0
 8008c44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d05a      	beq.n	8008d00 <_dtoa_r+0xa18>
 8008c4a:	6869      	ldr	r1, [r5, #4]
 8008c4c:	4658      	mov	r0, fp
 8008c4e:	f000 fa0f 	bl	8009070 <_Balloc>
 8008c52:	4606      	mov	r6, r0
 8008c54:	b928      	cbnz	r0, 8008c62 <_dtoa_r+0x97a>
 8008c56:	4b84      	ldr	r3, [pc, #528]	@ (8008e68 <_dtoa_r+0xb80>)
 8008c58:	4602      	mov	r2, r0
 8008c5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008c5e:	f7ff bb5a 	b.w	8008316 <_dtoa_r+0x2e>
 8008c62:	692a      	ldr	r2, [r5, #16]
 8008c64:	3202      	adds	r2, #2
 8008c66:	0092      	lsls	r2, r2, #2
 8008c68:	f105 010c 	add.w	r1, r5, #12
 8008c6c:	300c      	adds	r0, #12
 8008c6e:	f7ff fa9e 	bl	80081ae <memcpy>
 8008c72:	2201      	movs	r2, #1
 8008c74:	4631      	mov	r1, r6
 8008c76:	4658      	mov	r0, fp
 8008c78:	f000 fc52 	bl	8009520 <__lshift>
 8008c7c:	f10a 0301 	add.w	r3, sl, #1
 8008c80:	9307      	str	r3, [sp, #28]
 8008c82:	9b00      	ldr	r3, [sp, #0]
 8008c84:	4453      	add	r3, sl
 8008c86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c88:	9b02      	ldr	r3, [sp, #8]
 8008c8a:	f003 0301 	and.w	r3, r3, #1
 8008c8e:	462f      	mov	r7, r5
 8008c90:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c92:	4605      	mov	r5, r0
 8008c94:	9b07      	ldr	r3, [sp, #28]
 8008c96:	4621      	mov	r1, r4
 8008c98:	3b01      	subs	r3, #1
 8008c9a:	4648      	mov	r0, r9
 8008c9c:	9300      	str	r3, [sp, #0]
 8008c9e:	f7ff fa9b 	bl	80081d8 <quorem>
 8008ca2:	4639      	mov	r1, r7
 8008ca4:	9002      	str	r0, [sp, #8]
 8008ca6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008caa:	4648      	mov	r0, r9
 8008cac:	f000 fca4 	bl	80095f8 <__mcmp>
 8008cb0:	462a      	mov	r2, r5
 8008cb2:	9008      	str	r0, [sp, #32]
 8008cb4:	4621      	mov	r1, r4
 8008cb6:	4658      	mov	r0, fp
 8008cb8:	f000 fcba 	bl	8009630 <__mdiff>
 8008cbc:	68c2      	ldr	r2, [r0, #12]
 8008cbe:	4606      	mov	r6, r0
 8008cc0:	bb02      	cbnz	r2, 8008d04 <_dtoa_r+0xa1c>
 8008cc2:	4601      	mov	r1, r0
 8008cc4:	4648      	mov	r0, r9
 8008cc6:	f000 fc97 	bl	80095f8 <__mcmp>
 8008cca:	4602      	mov	r2, r0
 8008ccc:	4631      	mov	r1, r6
 8008cce:	4658      	mov	r0, fp
 8008cd0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008cd2:	f000 fa0d 	bl	80090f0 <_Bfree>
 8008cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008cda:	9e07      	ldr	r6, [sp, #28]
 8008cdc:	ea43 0102 	orr.w	r1, r3, r2
 8008ce0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ce2:	4319      	orrs	r1, r3
 8008ce4:	d110      	bne.n	8008d08 <_dtoa_r+0xa20>
 8008ce6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008cea:	d029      	beq.n	8008d40 <_dtoa_r+0xa58>
 8008cec:	9b08      	ldr	r3, [sp, #32]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	dd02      	ble.n	8008cf8 <_dtoa_r+0xa10>
 8008cf2:	9b02      	ldr	r3, [sp, #8]
 8008cf4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008cf8:	9b00      	ldr	r3, [sp, #0]
 8008cfa:	f883 8000 	strb.w	r8, [r3]
 8008cfe:	e63f      	b.n	8008980 <_dtoa_r+0x698>
 8008d00:	4628      	mov	r0, r5
 8008d02:	e7bb      	b.n	8008c7c <_dtoa_r+0x994>
 8008d04:	2201      	movs	r2, #1
 8008d06:	e7e1      	b.n	8008ccc <_dtoa_r+0x9e4>
 8008d08:	9b08      	ldr	r3, [sp, #32]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	db04      	blt.n	8008d18 <_dtoa_r+0xa30>
 8008d0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d10:	430b      	orrs	r3, r1
 8008d12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008d14:	430b      	orrs	r3, r1
 8008d16:	d120      	bne.n	8008d5a <_dtoa_r+0xa72>
 8008d18:	2a00      	cmp	r2, #0
 8008d1a:	dded      	ble.n	8008cf8 <_dtoa_r+0xa10>
 8008d1c:	4649      	mov	r1, r9
 8008d1e:	2201      	movs	r2, #1
 8008d20:	4658      	mov	r0, fp
 8008d22:	f000 fbfd 	bl	8009520 <__lshift>
 8008d26:	4621      	mov	r1, r4
 8008d28:	4681      	mov	r9, r0
 8008d2a:	f000 fc65 	bl	80095f8 <__mcmp>
 8008d2e:	2800      	cmp	r0, #0
 8008d30:	dc03      	bgt.n	8008d3a <_dtoa_r+0xa52>
 8008d32:	d1e1      	bne.n	8008cf8 <_dtoa_r+0xa10>
 8008d34:	f018 0f01 	tst.w	r8, #1
 8008d38:	d0de      	beq.n	8008cf8 <_dtoa_r+0xa10>
 8008d3a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008d3e:	d1d8      	bne.n	8008cf2 <_dtoa_r+0xa0a>
 8008d40:	9a00      	ldr	r2, [sp, #0]
 8008d42:	2339      	movs	r3, #57	@ 0x39
 8008d44:	7013      	strb	r3, [r2, #0]
 8008d46:	4633      	mov	r3, r6
 8008d48:	461e      	mov	r6, r3
 8008d4a:	3b01      	subs	r3, #1
 8008d4c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008d50:	2a39      	cmp	r2, #57	@ 0x39
 8008d52:	d052      	beq.n	8008dfa <_dtoa_r+0xb12>
 8008d54:	3201      	adds	r2, #1
 8008d56:	701a      	strb	r2, [r3, #0]
 8008d58:	e612      	b.n	8008980 <_dtoa_r+0x698>
 8008d5a:	2a00      	cmp	r2, #0
 8008d5c:	dd07      	ble.n	8008d6e <_dtoa_r+0xa86>
 8008d5e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008d62:	d0ed      	beq.n	8008d40 <_dtoa_r+0xa58>
 8008d64:	9a00      	ldr	r2, [sp, #0]
 8008d66:	f108 0301 	add.w	r3, r8, #1
 8008d6a:	7013      	strb	r3, [r2, #0]
 8008d6c:	e608      	b.n	8008980 <_dtoa_r+0x698>
 8008d6e:	9b07      	ldr	r3, [sp, #28]
 8008d70:	9a07      	ldr	r2, [sp, #28]
 8008d72:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008d76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d028      	beq.n	8008dce <_dtoa_r+0xae6>
 8008d7c:	4649      	mov	r1, r9
 8008d7e:	2300      	movs	r3, #0
 8008d80:	220a      	movs	r2, #10
 8008d82:	4658      	mov	r0, fp
 8008d84:	f000 f9d6 	bl	8009134 <__multadd>
 8008d88:	42af      	cmp	r7, r5
 8008d8a:	4681      	mov	r9, r0
 8008d8c:	f04f 0300 	mov.w	r3, #0
 8008d90:	f04f 020a 	mov.w	r2, #10
 8008d94:	4639      	mov	r1, r7
 8008d96:	4658      	mov	r0, fp
 8008d98:	d107      	bne.n	8008daa <_dtoa_r+0xac2>
 8008d9a:	f000 f9cb 	bl	8009134 <__multadd>
 8008d9e:	4607      	mov	r7, r0
 8008da0:	4605      	mov	r5, r0
 8008da2:	9b07      	ldr	r3, [sp, #28]
 8008da4:	3301      	adds	r3, #1
 8008da6:	9307      	str	r3, [sp, #28]
 8008da8:	e774      	b.n	8008c94 <_dtoa_r+0x9ac>
 8008daa:	f000 f9c3 	bl	8009134 <__multadd>
 8008dae:	4629      	mov	r1, r5
 8008db0:	4607      	mov	r7, r0
 8008db2:	2300      	movs	r3, #0
 8008db4:	220a      	movs	r2, #10
 8008db6:	4658      	mov	r0, fp
 8008db8:	f000 f9bc 	bl	8009134 <__multadd>
 8008dbc:	4605      	mov	r5, r0
 8008dbe:	e7f0      	b.n	8008da2 <_dtoa_r+0xaba>
 8008dc0:	9b00      	ldr	r3, [sp, #0]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	bfcc      	ite	gt
 8008dc6:	461e      	movgt	r6, r3
 8008dc8:	2601      	movle	r6, #1
 8008dca:	4456      	add	r6, sl
 8008dcc:	2700      	movs	r7, #0
 8008dce:	4649      	mov	r1, r9
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	4658      	mov	r0, fp
 8008dd4:	f000 fba4 	bl	8009520 <__lshift>
 8008dd8:	4621      	mov	r1, r4
 8008dda:	4681      	mov	r9, r0
 8008ddc:	f000 fc0c 	bl	80095f8 <__mcmp>
 8008de0:	2800      	cmp	r0, #0
 8008de2:	dcb0      	bgt.n	8008d46 <_dtoa_r+0xa5e>
 8008de4:	d102      	bne.n	8008dec <_dtoa_r+0xb04>
 8008de6:	f018 0f01 	tst.w	r8, #1
 8008dea:	d1ac      	bne.n	8008d46 <_dtoa_r+0xa5e>
 8008dec:	4633      	mov	r3, r6
 8008dee:	461e      	mov	r6, r3
 8008df0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008df4:	2a30      	cmp	r2, #48	@ 0x30
 8008df6:	d0fa      	beq.n	8008dee <_dtoa_r+0xb06>
 8008df8:	e5c2      	b.n	8008980 <_dtoa_r+0x698>
 8008dfa:	459a      	cmp	sl, r3
 8008dfc:	d1a4      	bne.n	8008d48 <_dtoa_r+0xa60>
 8008dfe:	9b04      	ldr	r3, [sp, #16]
 8008e00:	3301      	adds	r3, #1
 8008e02:	9304      	str	r3, [sp, #16]
 8008e04:	2331      	movs	r3, #49	@ 0x31
 8008e06:	f88a 3000 	strb.w	r3, [sl]
 8008e0a:	e5b9      	b.n	8008980 <_dtoa_r+0x698>
 8008e0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008e0e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008e6c <_dtoa_r+0xb84>
 8008e12:	b11b      	cbz	r3, 8008e1c <_dtoa_r+0xb34>
 8008e14:	f10a 0308 	add.w	r3, sl, #8
 8008e18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008e1a:	6013      	str	r3, [r2, #0]
 8008e1c:	4650      	mov	r0, sl
 8008e1e:	b019      	add	sp, #100	@ 0x64
 8008e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e26:	2b01      	cmp	r3, #1
 8008e28:	f77f ae37 	ble.w	8008a9a <_dtoa_r+0x7b2>
 8008e2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e30:	2001      	movs	r0, #1
 8008e32:	e655      	b.n	8008ae0 <_dtoa_r+0x7f8>
 8008e34:	9b00      	ldr	r3, [sp, #0]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	f77f aed6 	ble.w	8008be8 <_dtoa_r+0x900>
 8008e3c:	4656      	mov	r6, sl
 8008e3e:	4621      	mov	r1, r4
 8008e40:	4648      	mov	r0, r9
 8008e42:	f7ff f9c9 	bl	80081d8 <quorem>
 8008e46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008e4a:	f806 8b01 	strb.w	r8, [r6], #1
 8008e4e:	9b00      	ldr	r3, [sp, #0]
 8008e50:	eba6 020a 	sub.w	r2, r6, sl
 8008e54:	4293      	cmp	r3, r2
 8008e56:	ddb3      	ble.n	8008dc0 <_dtoa_r+0xad8>
 8008e58:	4649      	mov	r1, r9
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	220a      	movs	r2, #10
 8008e5e:	4658      	mov	r0, fp
 8008e60:	f000 f968 	bl	8009134 <__multadd>
 8008e64:	4681      	mov	r9, r0
 8008e66:	e7ea      	b.n	8008e3e <_dtoa_r+0xb56>
 8008e68:	0800ba69 	.word	0x0800ba69
 8008e6c:	0800b9ed 	.word	0x0800b9ed

08008e70 <_free_r>:
 8008e70:	b538      	push	{r3, r4, r5, lr}
 8008e72:	4605      	mov	r5, r0
 8008e74:	2900      	cmp	r1, #0
 8008e76:	d041      	beq.n	8008efc <_free_r+0x8c>
 8008e78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e7c:	1f0c      	subs	r4, r1, #4
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	bfb8      	it	lt
 8008e82:	18e4      	addlt	r4, r4, r3
 8008e84:	f000 f8e8 	bl	8009058 <__malloc_lock>
 8008e88:	4a1d      	ldr	r2, [pc, #116]	@ (8008f00 <_free_r+0x90>)
 8008e8a:	6813      	ldr	r3, [r2, #0]
 8008e8c:	b933      	cbnz	r3, 8008e9c <_free_r+0x2c>
 8008e8e:	6063      	str	r3, [r4, #4]
 8008e90:	6014      	str	r4, [r2, #0]
 8008e92:	4628      	mov	r0, r5
 8008e94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e98:	f000 b8e4 	b.w	8009064 <__malloc_unlock>
 8008e9c:	42a3      	cmp	r3, r4
 8008e9e:	d908      	bls.n	8008eb2 <_free_r+0x42>
 8008ea0:	6820      	ldr	r0, [r4, #0]
 8008ea2:	1821      	adds	r1, r4, r0
 8008ea4:	428b      	cmp	r3, r1
 8008ea6:	bf01      	itttt	eq
 8008ea8:	6819      	ldreq	r1, [r3, #0]
 8008eaa:	685b      	ldreq	r3, [r3, #4]
 8008eac:	1809      	addeq	r1, r1, r0
 8008eae:	6021      	streq	r1, [r4, #0]
 8008eb0:	e7ed      	b.n	8008e8e <_free_r+0x1e>
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	b10b      	cbz	r3, 8008ebc <_free_r+0x4c>
 8008eb8:	42a3      	cmp	r3, r4
 8008eba:	d9fa      	bls.n	8008eb2 <_free_r+0x42>
 8008ebc:	6811      	ldr	r1, [r2, #0]
 8008ebe:	1850      	adds	r0, r2, r1
 8008ec0:	42a0      	cmp	r0, r4
 8008ec2:	d10b      	bne.n	8008edc <_free_r+0x6c>
 8008ec4:	6820      	ldr	r0, [r4, #0]
 8008ec6:	4401      	add	r1, r0
 8008ec8:	1850      	adds	r0, r2, r1
 8008eca:	4283      	cmp	r3, r0
 8008ecc:	6011      	str	r1, [r2, #0]
 8008ece:	d1e0      	bne.n	8008e92 <_free_r+0x22>
 8008ed0:	6818      	ldr	r0, [r3, #0]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	6053      	str	r3, [r2, #4]
 8008ed6:	4408      	add	r0, r1
 8008ed8:	6010      	str	r0, [r2, #0]
 8008eda:	e7da      	b.n	8008e92 <_free_r+0x22>
 8008edc:	d902      	bls.n	8008ee4 <_free_r+0x74>
 8008ede:	230c      	movs	r3, #12
 8008ee0:	602b      	str	r3, [r5, #0]
 8008ee2:	e7d6      	b.n	8008e92 <_free_r+0x22>
 8008ee4:	6820      	ldr	r0, [r4, #0]
 8008ee6:	1821      	adds	r1, r4, r0
 8008ee8:	428b      	cmp	r3, r1
 8008eea:	bf04      	itt	eq
 8008eec:	6819      	ldreq	r1, [r3, #0]
 8008eee:	685b      	ldreq	r3, [r3, #4]
 8008ef0:	6063      	str	r3, [r4, #4]
 8008ef2:	bf04      	itt	eq
 8008ef4:	1809      	addeq	r1, r1, r0
 8008ef6:	6021      	streq	r1, [r4, #0]
 8008ef8:	6054      	str	r4, [r2, #4]
 8008efa:	e7ca      	b.n	8008e92 <_free_r+0x22>
 8008efc:	bd38      	pop	{r3, r4, r5, pc}
 8008efe:	bf00      	nop
 8008f00:	200014ac 	.word	0x200014ac

08008f04 <malloc>:
 8008f04:	4b02      	ldr	r3, [pc, #8]	@ (8008f10 <malloc+0xc>)
 8008f06:	4601      	mov	r1, r0
 8008f08:	6818      	ldr	r0, [r3, #0]
 8008f0a:	f000 b825 	b.w	8008f58 <_malloc_r>
 8008f0e:	bf00      	nop
 8008f10:	20000024 	.word	0x20000024

08008f14 <sbrk_aligned>:
 8008f14:	b570      	push	{r4, r5, r6, lr}
 8008f16:	4e0f      	ldr	r6, [pc, #60]	@ (8008f54 <sbrk_aligned+0x40>)
 8008f18:	460c      	mov	r4, r1
 8008f1a:	6831      	ldr	r1, [r6, #0]
 8008f1c:	4605      	mov	r5, r0
 8008f1e:	b911      	cbnz	r1, 8008f26 <sbrk_aligned+0x12>
 8008f20:	f001 fe0c 	bl	800ab3c <_sbrk_r>
 8008f24:	6030      	str	r0, [r6, #0]
 8008f26:	4621      	mov	r1, r4
 8008f28:	4628      	mov	r0, r5
 8008f2a:	f001 fe07 	bl	800ab3c <_sbrk_r>
 8008f2e:	1c43      	adds	r3, r0, #1
 8008f30:	d103      	bne.n	8008f3a <sbrk_aligned+0x26>
 8008f32:	f04f 34ff 	mov.w	r4, #4294967295
 8008f36:	4620      	mov	r0, r4
 8008f38:	bd70      	pop	{r4, r5, r6, pc}
 8008f3a:	1cc4      	adds	r4, r0, #3
 8008f3c:	f024 0403 	bic.w	r4, r4, #3
 8008f40:	42a0      	cmp	r0, r4
 8008f42:	d0f8      	beq.n	8008f36 <sbrk_aligned+0x22>
 8008f44:	1a21      	subs	r1, r4, r0
 8008f46:	4628      	mov	r0, r5
 8008f48:	f001 fdf8 	bl	800ab3c <_sbrk_r>
 8008f4c:	3001      	adds	r0, #1
 8008f4e:	d1f2      	bne.n	8008f36 <sbrk_aligned+0x22>
 8008f50:	e7ef      	b.n	8008f32 <sbrk_aligned+0x1e>
 8008f52:	bf00      	nop
 8008f54:	200014a8 	.word	0x200014a8

08008f58 <_malloc_r>:
 8008f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f5c:	1ccd      	adds	r5, r1, #3
 8008f5e:	f025 0503 	bic.w	r5, r5, #3
 8008f62:	3508      	adds	r5, #8
 8008f64:	2d0c      	cmp	r5, #12
 8008f66:	bf38      	it	cc
 8008f68:	250c      	movcc	r5, #12
 8008f6a:	2d00      	cmp	r5, #0
 8008f6c:	4606      	mov	r6, r0
 8008f6e:	db01      	blt.n	8008f74 <_malloc_r+0x1c>
 8008f70:	42a9      	cmp	r1, r5
 8008f72:	d904      	bls.n	8008f7e <_malloc_r+0x26>
 8008f74:	230c      	movs	r3, #12
 8008f76:	6033      	str	r3, [r6, #0]
 8008f78:	2000      	movs	r0, #0
 8008f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009054 <_malloc_r+0xfc>
 8008f82:	f000 f869 	bl	8009058 <__malloc_lock>
 8008f86:	f8d8 3000 	ldr.w	r3, [r8]
 8008f8a:	461c      	mov	r4, r3
 8008f8c:	bb44      	cbnz	r4, 8008fe0 <_malloc_r+0x88>
 8008f8e:	4629      	mov	r1, r5
 8008f90:	4630      	mov	r0, r6
 8008f92:	f7ff ffbf 	bl	8008f14 <sbrk_aligned>
 8008f96:	1c43      	adds	r3, r0, #1
 8008f98:	4604      	mov	r4, r0
 8008f9a:	d158      	bne.n	800904e <_malloc_r+0xf6>
 8008f9c:	f8d8 4000 	ldr.w	r4, [r8]
 8008fa0:	4627      	mov	r7, r4
 8008fa2:	2f00      	cmp	r7, #0
 8008fa4:	d143      	bne.n	800902e <_malloc_r+0xd6>
 8008fa6:	2c00      	cmp	r4, #0
 8008fa8:	d04b      	beq.n	8009042 <_malloc_r+0xea>
 8008faa:	6823      	ldr	r3, [r4, #0]
 8008fac:	4639      	mov	r1, r7
 8008fae:	4630      	mov	r0, r6
 8008fb0:	eb04 0903 	add.w	r9, r4, r3
 8008fb4:	f001 fdc2 	bl	800ab3c <_sbrk_r>
 8008fb8:	4581      	cmp	r9, r0
 8008fba:	d142      	bne.n	8009042 <_malloc_r+0xea>
 8008fbc:	6821      	ldr	r1, [r4, #0]
 8008fbe:	1a6d      	subs	r5, r5, r1
 8008fc0:	4629      	mov	r1, r5
 8008fc2:	4630      	mov	r0, r6
 8008fc4:	f7ff ffa6 	bl	8008f14 <sbrk_aligned>
 8008fc8:	3001      	adds	r0, #1
 8008fca:	d03a      	beq.n	8009042 <_malloc_r+0xea>
 8008fcc:	6823      	ldr	r3, [r4, #0]
 8008fce:	442b      	add	r3, r5
 8008fd0:	6023      	str	r3, [r4, #0]
 8008fd2:	f8d8 3000 	ldr.w	r3, [r8]
 8008fd6:	685a      	ldr	r2, [r3, #4]
 8008fd8:	bb62      	cbnz	r2, 8009034 <_malloc_r+0xdc>
 8008fda:	f8c8 7000 	str.w	r7, [r8]
 8008fde:	e00f      	b.n	8009000 <_malloc_r+0xa8>
 8008fe0:	6822      	ldr	r2, [r4, #0]
 8008fe2:	1b52      	subs	r2, r2, r5
 8008fe4:	d420      	bmi.n	8009028 <_malloc_r+0xd0>
 8008fe6:	2a0b      	cmp	r2, #11
 8008fe8:	d917      	bls.n	800901a <_malloc_r+0xc2>
 8008fea:	1961      	adds	r1, r4, r5
 8008fec:	42a3      	cmp	r3, r4
 8008fee:	6025      	str	r5, [r4, #0]
 8008ff0:	bf18      	it	ne
 8008ff2:	6059      	strne	r1, [r3, #4]
 8008ff4:	6863      	ldr	r3, [r4, #4]
 8008ff6:	bf08      	it	eq
 8008ff8:	f8c8 1000 	streq.w	r1, [r8]
 8008ffc:	5162      	str	r2, [r4, r5]
 8008ffe:	604b      	str	r3, [r1, #4]
 8009000:	4630      	mov	r0, r6
 8009002:	f000 f82f 	bl	8009064 <__malloc_unlock>
 8009006:	f104 000b 	add.w	r0, r4, #11
 800900a:	1d23      	adds	r3, r4, #4
 800900c:	f020 0007 	bic.w	r0, r0, #7
 8009010:	1ac2      	subs	r2, r0, r3
 8009012:	bf1c      	itt	ne
 8009014:	1a1b      	subne	r3, r3, r0
 8009016:	50a3      	strne	r3, [r4, r2]
 8009018:	e7af      	b.n	8008f7a <_malloc_r+0x22>
 800901a:	6862      	ldr	r2, [r4, #4]
 800901c:	42a3      	cmp	r3, r4
 800901e:	bf0c      	ite	eq
 8009020:	f8c8 2000 	streq.w	r2, [r8]
 8009024:	605a      	strne	r2, [r3, #4]
 8009026:	e7eb      	b.n	8009000 <_malloc_r+0xa8>
 8009028:	4623      	mov	r3, r4
 800902a:	6864      	ldr	r4, [r4, #4]
 800902c:	e7ae      	b.n	8008f8c <_malloc_r+0x34>
 800902e:	463c      	mov	r4, r7
 8009030:	687f      	ldr	r7, [r7, #4]
 8009032:	e7b6      	b.n	8008fa2 <_malloc_r+0x4a>
 8009034:	461a      	mov	r2, r3
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	42a3      	cmp	r3, r4
 800903a:	d1fb      	bne.n	8009034 <_malloc_r+0xdc>
 800903c:	2300      	movs	r3, #0
 800903e:	6053      	str	r3, [r2, #4]
 8009040:	e7de      	b.n	8009000 <_malloc_r+0xa8>
 8009042:	230c      	movs	r3, #12
 8009044:	6033      	str	r3, [r6, #0]
 8009046:	4630      	mov	r0, r6
 8009048:	f000 f80c 	bl	8009064 <__malloc_unlock>
 800904c:	e794      	b.n	8008f78 <_malloc_r+0x20>
 800904e:	6005      	str	r5, [r0, #0]
 8009050:	e7d6      	b.n	8009000 <_malloc_r+0xa8>
 8009052:	bf00      	nop
 8009054:	200014ac 	.word	0x200014ac

08009058 <__malloc_lock>:
 8009058:	4801      	ldr	r0, [pc, #4]	@ (8009060 <__malloc_lock+0x8>)
 800905a:	f7ff b8a6 	b.w	80081aa <__retarget_lock_acquire_recursive>
 800905e:	bf00      	nop
 8009060:	200014a4 	.word	0x200014a4

08009064 <__malloc_unlock>:
 8009064:	4801      	ldr	r0, [pc, #4]	@ (800906c <__malloc_unlock+0x8>)
 8009066:	f7ff b8a1 	b.w	80081ac <__retarget_lock_release_recursive>
 800906a:	bf00      	nop
 800906c:	200014a4 	.word	0x200014a4

08009070 <_Balloc>:
 8009070:	b570      	push	{r4, r5, r6, lr}
 8009072:	69c6      	ldr	r6, [r0, #28]
 8009074:	4604      	mov	r4, r0
 8009076:	460d      	mov	r5, r1
 8009078:	b976      	cbnz	r6, 8009098 <_Balloc+0x28>
 800907a:	2010      	movs	r0, #16
 800907c:	f7ff ff42 	bl	8008f04 <malloc>
 8009080:	4602      	mov	r2, r0
 8009082:	61e0      	str	r0, [r4, #28]
 8009084:	b920      	cbnz	r0, 8009090 <_Balloc+0x20>
 8009086:	4b18      	ldr	r3, [pc, #96]	@ (80090e8 <_Balloc+0x78>)
 8009088:	4818      	ldr	r0, [pc, #96]	@ (80090ec <_Balloc+0x7c>)
 800908a:	216b      	movs	r1, #107	@ 0x6b
 800908c:	f001 fd70 	bl	800ab70 <__assert_func>
 8009090:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009094:	6006      	str	r6, [r0, #0]
 8009096:	60c6      	str	r6, [r0, #12]
 8009098:	69e6      	ldr	r6, [r4, #28]
 800909a:	68f3      	ldr	r3, [r6, #12]
 800909c:	b183      	cbz	r3, 80090c0 <_Balloc+0x50>
 800909e:	69e3      	ldr	r3, [r4, #28]
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80090a6:	b9b8      	cbnz	r0, 80090d8 <_Balloc+0x68>
 80090a8:	2101      	movs	r1, #1
 80090aa:	fa01 f605 	lsl.w	r6, r1, r5
 80090ae:	1d72      	adds	r2, r6, #5
 80090b0:	0092      	lsls	r2, r2, #2
 80090b2:	4620      	mov	r0, r4
 80090b4:	f001 fd7a 	bl	800abac <_calloc_r>
 80090b8:	b160      	cbz	r0, 80090d4 <_Balloc+0x64>
 80090ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80090be:	e00e      	b.n	80090de <_Balloc+0x6e>
 80090c0:	2221      	movs	r2, #33	@ 0x21
 80090c2:	2104      	movs	r1, #4
 80090c4:	4620      	mov	r0, r4
 80090c6:	f001 fd71 	bl	800abac <_calloc_r>
 80090ca:	69e3      	ldr	r3, [r4, #28]
 80090cc:	60f0      	str	r0, [r6, #12]
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d1e4      	bne.n	800909e <_Balloc+0x2e>
 80090d4:	2000      	movs	r0, #0
 80090d6:	bd70      	pop	{r4, r5, r6, pc}
 80090d8:	6802      	ldr	r2, [r0, #0]
 80090da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80090de:	2300      	movs	r3, #0
 80090e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80090e4:	e7f7      	b.n	80090d6 <_Balloc+0x66>
 80090e6:	bf00      	nop
 80090e8:	0800b9fa 	.word	0x0800b9fa
 80090ec:	0800ba7a 	.word	0x0800ba7a

080090f0 <_Bfree>:
 80090f0:	b570      	push	{r4, r5, r6, lr}
 80090f2:	69c6      	ldr	r6, [r0, #28]
 80090f4:	4605      	mov	r5, r0
 80090f6:	460c      	mov	r4, r1
 80090f8:	b976      	cbnz	r6, 8009118 <_Bfree+0x28>
 80090fa:	2010      	movs	r0, #16
 80090fc:	f7ff ff02 	bl	8008f04 <malloc>
 8009100:	4602      	mov	r2, r0
 8009102:	61e8      	str	r0, [r5, #28]
 8009104:	b920      	cbnz	r0, 8009110 <_Bfree+0x20>
 8009106:	4b09      	ldr	r3, [pc, #36]	@ (800912c <_Bfree+0x3c>)
 8009108:	4809      	ldr	r0, [pc, #36]	@ (8009130 <_Bfree+0x40>)
 800910a:	218f      	movs	r1, #143	@ 0x8f
 800910c:	f001 fd30 	bl	800ab70 <__assert_func>
 8009110:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009114:	6006      	str	r6, [r0, #0]
 8009116:	60c6      	str	r6, [r0, #12]
 8009118:	b13c      	cbz	r4, 800912a <_Bfree+0x3a>
 800911a:	69eb      	ldr	r3, [r5, #28]
 800911c:	6862      	ldr	r2, [r4, #4]
 800911e:	68db      	ldr	r3, [r3, #12]
 8009120:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009124:	6021      	str	r1, [r4, #0]
 8009126:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800912a:	bd70      	pop	{r4, r5, r6, pc}
 800912c:	0800b9fa 	.word	0x0800b9fa
 8009130:	0800ba7a 	.word	0x0800ba7a

08009134 <__multadd>:
 8009134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009138:	690d      	ldr	r5, [r1, #16]
 800913a:	4607      	mov	r7, r0
 800913c:	460c      	mov	r4, r1
 800913e:	461e      	mov	r6, r3
 8009140:	f101 0c14 	add.w	ip, r1, #20
 8009144:	2000      	movs	r0, #0
 8009146:	f8dc 3000 	ldr.w	r3, [ip]
 800914a:	b299      	uxth	r1, r3
 800914c:	fb02 6101 	mla	r1, r2, r1, r6
 8009150:	0c1e      	lsrs	r6, r3, #16
 8009152:	0c0b      	lsrs	r3, r1, #16
 8009154:	fb02 3306 	mla	r3, r2, r6, r3
 8009158:	b289      	uxth	r1, r1
 800915a:	3001      	adds	r0, #1
 800915c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009160:	4285      	cmp	r5, r0
 8009162:	f84c 1b04 	str.w	r1, [ip], #4
 8009166:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800916a:	dcec      	bgt.n	8009146 <__multadd+0x12>
 800916c:	b30e      	cbz	r6, 80091b2 <__multadd+0x7e>
 800916e:	68a3      	ldr	r3, [r4, #8]
 8009170:	42ab      	cmp	r3, r5
 8009172:	dc19      	bgt.n	80091a8 <__multadd+0x74>
 8009174:	6861      	ldr	r1, [r4, #4]
 8009176:	4638      	mov	r0, r7
 8009178:	3101      	adds	r1, #1
 800917a:	f7ff ff79 	bl	8009070 <_Balloc>
 800917e:	4680      	mov	r8, r0
 8009180:	b928      	cbnz	r0, 800918e <__multadd+0x5a>
 8009182:	4602      	mov	r2, r0
 8009184:	4b0c      	ldr	r3, [pc, #48]	@ (80091b8 <__multadd+0x84>)
 8009186:	480d      	ldr	r0, [pc, #52]	@ (80091bc <__multadd+0x88>)
 8009188:	21ba      	movs	r1, #186	@ 0xba
 800918a:	f001 fcf1 	bl	800ab70 <__assert_func>
 800918e:	6922      	ldr	r2, [r4, #16]
 8009190:	3202      	adds	r2, #2
 8009192:	f104 010c 	add.w	r1, r4, #12
 8009196:	0092      	lsls	r2, r2, #2
 8009198:	300c      	adds	r0, #12
 800919a:	f7ff f808 	bl	80081ae <memcpy>
 800919e:	4621      	mov	r1, r4
 80091a0:	4638      	mov	r0, r7
 80091a2:	f7ff ffa5 	bl	80090f0 <_Bfree>
 80091a6:	4644      	mov	r4, r8
 80091a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80091ac:	3501      	adds	r5, #1
 80091ae:	615e      	str	r6, [r3, #20]
 80091b0:	6125      	str	r5, [r4, #16]
 80091b2:	4620      	mov	r0, r4
 80091b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091b8:	0800ba69 	.word	0x0800ba69
 80091bc:	0800ba7a 	.word	0x0800ba7a

080091c0 <__s2b>:
 80091c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091c4:	460c      	mov	r4, r1
 80091c6:	4615      	mov	r5, r2
 80091c8:	461f      	mov	r7, r3
 80091ca:	2209      	movs	r2, #9
 80091cc:	3308      	adds	r3, #8
 80091ce:	4606      	mov	r6, r0
 80091d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80091d4:	2100      	movs	r1, #0
 80091d6:	2201      	movs	r2, #1
 80091d8:	429a      	cmp	r2, r3
 80091da:	db09      	blt.n	80091f0 <__s2b+0x30>
 80091dc:	4630      	mov	r0, r6
 80091de:	f7ff ff47 	bl	8009070 <_Balloc>
 80091e2:	b940      	cbnz	r0, 80091f6 <__s2b+0x36>
 80091e4:	4602      	mov	r2, r0
 80091e6:	4b19      	ldr	r3, [pc, #100]	@ (800924c <__s2b+0x8c>)
 80091e8:	4819      	ldr	r0, [pc, #100]	@ (8009250 <__s2b+0x90>)
 80091ea:	21d3      	movs	r1, #211	@ 0xd3
 80091ec:	f001 fcc0 	bl	800ab70 <__assert_func>
 80091f0:	0052      	lsls	r2, r2, #1
 80091f2:	3101      	adds	r1, #1
 80091f4:	e7f0      	b.n	80091d8 <__s2b+0x18>
 80091f6:	9b08      	ldr	r3, [sp, #32]
 80091f8:	6143      	str	r3, [r0, #20]
 80091fa:	2d09      	cmp	r5, #9
 80091fc:	f04f 0301 	mov.w	r3, #1
 8009200:	6103      	str	r3, [r0, #16]
 8009202:	dd16      	ble.n	8009232 <__s2b+0x72>
 8009204:	f104 0909 	add.w	r9, r4, #9
 8009208:	46c8      	mov	r8, r9
 800920a:	442c      	add	r4, r5
 800920c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009210:	4601      	mov	r1, r0
 8009212:	3b30      	subs	r3, #48	@ 0x30
 8009214:	220a      	movs	r2, #10
 8009216:	4630      	mov	r0, r6
 8009218:	f7ff ff8c 	bl	8009134 <__multadd>
 800921c:	45a0      	cmp	r8, r4
 800921e:	d1f5      	bne.n	800920c <__s2b+0x4c>
 8009220:	f1a5 0408 	sub.w	r4, r5, #8
 8009224:	444c      	add	r4, r9
 8009226:	1b2d      	subs	r5, r5, r4
 8009228:	1963      	adds	r3, r4, r5
 800922a:	42bb      	cmp	r3, r7
 800922c:	db04      	blt.n	8009238 <__s2b+0x78>
 800922e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009232:	340a      	adds	r4, #10
 8009234:	2509      	movs	r5, #9
 8009236:	e7f6      	b.n	8009226 <__s2b+0x66>
 8009238:	f814 3b01 	ldrb.w	r3, [r4], #1
 800923c:	4601      	mov	r1, r0
 800923e:	3b30      	subs	r3, #48	@ 0x30
 8009240:	220a      	movs	r2, #10
 8009242:	4630      	mov	r0, r6
 8009244:	f7ff ff76 	bl	8009134 <__multadd>
 8009248:	e7ee      	b.n	8009228 <__s2b+0x68>
 800924a:	bf00      	nop
 800924c:	0800ba69 	.word	0x0800ba69
 8009250:	0800ba7a 	.word	0x0800ba7a

08009254 <__hi0bits>:
 8009254:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009258:	4603      	mov	r3, r0
 800925a:	bf36      	itet	cc
 800925c:	0403      	lslcc	r3, r0, #16
 800925e:	2000      	movcs	r0, #0
 8009260:	2010      	movcc	r0, #16
 8009262:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009266:	bf3c      	itt	cc
 8009268:	021b      	lslcc	r3, r3, #8
 800926a:	3008      	addcc	r0, #8
 800926c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009270:	bf3c      	itt	cc
 8009272:	011b      	lslcc	r3, r3, #4
 8009274:	3004      	addcc	r0, #4
 8009276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800927a:	bf3c      	itt	cc
 800927c:	009b      	lslcc	r3, r3, #2
 800927e:	3002      	addcc	r0, #2
 8009280:	2b00      	cmp	r3, #0
 8009282:	db05      	blt.n	8009290 <__hi0bits+0x3c>
 8009284:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009288:	f100 0001 	add.w	r0, r0, #1
 800928c:	bf08      	it	eq
 800928e:	2020      	moveq	r0, #32
 8009290:	4770      	bx	lr

08009292 <__lo0bits>:
 8009292:	6803      	ldr	r3, [r0, #0]
 8009294:	4602      	mov	r2, r0
 8009296:	f013 0007 	ands.w	r0, r3, #7
 800929a:	d00b      	beq.n	80092b4 <__lo0bits+0x22>
 800929c:	07d9      	lsls	r1, r3, #31
 800929e:	d421      	bmi.n	80092e4 <__lo0bits+0x52>
 80092a0:	0798      	lsls	r0, r3, #30
 80092a2:	bf49      	itett	mi
 80092a4:	085b      	lsrmi	r3, r3, #1
 80092a6:	089b      	lsrpl	r3, r3, #2
 80092a8:	2001      	movmi	r0, #1
 80092aa:	6013      	strmi	r3, [r2, #0]
 80092ac:	bf5c      	itt	pl
 80092ae:	6013      	strpl	r3, [r2, #0]
 80092b0:	2002      	movpl	r0, #2
 80092b2:	4770      	bx	lr
 80092b4:	b299      	uxth	r1, r3
 80092b6:	b909      	cbnz	r1, 80092bc <__lo0bits+0x2a>
 80092b8:	0c1b      	lsrs	r3, r3, #16
 80092ba:	2010      	movs	r0, #16
 80092bc:	b2d9      	uxtb	r1, r3
 80092be:	b909      	cbnz	r1, 80092c4 <__lo0bits+0x32>
 80092c0:	3008      	adds	r0, #8
 80092c2:	0a1b      	lsrs	r3, r3, #8
 80092c4:	0719      	lsls	r1, r3, #28
 80092c6:	bf04      	itt	eq
 80092c8:	091b      	lsreq	r3, r3, #4
 80092ca:	3004      	addeq	r0, #4
 80092cc:	0799      	lsls	r1, r3, #30
 80092ce:	bf04      	itt	eq
 80092d0:	089b      	lsreq	r3, r3, #2
 80092d2:	3002      	addeq	r0, #2
 80092d4:	07d9      	lsls	r1, r3, #31
 80092d6:	d403      	bmi.n	80092e0 <__lo0bits+0x4e>
 80092d8:	085b      	lsrs	r3, r3, #1
 80092da:	f100 0001 	add.w	r0, r0, #1
 80092de:	d003      	beq.n	80092e8 <__lo0bits+0x56>
 80092e0:	6013      	str	r3, [r2, #0]
 80092e2:	4770      	bx	lr
 80092e4:	2000      	movs	r0, #0
 80092e6:	4770      	bx	lr
 80092e8:	2020      	movs	r0, #32
 80092ea:	4770      	bx	lr

080092ec <__i2b>:
 80092ec:	b510      	push	{r4, lr}
 80092ee:	460c      	mov	r4, r1
 80092f0:	2101      	movs	r1, #1
 80092f2:	f7ff febd 	bl	8009070 <_Balloc>
 80092f6:	4602      	mov	r2, r0
 80092f8:	b928      	cbnz	r0, 8009306 <__i2b+0x1a>
 80092fa:	4b05      	ldr	r3, [pc, #20]	@ (8009310 <__i2b+0x24>)
 80092fc:	4805      	ldr	r0, [pc, #20]	@ (8009314 <__i2b+0x28>)
 80092fe:	f240 1145 	movw	r1, #325	@ 0x145
 8009302:	f001 fc35 	bl	800ab70 <__assert_func>
 8009306:	2301      	movs	r3, #1
 8009308:	6144      	str	r4, [r0, #20]
 800930a:	6103      	str	r3, [r0, #16]
 800930c:	bd10      	pop	{r4, pc}
 800930e:	bf00      	nop
 8009310:	0800ba69 	.word	0x0800ba69
 8009314:	0800ba7a 	.word	0x0800ba7a

08009318 <__multiply>:
 8009318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800931c:	4614      	mov	r4, r2
 800931e:	690a      	ldr	r2, [r1, #16]
 8009320:	6923      	ldr	r3, [r4, #16]
 8009322:	429a      	cmp	r2, r3
 8009324:	bfa8      	it	ge
 8009326:	4623      	movge	r3, r4
 8009328:	460f      	mov	r7, r1
 800932a:	bfa4      	itt	ge
 800932c:	460c      	movge	r4, r1
 800932e:	461f      	movge	r7, r3
 8009330:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009334:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009338:	68a3      	ldr	r3, [r4, #8]
 800933a:	6861      	ldr	r1, [r4, #4]
 800933c:	eb0a 0609 	add.w	r6, sl, r9
 8009340:	42b3      	cmp	r3, r6
 8009342:	b085      	sub	sp, #20
 8009344:	bfb8      	it	lt
 8009346:	3101      	addlt	r1, #1
 8009348:	f7ff fe92 	bl	8009070 <_Balloc>
 800934c:	b930      	cbnz	r0, 800935c <__multiply+0x44>
 800934e:	4602      	mov	r2, r0
 8009350:	4b44      	ldr	r3, [pc, #272]	@ (8009464 <__multiply+0x14c>)
 8009352:	4845      	ldr	r0, [pc, #276]	@ (8009468 <__multiply+0x150>)
 8009354:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009358:	f001 fc0a 	bl	800ab70 <__assert_func>
 800935c:	f100 0514 	add.w	r5, r0, #20
 8009360:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009364:	462b      	mov	r3, r5
 8009366:	2200      	movs	r2, #0
 8009368:	4543      	cmp	r3, r8
 800936a:	d321      	bcc.n	80093b0 <__multiply+0x98>
 800936c:	f107 0114 	add.w	r1, r7, #20
 8009370:	f104 0214 	add.w	r2, r4, #20
 8009374:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009378:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800937c:	9302      	str	r3, [sp, #8]
 800937e:	1b13      	subs	r3, r2, r4
 8009380:	3b15      	subs	r3, #21
 8009382:	f023 0303 	bic.w	r3, r3, #3
 8009386:	3304      	adds	r3, #4
 8009388:	f104 0715 	add.w	r7, r4, #21
 800938c:	42ba      	cmp	r2, r7
 800938e:	bf38      	it	cc
 8009390:	2304      	movcc	r3, #4
 8009392:	9301      	str	r3, [sp, #4]
 8009394:	9b02      	ldr	r3, [sp, #8]
 8009396:	9103      	str	r1, [sp, #12]
 8009398:	428b      	cmp	r3, r1
 800939a:	d80c      	bhi.n	80093b6 <__multiply+0x9e>
 800939c:	2e00      	cmp	r6, #0
 800939e:	dd03      	ble.n	80093a8 <__multiply+0x90>
 80093a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d05b      	beq.n	8009460 <__multiply+0x148>
 80093a8:	6106      	str	r6, [r0, #16]
 80093aa:	b005      	add	sp, #20
 80093ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093b0:	f843 2b04 	str.w	r2, [r3], #4
 80093b4:	e7d8      	b.n	8009368 <__multiply+0x50>
 80093b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80093ba:	f1ba 0f00 	cmp.w	sl, #0
 80093be:	d024      	beq.n	800940a <__multiply+0xf2>
 80093c0:	f104 0e14 	add.w	lr, r4, #20
 80093c4:	46a9      	mov	r9, r5
 80093c6:	f04f 0c00 	mov.w	ip, #0
 80093ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 80093ce:	f8d9 3000 	ldr.w	r3, [r9]
 80093d2:	fa1f fb87 	uxth.w	fp, r7
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	fb0a 330b 	mla	r3, sl, fp, r3
 80093dc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80093e0:	f8d9 7000 	ldr.w	r7, [r9]
 80093e4:	4463      	add	r3, ip
 80093e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80093ea:	fb0a c70b 	mla	r7, sl, fp, ip
 80093ee:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80093f2:	b29b      	uxth	r3, r3
 80093f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80093f8:	4572      	cmp	r2, lr
 80093fa:	f849 3b04 	str.w	r3, [r9], #4
 80093fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009402:	d8e2      	bhi.n	80093ca <__multiply+0xb2>
 8009404:	9b01      	ldr	r3, [sp, #4]
 8009406:	f845 c003 	str.w	ip, [r5, r3]
 800940a:	9b03      	ldr	r3, [sp, #12]
 800940c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009410:	3104      	adds	r1, #4
 8009412:	f1b9 0f00 	cmp.w	r9, #0
 8009416:	d021      	beq.n	800945c <__multiply+0x144>
 8009418:	682b      	ldr	r3, [r5, #0]
 800941a:	f104 0c14 	add.w	ip, r4, #20
 800941e:	46ae      	mov	lr, r5
 8009420:	f04f 0a00 	mov.w	sl, #0
 8009424:	f8bc b000 	ldrh.w	fp, [ip]
 8009428:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800942c:	fb09 770b 	mla	r7, r9, fp, r7
 8009430:	4457      	add	r7, sl
 8009432:	b29b      	uxth	r3, r3
 8009434:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009438:	f84e 3b04 	str.w	r3, [lr], #4
 800943c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009440:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009444:	f8be 3000 	ldrh.w	r3, [lr]
 8009448:	fb09 330a 	mla	r3, r9, sl, r3
 800944c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009450:	4562      	cmp	r2, ip
 8009452:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009456:	d8e5      	bhi.n	8009424 <__multiply+0x10c>
 8009458:	9f01      	ldr	r7, [sp, #4]
 800945a:	51eb      	str	r3, [r5, r7]
 800945c:	3504      	adds	r5, #4
 800945e:	e799      	b.n	8009394 <__multiply+0x7c>
 8009460:	3e01      	subs	r6, #1
 8009462:	e79b      	b.n	800939c <__multiply+0x84>
 8009464:	0800ba69 	.word	0x0800ba69
 8009468:	0800ba7a 	.word	0x0800ba7a

0800946c <__pow5mult>:
 800946c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009470:	4615      	mov	r5, r2
 8009472:	f012 0203 	ands.w	r2, r2, #3
 8009476:	4607      	mov	r7, r0
 8009478:	460e      	mov	r6, r1
 800947a:	d007      	beq.n	800948c <__pow5mult+0x20>
 800947c:	4c25      	ldr	r4, [pc, #148]	@ (8009514 <__pow5mult+0xa8>)
 800947e:	3a01      	subs	r2, #1
 8009480:	2300      	movs	r3, #0
 8009482:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009486:	f7ff fe55 	bl	8009134 <__multadd>
 800948a:	4606      	mov	r6, r0
 800948c:	10ad      	asrs	r5, r5, #2
 800948e:	d03d      	beq.n	800950c <__pow5mult+0xa0>
 8009490:	69fc      	ldr	r4, [r7, #28]
 8009492:	b97c      	cbnz	r4, 80094b4 <__pow5mult+0x48>
 8009494:	2010      	movs	r0, #16
 8009496:	f7ff fd35 	bl	8008f04 <malloc>
 800949a:	4602      	mov	r2, r0
 800949c:	61f8      	str	r0, [r7, #28]
 800949e:	b928      	cbnz	r0, 80094ac <__pow5mult+0x40>
 80094a0:	4b1d      	ldr	r3, [pc, #116]	@ (8009518 <__pow5mult+0xac>)
 80094a2:	481e      	ldr	r0, [pc, #120]	@ (800951c <__pow5mult+0xb0>)
 80094a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80094a8:	f001 fb62 	bl	800ab70 <__assert_func>
 80094ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094b0:	6004      	str	r4, [r0, #0]
 80094b2:	60c4      	str	r4, [r0, #12]
 80094b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80094b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80094bc:	b94c      	cbnz	r4, 80094d2 <__pow5mult+0x66>
 80094be:	f240 2171 	movw	r1, #625	@ 0x271
 80094c2:	4638      	mov	r0, r7
 80094c4:	f7ff ff12 	bl	80092ec <__i2b>
 80094c8:	2300      	movs	r3, #0
 80094ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80094ce:	4604      	mov	r4, r0
 80094d0:	6003      	str	r3, [r0, #0]
 80094d2:	f04f 0900 	mov.w	r9, #0
 80094d6:	07eb      	lsls	r3, r5, #31
 80094d8:	d50a      	bpl.n	80094f0 <__pow5mult+0x84>
 80094da:	4631      	mov	r1, r6
 80094dc:	4622      	mov	r2, r4
 80094de:	4638      	mov	r0, r7
 80094e0:	f7ff ff1a 	bl	8009318 <__multiply>
 80094e4:	4631      	mov	r1, r6
 80094e6:	4680      	mov	r8, r0
 80094e8:	4638      	mov	r0, r7
 80094ea:	f7ff fe01 	bl	80090f0 <_Bfree>
 80094ee:	4646      	mov	r6, r8
 80094f0:	106d      	asrs	r5, r5, #1
 80094f2:	d00b      	beq.n	800950c <__pow5mult+0xa0>
 80094f4:	6820      	ldr	r0, [r4, #0]
 80094f6:	b938      	cbnz	r0, 8009508 <__pow5mult+0x9c>
 80094f8:	4622      	mov	r2, r4
 80094fa:	4621      	mov	r1, r4
 80094fc:	4638      	mov	r0, r7
 80094fe:	f7ff ff0b 	bl	8009318 <__multiply>
 8009502:	6020      	str	r0, [r4, #0]
 8009504:	f8c0 9000 	str.w	r9, [r0]
 8009508:	4604      	mov	r4, r0
 800950a:	e7e4      	b.n	80094d6 <__pow5mult+0x6a>
 800950c:	4630      	mov	r0, r6
 800950e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009512:	bf00      	nop
 8009514:	0800bad4 	.word	0x0800bad4
 8009518:	0800b9fa 	.word	0x0800b9fa
 800951c:	0800ba7a 	.word	0x0800ba7a

08009520 <__lshift>:
 8009520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009524:	460c      	mov	r4, r1
 8009526:	6849      	ldr	r1, [r1, #4]
 8009528:	6923      	ldr	r3, [r4, #16]
 800952a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800952e:	68a3      	ldr	r3, [r4, #8]
 8009530:	4607      	mov	r7, r0
 8009532:	4691      	mov	r9, r2
 8009534:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009538:	f108 0601 	add.w	r6, r8, #1
 800953c:	42b3      	cmp	r3, r6
 800953e:	db0b      	blt.n	8009558 <__lshift+0x38>
 8009540:	4638      	mov	r0, r7
 8009542:	f7ff fd95 	bl	8009070 <_Balloc>
 8009546:	4605      	mov	r5, r0
 8009548:	b948      	cbnz	r0, 800955e <__lshift+0x3e>
 800954a:	4602      	mov	r2, r0
 800954c:	4b28      	ldr	r3, [pc, #160]	@ (80095f0 <__lshift+0xd0>)
 800954e:	4829      	ldr	r0, [pc, #164]	@ (80095f4 <__lshift+0xd4>)
 8009550:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009554:	f001 fb0c 	bl	800ab70 <__assert_func>
 8009558:	3101      	adds	r1, #1
 800955a:	005b      	lsls	r3, r3, #1
 800955c:	e7ee      	b.n	800953c <__lshift+0x1c>
 800955e:	2300      	movs	r3, #0
 8009560:	f100 0114 	add.w	r1, r0, #20
 8009564:	f100 0210 	add.w	r2, r0, #16
 8009568:	4618      	mov	r0, r3
 800956a:	4553      	cmp	r3, sl
 800956c:	db33      	blt.n	80095d6 <__lshift+0xb6>
 800956e:	6920      	ldr	r0, [r4, #16]
 8009570:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009574:	f104 0314 	add.w	r3, r4, #20
 8009578:	f019 091f 	ands.w	r9, r9, #31
 800957c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009580:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009584:	d02b      	beq.n	80095de <__lshift+0xbe>
 8009586:	f1c9 0e20 	rsb	lr, r9, #32
 800958a:	468a      	mov	sl, r1
 800958c:	2200      	movs	r2, #0
 800958e:	6818      	ldr	r0, [r3, #0]
 8009590:	fa00 f009 	lsl.w	r0, r0, r9
 8009594:	4310      	orrs	r0, r2
 8009596:	f84a 0b04 	str.w	r0, [sl], #4
 800959a:	f853 2b04 	ldr.w	r2, [r3], #4
 800959e:	459c      	cmp	ip, r3
 80095a0:	fa22 f20e 	lsr.w	r2, r2, lr
 80095a4:	d8f3      	bhi.n	800958e <__lshift+0x6e>
 80095a6:	ebac 0304 	sub.w	r3, ip, r4
 80095aa:	3b15      	subs	r3, #21
 80095ac:	f023 0303 	bic.w	r3, r3, #3
 80095b0:	3304      	adds	r3, #4
 80095b2:	f104 0015 	add.w	r0, r4, #21
 80095b6:	4584      	cmp	ip, r0
 80095b8:	bf38      	it	cc
 80095ba:	2304      	movcc	r3, #4
 80095bc:	50ca      	str	r2, [r1, r3]
 80095be:	b10a      	cbz	r2, 80095c4 <__lshift+0xa4>
 80095c0:	f108 0602 	add.w	r6, r8, #2
 80095c4:	3e01      	subs	r6, #1
 80095c6:	4638      	mov	r0, r7
 80095c8:	612e      	str	r6, [r5, #16]
 80095ca:	4621      	mov	r1, r4
 80095cc:	f7ff fd90 	bl	80090f0 <_Bfree>
 80095d0:	4628      	mov	r0, r5
 80095d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095d6:	f842 0f04 	str.w	r0, [r2, #4]!
 80095da:	3301      	adds	r3, #1
 80095dc:	e7c5      	b.n	800956a <__lshift+0x4a>
 80095de:	3904      	subs	r1, #4
 80095e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80095e4:	f841 2f04 	str.w	r2, [r1, #4]!
 80095e8:	459c      	cmp	ip, r3
 80095ea:	d8f9      	bhi.n	80095e0 <__lshift+0xc0>
 80095ec:	e7ea      	b.n	80095c4 <__lshift+0xa4>
 80095ee:	bf00      	nop
 80095f0:	0800ba69 	.word	0x0800ba69
 80095f4:	0800ba7a 	.word	0x0800ba7a

080095f8 <__mcmp>:
 80095f8:	690a      	ldr	r2, [r1, #16]
 80095fa:	4603      	mov	r3, r0
 80095fc:	6900      	ldr	r0, [r0, #16]
 80095fe:	1a80      	subs	r0, r0, r2
 8009600:	b530      	push	{r4, r5, lr}
 8009602:	d10e      	bne.n	8009622 <__mcmp+0x2a>
 8009604:	3314      	adds	r3, #20
 8009606:	3114      	adds	r1, #20
 8009608:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800960c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009610:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009614:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009618:	4295      	cmp	r5, r2
 800961a:	d003      	beq.n	8009624 <__mcmp+0x2c>
 800961c:	d205      	bcs.n	800962a <__mcmp+0x32>
 800961e:	f04f 30ff 	mov.w	r0, #4294967295
 8009622:	bd30      	pop	{r4, r5, pc}
 8009624:	42a3      	cmp	r3, r4
 8009626:	d3f3      	bcc.n	8009610 <__mcmp+0x18>
 8009628:	e7fb      	b.n	8009622 <__mcmp+0x2a>
 800962a:	2001      	movs	r0, #1
 800962c:	e7f9      	b.n	8009622 <__mcmp+0x2a>
	...

08009630 <__mdiff>:
 8009630:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009634:	4689      	mov	r9, r1
 8009636:	4606      	mov	r6, r0
 8009638:	4611      	mov	r1, r2
 800963a:	4648      	mov	r0, r9
 800963c:	4614      	mov	r4, r2
 800963e:	f7ff ffdb 	bl	80095f8 <__mcmp>
 8009642:	1e05      	subs	r5, r0, #0
 8009644:	d112      	bne.n	800966c <__mdiff+0x3c>
 8009646:	4629      	mov	r1, r5
 8009648:	4630      	mov	r0, r6
 800964a:	f7ff fd11 	bl	8009070 <_Balloc>
 800964e:	4602      	mov	r2, r0
 8009650:	b928      	cbnz	r0, 800965e <__mdiff+0x2e>
 8009652:	4b3f      	ldr	r3, [pc, #252]	@ (8009750 <__mdiff+0x120>)
 8009654:	f240 2137 	movw	r1, #567	@ 0x237
 8009658:	483e      	ldr	r0, [pc, #248]	@ (8009754 <__mdiff+0x124>)
 800965a:	f001 fa89 	bl	800ab70 <__assert_func>
 800965e:	2301      	movs	r3, #1
 8009660:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009664:	4610      	mov	r0, r2
 8009666:	b003      	add	sp, #12
 8009668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800966c:	bfbc      	itt	lt
 800966e:	464b      	movlt	r3, r9
 8009670:	46a1      	movlt	r9, r4
 8009672:	4630      	mov	r0, r6
 8009674:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009678:	bfba      	itte	lt
 800967a:	461c      	movlt	r4, r3
 800967c:	2501      	movlt	r5, #1
 800967e:	2500      	movge	r5, #0
 8009680:	f7ff fcf6 	bl	8009070 <_Balloc>
 8009684:	4602      	mov	r2, r0
 8009686:	b918      	cbnz	r0, 8009690 <__mdiff+0x60>
 8009688:	4b31      	ldr	r3, [pc, #196]	@ (8009750 <__mdiff+0x120>)
 800968a:	f240 2145 	movw	r1, #581	@ 0x245
 800968e:	e7e3      	b.n	8009658 <__mdiff+0x28>
 8009690:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009694:	6926      	ldr	r6, [r4, #16]
 8009696:	60c5      	str	r5, [r0, #12]
 8009698:	f109 0310 	add.w	r3, r9, #16
 800969c:	f109 0514 	add.w	r5, r9, #20
 80096a0:	f104 0e14 	add.w	lr, r4, #20
 80096a4:	f100 0b14 	add.w	fp, r0, #20
 80096a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80096ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80096b0:	9301      	str	r3, [sp, #4]
 80096b2:	46d9      	mov	r9, fp
 80096b4:	f04f 0c00 	mov.w	ip, #0
 80096b8:	9b01      	ldr	r3, [sp, #4]
 80096ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 80096be:	f853 af04 	ldr.w	sl, [r3, #4]!
 80096c2:	9301      	str	r3, [sp, #4]
 80096c4:	fa1f f38a 	uxth.w	r3, sl
 80096c8:	4619      	mov	r1, r3
 80096ca:	b283      	uxth	r3, r0
 80096cc:	1acb      	subs	r3, r1, r3
 80096ce:	0c00      	lsrs	r0, r0, #16
 80096d0:	4463      	add	r3, ip
 80096d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80096d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80096da:	b29b      	uxth	r3, r3
 80096dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80096e0:	4576      	cmp	r6, lr
 80096e2:	f849 3b04 	str.w	r3, [r9], #4
 80096e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80096ea:	d8e5      	bhi.n	80096b8 <__mdiff+0x88>
 80096ec:	1b33      	subs	r3, r6, r4
 80096ee:	3b15      	subs	r3, #21
 80096f0:	f023 0303 	bic.w	r3, r3, #3
 80096f4:	3415      	adds	r4, #21
 80096f6:	3304      	adds	r3, #4
 80096f8:	42a6      	cmp	r6, r4
 80096fa:	bf38      	it	cc
 80096fc:	2304      	movcc	r3, #4
 80096fe:	441d      	add	r5, r3
 8009700:	445b      	add	r3, fp
 8009702:	461e      	mov	r6, r3
 8009704:	462c      	mov	r4, r5
 8009706:	4544      	cmp	r4, r8
 8009708:	d30e      	bcc.n	8009728 <__mdiff+0xf8>
 800970a:	f108 0103 	add.w	r1, r8, #3
 800970e:	1b49      	subs	r1, r1, r5
 8009710:	f021 0103 	bic.w	r1, r1, #3
 8009714:	3d03      	subs	r5, #3
 8009716:	45a8      	cmp	r8, r5
 8009718:	bf38      	it	cc
 800971a:	2100      	movcc	r1, #0
 800971c:	440b      	add	r3, r1
 800971e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009722:	b191      	cbz	r1, 800974a <__mdiff+0x11a>
 8009724:	6117      	str	r7, [r2, #16]
 8009726:	e79d      	b.n	8009664 <__mdiff+0x34>
 8009728:	f854 1b04 	ldr.w	r1, [r4], #4
 800972c:	46e6      	mov	lr, ip
 800972e:	0c08      	lsrs	r0, r1, #16
 8009730:	fa1c fc81 	uxtah	ip, ip, r1
 8009734:	4471      	add	r1, lr
 8009736:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800973a:	b289      	uxth	r1, r1
 800973c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009740:	f846 1b04 	str.w	r1, [r6], #4
 8009744:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009748:	e7dd      	b.n	8009706 <__mdiff+0xd6>
 800974a:	3f01      	subs	r7, #1
 800974c:	e7e7      	b.n	800971e <__mdiff+0xee>
 800974e:	bf00      	nop
 8009750:	0800ba69 	.word	0x0800ba69
 8009754:	0800ba7a 	.word	0x0800ba7a

08009758 <__ulp>:
 8009758:	b082      	sub	sp, #8
 800975a:	ed8d 0b00 	vstr	d0, [sp]
 800975e:	9a01      	ldr	r2, [sp, #4]
 8009760:	4b0f      	ldr	r3, [pc, #60]	@ (80097a0 <__ulp+0x48>)
 8009762:	4013      	ands	r3, r2
 8009764:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009768:	2b00      	cmp	r3, #0
 800976a:	dc08      	bgt.n	800977e <__ulp+0x26>
 800976c:	425b      	negs	r3, r3
 800976e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009772:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009776:	da04      	bge.n	8009782 <__ulp+0x2a>
 8009778:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800977c:	4113      	asrs	r3, r2
 800977e:	2200      	movs	r2, #0
 8009780:	e008      	b.n	8009794 <__ulp+0x3c>
 8009782:	f1a2 0314 	sub.w	r3, r2, #20
 8009786:	2b1e      	cmp	r3, #30
 8009788:	bfda      	itte	le
 800978a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800978e:	40da      	lsrle	r2, r3
 8009790:	2201      	movgt	r2, #1
 8009792:	2300      	movs	r3, #0
 8009794:	4619      	mov	r1, r3
 8009796:	4610      	mov	r0, r2
 8009798:	ec41 0b10 	vmov	d0, r0, r1
 800979c:	b002      	add	sp, #8
 800979e:	4770      	bx	lr
 80097a0:	7ff00000 	.word	0x7ff00000

080097a4 <__b2d>:
 80097a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097a8:	6906      	ldr	r6, [r0, #16]
 80097aa:	f100 0814 	add.w	r8, r0, #20
 80097ae:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80097b2:	1f37      	subs	r7, r6, #4
 80097b4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80097b8:	4610      	mov	r0, r2
 80097ba:	f7ff fd4b 	bl	8009254 <__hi0bits>
 80097be:	f1c0 0320 	rsb	r3, r0, #32
 80097c2:	280a      	cmp	r0, #10
 80097c4:	600b      	str	r3, [r1, #0]
 80097c6:	491b      	ldr	r1, [pc, #108]	@ (8009834 <__b2d+0x90>)
 80097c8:	dc15      	bgt.n	80097f6 <__b2d+0x52>
 80097ca:	f1c0 0c0b 	rsb	ip, r0, #11
 80097ce:	fa22 f30c 	lsr.w	r3, r2, ip
 80097d2:	45b8      	cmp	r8, r7
 80097d4:	ea43 0501 	orr.w	r5, r3, r1
 80097d8:	bf34      	ite	cc
 80097da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80097de:	2300      	movcs	r3, #0
 80097e0:	3015      	adds	r0, #21
 80097e2:	fa02 f000 	lsl.w	r0, r2, r0
 80097e6:	fa23 f30c 	lsr.w	r3, r3, ip
 80097ea:	4303      	orrs	r3, r0
 80097ec:	461c      	mov	r4, r3
 80097ee:	ec45 4b10 	vmov	d0, r4, r5
 80097f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097f6:	45b8      	cmp	r8, r7
 80097f8:	bf3a      	itte	cc
 80097fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80097fe:	f1a6 0708 	subcc.w	r7, r6, #8
 8009802:	2300      	movcs	r3, #0
 8009804:	380b      	subs	r0, #11
 8009806:	d012      	beq.n	800982e <__b2d+0x8a>
 8009808:	f1c0 0120 	rsb	r1, r0, #32
 800980c:	fa23 f401 	lsr.w	r4, r3, r1
 8009810:	4082      	lsls	r2, r0
 8009812:	4322      	orrs	r2, r4
 8009814:	4547      	cmp	r7, r8
 8009816:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800981a:	bf8c      	ite	hi
 800981c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009820:	2200      	movls	r2, #0
 8009822:	4083      	lsls	r3, r0
 8009824:	40ca      	lsrs	r2, r1
 8009826:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800982a:	4313      	orrs	r3, r2
 800982c:	e7de      	b.n	80097ec <__b2d+0x48>
 800982e:	ea42 0501 	orr.w	r5, r2, r1
 8009832:	e7db      	b.n	80097ec <__b2d+0x48>
 8009834:	3ff00000 	.word	0x3ff00000

08009838 <__d2b>:
 8009838:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800983c:	460f      	mov	r7, r1
 800983e:	2101      	movs	r1, #1
 8009840:	ec59 8b10 	vmov	r8, r9, d0
 8009844:	4616      	mov	r6, r2
 8009846:	f7ff fc13 	bl	8009070 <_Balloc>
 800984a:	4604      	mov	r4, r0
 800984c:	b930      	cbnz	r0, 800985c <__d2b+0x24>
 800984e:	4602      	mov	r2, r0
 8009850:	4b23      	ldr	r3, [pc, #140]	@ (80098e0 <__d2b+0xa8>)
 8009852:	4824      	ldr	r0, [pc, #144]	@ (80098e4 <__d2b+0xac>)
 8009854:	f240 310f 	movw	r1, #783	@ 0x30f
 8009858:	f001 f98a 	bl	800ab70 <__assert_func>
 800985c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009860:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009864:	b10d      	cbz	r5, 800986a <__d2b+0x32>
 8009866:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800986a:	9301      	str	r3, [sp, #4]
 800986c:	f1b8 0300 	subs.w	r3, r8, #0
 8009870:	d023      	beq.n	80098ba <__d2b+0x82>
 8009872:	4668      	mov	r0, sp
 8009874:	9300      	str	r3, [sp, #0]
 8009876:	f7ff fd0c 	bl	8009292 <__lo0bits>
 800987a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800987e:	b1d0      	cbz	r0, 80098b6 <__d2b+0x7e>
 8009880:	f1c0 0320 	rsb	r3, r0, #32
 8009884:	fa02 f303 	lsl.w	r3, r2, r3
 8009888:	430b      	orrs	r3, r1
 800988a:	40c2      	lsrs	r2, r0
 800988c:	6163      	str	r3, [r4, #20]
 800988e:	9201      	str	r2, [sp, #4]
 8009890:	9b01      	ldr	r3, [sp, #4]
 8009892:	61a3      	str	r3, [r4, #24]
 8009894:	2b00      	cmp	r3, #0
 8009896:	bf0c      	ite	eq
 8009898:	2201      	moveq	r2, #1
 800989a:	2202      	movne	r2, #2
 800989c:	6122      	str	r2, [r4, #16]
 800989e:	b1a5      	cbz	r5, 80098ca <__d2b+0x92>
 80098a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80098a4:	4405      	add	r5, r0
 80098a6:	603d      	str	r5, [r7, #0]
 80098a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80098ac:	6030      	str	r0, [r6, #0]
 80098ae:	4620      	mov	r0, r4
 80098b0:	b003      	add	sp, #12
 80098b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098b6:	6161      	str	r1, [r4, #20]
 80098b8:	e7ea      	b.n	8009890 <__d2b+0x58>
 80098ba:	a801      	add	r0, sp, #4
 80098bc:	f7ff fce9 	bl	8009292 <__lo0bits>
 80098c0:	9b01      	ldr	r3, [sp, #4]
 80098c2:	6163      	str	r3, [r4, #20]
 80098c4:	3020      	adds	r0, #32
 80098c6:	2201      	movs	r2, #1
 80098c8:	e7e8      	b.n	800989c <__d2b+0x64>
 80098ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80098ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80098d2:	6038      	str	r0, [r7, #0]
 80098d4:	6918      	ldr	r0, [r3, #16]
 80098d6:	f7ff fcbd 	bl	8009254 <__hi0bits>
 80098da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80098de:	e7e5      	b.n	80098ac <__d2b+0x74>
 80098e0:	0800ba69 	.word	0x0800ba69
 80098e4:	0800ba7a 	.word	0x0800ba7a

080098e8 <__ratio>:
 80098e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098ec:	b085      	sub	sp, #20
 80098ee:	e9cd 1000 	strd	r1, r0, [sp]
 80098f2:	a902      	add	r1, sp, #8
 80098f4:	f7ff ff56 	bl	80097a4 <__b2d>
 80098f8:	9800      	ldr	r0, [sp, #0]
 80098fa:	a903      	add	r1, sp, #12
 80098fc:	ec55 4b10 	vmov	r4, r5, d0
 8009900:	f7ff ff50 	bl	80097a4 <__b2d>
 8009904:	9b01      	ldr	r3, [sp, #4]
 8009906:	6919      	ldr	r1, [r3, #16]
 8009908:	9b00      	ldr	r3, [sp, #0]
 800990a:	691b      	ldr	r3, [r3, #16]
 800990c:	1ac9      	subs	r1, r1, r3
 800990e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009912:	1a9b      	subs	r3, r3, r2
 8009914:	ec5b ab10 	vmov	sl, fp, d0
 8009918:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800991c:	2b00      	cmp	r3, #0
 800991e:	bfce      	itee	gt
 8009920:	462a      	movgt	r2, r5
 8009922:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009926:	465a      	movle	r2, fp
 8009928:	462f      	mov	r7, r5
 800992a:	46d9      	mov	r9, fp
 800992c:	bfcc      	ite	gt
 800992e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009932:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009936:	464b      	mov	r3, r9
 8009938:	4652      	mov	r2, sl
 800993a:	4620      	mov	r0, r4
 800993c:	4639      	mov	r1, r7
 800993e:	f7f6 ff85 	bl	800084c <__aeabi_ddiv>
 8009942:	ec41 0b10 	vmov	d0, r0, r1
 8009946:	b005      	add	sp, #20
 8009948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800994c <__copybits>:
 800994c:	3901      	subs	r1, #1
 800994e:	b570      	push	{r4, r5, r6, lr}
 8009950:	1149      	asrs	r1, r1, #5
 8009952:	6914      	ldr	r4, [r2, #16]
 8009954:	3101      	adds	r1, #1
 8009956:	f102 0314 	add.w	r3, r2, #20
 800995a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800995e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009962:	1f05      	subs	r5, r0, #4
 8009964:	42a3      	cmp	r3, r4
 8009966:	d30c      	bcc.n	8009982 <__copybits+0x36>
 8009968:	1aa3      	subs	r3, r4, r2
 800996a:	3b11      	subs	r3, #17
 800996c:	f023 0303 	bic.w	r3, r3, #3
 8009970:	3211      	adds	r2, #17
 8009972:	42a2      	cmp	r2, r4
 8009974:	bf88      	it	hi
 8009976:	2300      	movhi	r3, #0
 8009978:	4418      	add	r0, r3
 800997a:	2300      	movs	r3, #0
 800997c:	4288      	cmp	r0, r1
 800997e:	d305      	bcc.n	800998c <__copybits+0x40>
 8009980:	bd70      	pop	{r4, r5, r6, pc}
 8009982:	f853 6b04 	ldr.w	r6, [r3], #4
 8009986:	f845 6f04 	str.w	r6, [r5, #4]!
 800998a:	e7eb      	b.n	8009964 <__copybits+0x18>
 800998c:	f840 3b04 	str.w	r3, [r0], #4
 8009990:	e7f4      	b.n	800997c <__copybits+0x30>

08009992 <__any_on>:
 8009992:	f100 0214 	add.w	r2, r0, #20
 8009996:	6900      	ldr	r0, [r0, #16]
 8009998:	114b      	asrs	r3, r1, #5
 800999a:	4298      	cmp	r0, r3
 800999c:	b510      	push	{r4, lr}
 800999e:	db11      	blt.n	80099c4 <__any_on+0x32>
 80099a0:	dd0a      	ble.n	80099b8 <__any_on+0x26>
 80099a2:	f011 011f 	ands.w	r1, r1, #31
 80099a6:	d007      	beq.n	80099b8 <__any_on+0x26>
 80099a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80099ac:	fa24 f001 	lsr.w	r0, r4, r1
 80099b0:	fa00 f101 	lsl.w	r1, r0, r1
 80099b4:	428c      	cmp	r4, r1
 80099b6:	d10b      	bne.n	80099d0 <__any_on+0x3e>
 80099b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80099bc:	4293      	cmp	r3, r2
 80099be:	d803      	bhi.n	80099c8 <__any_on+0x36>
 80099c0:	2000      	movs	r0, #0
 80099c2:	bd10      	pop	{r4, pc}
 80099c4:	4603      	mov	r3, r0
 80099c6:	e7f7      	b.n	80099b8 <__any_on+0x26>
 80099c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80099cc:	2900      	cmp	r1, #0
 80099ce:	d0f5      	beq.n	80099bc <__any_on+0x2a>
 80099d0:	2001      	movs	r0, #1
 80099d2:	e7f6      	b.n	80099c2 <__any_on+0x30>

080099d4 <sulp>:
 80099d4:	b570      	push	{r4, r5, r6, lr}
 80099d6:	4604      	mov	r4, r0
 80099d8:	460d      	mov	r5, r1
 80099da:	ec45 4b10 	vmov	d0, r4, r5
 80099de:	4616      	mov	r6, r2
 80099e0:	f7ff feba 	bl	8009758 <__ulp>
 80099e4:	ec51 0b10 	vmov	r0, r1, d0
 80099e8:	b17e      	cbz	r6, 8009a0a <sulp+0x36>
 80099ea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80099ee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	dd09      	ble.n	8009a0a <sulp+0x36>
 80099f6:	051b      	lsls	r3, r3, #20
 80099f8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80099fc:	2400      	movs	r4, #0
 80099fe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009a02:	4622      	mov	r2, r4
 8009a04:	462b      	mov	r3, r5
 8009a06:	f7f6 fdf7 	bl	80005f8 <__aeabi_dmul>
 8009a0a:	ec41 0b10 	vmov	d0, r0, r1
 8009a0e:	bd70      	pop	{r4, r5, r6, pc}

08009a10 <_strtod_l>:
 8009a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a14:	b09f      	sub	sp, #124	@ 0x7c
 8009a16:	460c      	mov	r4, r1
 8009a18:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	921a      	str	r2, [sp, #104]	@ 0x68
 8009a1e:	9005      	str	r0, [sp, #20]
 8009a20:	f04f 0a00 	mov.w	sl, #0
 8009a24:	f04f 0b00 	mov.w	fp, #0
 8009a28:	460a      	mov	r2, r1
 8009a2a:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a2c:	7811      	ldrb	r1, [r2, #0]
 8009a2e:	292b      	cmp	r1, #43	@ 0x2b
 8009a30:	d04a      	beq.n	8009ac8 <_strtod_l+0xb8>
 8009a32:	d838      	bhi.n	8009aa6 <_strtod_l+0x96>
 8009a34:	290d      	cmp	r1, #13
 8009a36:	d832      	bhi.n	8009a9e <_strtod_l+0x8e>
 8009a38:	2908      	cmp	r1, #8
 8009a3a:	d832      	bhi.n	8009aa2 <_strtod_l+0x92>
 8009a3c:	2900      	cmp	r1, #0
 8009a3e:	d03b      	beq.n	8009ab8 <_strtod_l+0xa8>
 8009a40:	2200      	movs	r2, #0
 8009a42:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009a44:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009a46:	782a      	ldrb	r2, [r5, #0]
 8009a48:	2a30      	cmp	r2, #48	@ 0x30
 8009a4a:	f040 80b3 	bne.w	8009bb4 <_strtod_l+0x1a4>
 8009a4e:	786a      	ldrb	r2, [r5, #1]
 8009a50:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009a54:	2a58      	cmp	r2, #88	@ 0x58
 8009a56:	d16e      	bne.n	8009b36 <_strtod_l+0x126>
 8009a58:	9302      	str	r3, [sp, #8]
 8009a5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a5c:	9301      	str	r3, [sp, #4]
 8009a5e:	ab1a      	add	r3, sp, #104	@ 0x68
 8009a60:	9300      	str	r3, [sp, #0]
 8009a62:	4a8e      	ldr	r2, [pc, #568]	@ (8009c9c <_strtod_l+0x28c>)
 8009a64:	9805      	ldr	r0, [sp, #20]
 8009a66:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009a68:	a919      	add	r1, sp, #100	@ 0x64
 8009a6a:	f001 f91b 	bl	800aca4 <__gethex>
 8009a6e:	f010 060f 	ands.w	r6, r0, #15
 8009a72:	4604      	mov	r4, r0
 8009a74:	d005      	beq.n	8009a82 <_strtod_l+0x72>
 8009a76:	2e06      	cmp	r6, #6
 8009a78:	d128      	bne.n	8009acc <_strtod_l+0xbc>
 8009a7a:	3501      	adds	r5, #1
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009a80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a82:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	f040 858e 	bne.w	800a5a6 <_strtod_l+0xb96>
 8009a8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a8c:	b1cb      	cbz	r3, 8009ac2 <_strtod_l+0xb2>
 8009a8e:	4652      	mov	r2, sl
 8009a90:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009a94:	ec43 2b10 	vmov	d0, r2, r3
 8009a98:	b01f      	add	sp, #124	@ 0x7c
 8009a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a9e:	2920      	cmp	r1, #32
 8009aa0:	d1ce      	bne.n	8009a40 <_strtod_l+0x30>
 8009aa2:	3201      	adds	r2, #1
 8009aa4:	e7c1      	b.n	8009a2a <_strtod_l+0x1a>
 8009aa6:	292d      	cmp	r1, #45	@ 0x2d
 8009aa8:	d1ca      	bne.n	8009a40 <_strtod_l+0x30>
 8009aaa:	2101      	movs	r1, #1
 8009aac:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009aae:	1c51      	adds	r1, r2, #1
 8009ab0:	9119      	str	r1, [sp, #100]	@ 0x64
 8009ab2:	7852      	ldrb	r2, [r2, #1]
 8009ab4:	2a00      	cmp	r2, #0
 8009ab6:	d1c5      	bne.n	8009a44 <_strtod_l+0x34>
 8009ab8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009aba:	9419      	str	r4, [sp, #100]	@ 0x64
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	f040 8570 	bne.w	800a5a2 <_strtod_l+0xb92>
 8009ac2:	4652      	mov	r2, sl
 8009ac4:	465b      	mov	r3, fp
 8009ac6:	e7e5      	b.n	8009a94 <_strtod_l+0x84>
 8009ac8:	2100      	movs	r1, #0
 8009aca:	e7ef      	b.n	8009aac <_strtod_l+0x9c>
 8009acc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009ace:	b13a      	cbz	r2, 8009ae0 <_strtod_l+0xd0>
 8009ad0:	2135      	movs	r1, #53	@ 0x35
 8009ad2:	a81c      	add	r0, sp, #112	@ 0x70
 8009ad4:	f7ff ff3a 	bl	800994c <__copybits>
 8009ad8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ada:	9805      	ldr	r0, [sp, #20]
 8009adc:	f7ff fb08 	bl	80090f0 <_Bfree>
 8009ae0:	3e01      	subs	r6, #1
 8009ae2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009ae4:	2e04      	cmp	r6, #4
 8009ae6:	d806      	bhi.n	8009af6 <_strtod_l+0xe6>
 8009ae8:	e8df f006 	tbb	[pc, r6]
 8009aec:	201d0314 	.word	0x201d0314
 8009af0:	14          	.byte	0x14
 8009af1:	00          	.byte	0x00
 8009af2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009af6:	05e1      	lsls	r1, r4, #23
 8009af8:	bf48      	it	mi
 8009afa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009afe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b02:	0d1b      	lsrs	r3, r3, #20
 8009b04:	051b      	lsls	r3, r3, #20
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d1bb      	bne.n	8009a82 <_strtod_l+0x72>
 8009b0a:	f7fe fb23 	bl	8008154 <__errno>
 8009b0e:	2322      	movs	r3, #34	@ 0x22
 8009b10:	6003      	str	r3, [r0, #0]
 8009b12:	e7b6      	b.n	8009a82 <_strtod_l+0x72>
 8009b14:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009b18:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009b1c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009b20:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009b24:	e7e7      	b.n	8009af6 <_strtod_l+0xe6>
 8009b26:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009ca4 <_strtod_l+0x294>
 8009b2a:	e7e4      	b.n	8009af6 <_strtod_l+0xe6>
 8009b2c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009b30:	f04f 3aff 	mov.w	sl, #4294967295
 8009b34:	e7df      	b.n	8009af6 <_strtod_l+0xe6>
 8009b36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b38:	1c5a      	adds	r2, r3, #1
 8009b3a:	9219      	str	r2, [sp, #100]	@ 0x64
 8009b3c:	785b      	ldrb	r3, [r3, #1]
 8009b3e:	2b30      	cmp	r3, #48	@ 0x30
 8009b40:	d0f9      	beq.n	8009b36 <_strtod_l+0x126>
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d09d      	beq.n	8009a82 <_strtod_l+0x72>
 8009b46:	2301      	movs	r3, #1
 8009b48:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b4c:	930c      	str	r3, [sp, #48]	@ 0x30
 8009b4e:	2300      	movs	r3, #0
 8009b50:	9308      	str	r3, [sp, #32]
 8009b52:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b54:	461f      	mov	r7, r3
 8009b56:	220a      	movs	r2, #10
 8009b58:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009b5a:	7805      	ldrb	r5, [r0, #0]
 8009b5c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009b60:	b2d9      	uxtb	r1, r3
 8009b62:	2909      	cmp	r1, #9
 8009b64:	d928      	bls.n	8009bb8 <_strtod_l+0x1a8>
 8009b66:	494e      	ldr	r1, [pc, #312]	@ (8009ca0 <_strtod_l+0x290>)
 8009b68:	2201      	movs	r2, #1
 8009b6a:	f000 ffd5 	bl	800ab18 <strncmp>
 8009b6e:	2800      	cmp	r0, #0
 8009b70:	d032      	beq.n	8009bd8 <_strtod_l+0x1c8>
 8009b72:	2000      	movs	r0, #0
 8009b74:	462a      	mov	r2, r5
 8009b76:	4681      	mov	r9, r0
 8009b78:	463d      	mov	r5, r7
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	2a65      	cmp	r2, #101	@ 0x65
 8009b7e:	d001      	beq.n	8009b84 <_strtod_l+0x174>
 8009b80:	2a45      	cmp	r2, #69	@ 0x45
 8009b82:	d114      	bne.n	8009bae <_strtod_l+0x19e>
 8009b84:	b91d      	cbnz	r5, 8009b8e <_strtod_l+0x17e>
 8009b86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b88:	4302      	orrs	r2, r0
 8009b8a:	d095      	beq.n	8009ab8 <_strtod_l+0xa8>
 8009b8c:	2500      	movs	r5, #0
 8009b8e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009b90:	1c62      	adds	r2, r4, #1
 8009b92:	9219      	str	r2, [sp, #100]	@ 0x64
 8009b94:	7862      	ldrb	r2, [r4, #1]
 8009b96:	2a2b      	cmp	r2, #43	@ 0x2b
 8009b98:	d077      	beq.n	8009c8a <_strtod_l+0x27a>
 8009b9a:	2a2d      	cmp	r2, #45	@ 0x2d
 8009b9c:	d07b      	beq.n	8009c96 <_strtod_l+0x286>
 8009b9e:	f04f 0c00 	mov.w	ip, #0
 8009ba2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009ba6:	2909      	cmp	r1, #9
 8009ba8:	f240 8082 	bls.w	8009cb0 <_strtod_l+0x2a0>
 8009bac:	9419      	str	r4, [sp, #100]	@ 0x64
 8009bae:	f04f 0800 	mov.w	r8, #0
 8009bb2:	e0a2      	b.n	8009cfa <_strtod_l+0x2ea>
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	e7c7      	b.n	8009b48 <_strtod_l+0x138>
 8009bb8:	2f08      	cmp	r7, #8
 8009bba:	bfd5      	itete	le
 8009bbc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009bbe:	9908      	ldrgt	r1, [sp, #32]
 8009bc0:	fb02 3301 	mlale	r3, r2, r1, r3
 8009bc4:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009bc8:	f100 0001 	add.w	r0, r0, #1
 8009bcc:	bfd4      	ite	le
 8009bce:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009bd0:	9308      	strgt	r3, [sp, #32]
 8009bd2:	3701      	adds	r7, #1
 8009bd4:	9019      	str	r0, [sp, #100]	@ 0x64
 8009bd6:	e7bf      	b.n	8009b58 <_strtod_l+0x148>
 8009bd8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bda:	1c5a      	adds	r2, r3, #1
 8009bdc:	9219      	str	r2, [sp, #100]	@ 0x64
 8009bde:	785a      	ldrb	r2, [r3, #1]
 8009be0:	b37f      	cbz	r7, 8009c42 <_strtod_l+0x232>
 8009be2:	4681      	mov	r9, r0
 8009be4:	463d      	mov	r5, r7
 8009be6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009bea:	2b09      	cmp	r3, #9
 8009bec:	d912      	bls.n	8009c14 <_strtod_l+0x204>
 8009bee:	2301      	movs	r3, #1
 8009bf0:	e7c4      	b.n	8009b7c <_strtod_l+0x16c>
 8009bf2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bf4:	1c5a      	adds	r2, r3, #1
 8009bf6:	9219      	str	r2, [sp, #100]	@ 0x64
 8009bf8:	785a      	ldrb	r2, [r3, #1]
 8009bfa:	3001      	adds	r0, #1
 8009bfc:	2a30      	cmp	r2, #48	@ 0x30
 8009bfe:	d0f8      	beq.n	8009bf2 <_strtod_l+0x1e2>
 8009c00:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009c04:	2b08      	cmp	r3, #8
 8009c06:	f200 84d3 	bhi.w	800a5b0 <_strtod_l+0xba0>
 8009c0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c0c:	930c      	str	r3, [sp, #48]	@ 0x30
 8009c0e:	4681      	mov	r9, r0
 8009c10:	2000      	movs	r0, #0
 8009c12:	4605      	mov	r5, r0
 8009c14:	3a30      	subs	r2, #48	@ 0x30
 8009c16:	f100 0301 	add.w	r3, r0, #1
 8009c1a:	d02a      	beq.n	8009c72 <_strtod_l+0x262>
 8009c1c:	4499      	add	r9, r3
 8009c1e:	eb00 0c05 	add.w	ip, r0, r5
 8009c22:	462b      	mov	r3, r5
 8009c24:	210a      	movs	r1, #10
 8009c26:	4563      	cmp	r3, ip
 8009c28:	d10d      	bne.n	8009c46 <_strtod_l+0x236>
 8009c2a:	1c69      	adds	r1, r5, #1
 8009c2c:	4401      	add	r1, r0
 8009c2e:	4428      	add	r0, r5
 8009c30:	2808      	cmp	r0, #8
 8009c32:	dc16      	bgt.n	8009c62 <_strtod_l+0x252>
 8009c34:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009c36:	230a      	movs	r3, #10
 8009c38:	fb03 2300 	mla	r3, r3, r0, r2
 8009c3c:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c3e:	2300      	movs	r3, #0
 8009c40:	e018      	b.n	8009c74 <_strtod_l+0x264>
 8009c42:	4638      	mov	r0, r7
 8009c44:	e7da      	b.n	8009bfc <_strtod_l+0x1ec>
 8009c46:	2b08      	cmp	r3, #8
 8009c48:	f103 0301 	add.w	r3, r3, #1
 8009c4c:	dc03      	bgt.n	8009c56 <_strtod_l+0x246>
 8009c4e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009c50:	434e      	muls	r6, r1
 8009c52:	960a      	str	r6, [sp, #40]	@ 0x28
 8009c54:	e7e7      	b.n	8009c26 <_strtod_l+0x216>
 8009c56:	2b10      	cmp	r3, #16
 8009c58:	bfde      	ittt	le
 8009c5a:	9e08      	ldrle	r6, [sp, #32]
 8009c5c:	434e      	mulle	r6, r1
 8009c5e:	9608      	strle	r6, [sp, #32]
 8009c60:	e7e1      	b.n	8009c26 <_strtod_l+0x216>
 8009c62:	280f      	cmp	r0, #15
 8009c64:	dceb      	bgt.n	8009c3e <_strtod_l+0x22e>
 8009c66:	9808      	ldr	r0, [sp, #32]
 8009c68:	230a      	movs	r3, #10
 8009c6a:	fb03 2300 	mla	r3, r3, r0, r2
 8009c6e:	9308      	str	r3, [sp, #32]
 8009c70:	e7e5      	b.n	8009c3e <_strtod_l+0x22e>
 8009c72:	4629      	mov	r1, r5
 8009c74:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009c76:	1c50      	adds	r0, r2, #1
 8009c78:	9019      	str	r0, [sp, #100]	@ 0x64
 8009c7a:	7852      	ldrb	r2, [r2, #1]
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	460d      	mov	r5, r1
 8009c80:	e7b1      	b.n	8009be6 <_strtod_l+0x1d6>
 8009c82:	f04f 0900 	mov.w	r9, #0
 8009c86:	2301      	movs	r3, #1
 8009c88:	e77d      	b.n	8009b86 <_strtod_l+0x176>
 8009c8a:	f04f 0c00 	mov.w	ip, #0
 8009c8e:	1ca2      	adds	r2, r4, #2
 8009c90:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c92:	78a2      	ldrb	r2, [r4, #2]
 8009c94:	e785      	b.n	8009ba2 <_strtod_l+0x192>
 8009c96:	f04f 0c01 	mov.w	ip, #1
 8009c9a:	e7f8      	b.n	8009c8e <_strtod_l+0x27e>
 8009c9c:	0800bbe8 	.word	0x0800bbe8
 8009ca0:	0800bbd0 	.word	0x0800bbd0
 8009ca4:	7ff00000 	.word	0x7ff00000
 8009ca8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009caa:	1c51      	adds	r1, r2, #1
 8009cac:	9119      	str	r1, [sp, #100]	@ 0x64
 8009cae:	7852      	ldrb	r2, [r2, #1]
 8009cb0:	2a30      	cmp	r2, #48	@ 0x30
 8009cb2:	d0f9      	beq.n	8009ca8 <_strtod_l+0x298>
 8009cb4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009cb8:	2908      	cmp	r1, #8
 8009cba:	f63f af78 	bhi.w	8009bae <_strtod_l+0x19e>
 8009cbe:	3a30      	subs	r2, #48	@ 0x30
 8009cc0:	920e      	str	r2, [sp, #56]	@ 0x38
 8009cc2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009cc4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009cc6:	f04f 080a 	mov.w	r8, #10
 8009cca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ccc:	1c56      	adds	r6, r2, #1
 8009cce:	9619      	str	r6, [sp, #100]	@ 0x64
 8009cd0:	7852      	ldrb	r2, [r2, #1]
 8009cd2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009cd6:	f1be 0f09 	cmp.w	lr, #9
 8009cda:	d939      	bls.n	8009d50 <_strtod_l+0x340>
 8009cdc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009cde:	1a76      	subs	r6, r6, r1
 8009ce0:	2e08      	cmp	r6, #8
 8009ce2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009ce6:	dc03      	bgt.n	8009cf0 <_strtod_l+0x2e0>
 8009ce8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009cea:	4588      	cmp	r8, r1
 8009cec:	bfa8      	it	ge
 8009cee:	4688      	movge	r8, r1
 8009cf0:	f1bc 0f00 	cmp.w	ip, #0
 8009cf4:	d001      	beq.n	8009cfa <_strtod_l+0x2ea>
 8009cf6:	f1c8 0800 	rsb	r8, r8, #0
 8009cfa:	2d00      	cmp	r5, #0
 8009cfc:	d14e      	bne.n	8009d9c <_strtod_l+0x38c>
 8009cfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d00:	4308      	orrs	r0, r1
 8009d02:	f47f aebe 	bne.w	8009a82 <_strtod_l+0x72>
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	f47f aed6 	bne.w	8009ab8 <_strtod_l+0xa8>
 8009d0c:	2a69      	cmp	r2, #105	@ 0x69
 8009d0e:	d028      	beq.n	8009d62 <_strtod_l+0x352>
 8009d10:	dc25      	bgt.n	8009d5e <_strtod_l+0x34e>
 8009d12:	2a49      	cmp	r2, #73	@ 0x49
 8009d14:	d025      	beq.n	8009d62 <_strtod_l+0x352>
 8009d16:	2a4e      	cmp	r2, #78	@ 0x4e
 8009d18:	f47f aece 	bne.w	8009ab8 <_strtod_l+0xa8>
 8009d1c:	499b      	ldr	r1, [pc, #620]	@ (8009f8c <_strtod_l+0x57c>)
 8009d1e:	a819      	add	r0, sp, #100	@ 0x64
 8009d20:	f001 f9e2 	bl	800b0e8 <__match>
 8009d24:	2800      	cmp	r0, #0
 8009d26:	f43f aec7 	beq.w	8009ab8 <_strtod_l+0xa8>
 8009d2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d2c:	781b      	ldrb	r3, [r3, #0]
 8009d2e:	2b28      	cmp	r3, #40	@ 0x28
 8009d30:	d12e      	bne.n	8009d90 <_strtod_l+0x380>
 8009d32:	4997      	ldr	r1, [pc, #604]	@ (8009f90 <_strtod_l+0x580>)
 8009d34:	aa1c      	add	r2, sp, #112	@ 0x70
 8009d36:	a819      	add	r0, sp, #100	@ 0x64
 8009d38:	f001 f9ea 	bl	800b110 <__hexnan>
 8009d3c:	2805      	cmp	r0, #5
 8009d3e:	d127      	bne.n	8009d90 <_strtod_l+0x380>
 8009d40:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009d42:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009d46:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009d4a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009d4e:	e698      	b.n	8009a82 <_strtod_l+0x72>
 8009d50:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009d52:	fb08 2101 	mla	r1, r8, r1, r2
 8009d56:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009d5a:	920e      	str	r2, [sp, #56]	@ 0x38
 8009d5c:	e7b5      	b.n	8009cca <_strtod_l+0x2ba>
 8009d5e:	2a6e      	cmp	r2, #110	@ 0x6e
 8009d60:	e7da      	b.n	8009d18 <_strtod_l+0x308>
 8009d62:	498c      	ldr	r1, [pc, #560]	@ (8009f94 <_strtod_l+0x584>)
 8009d64:	a819      	add	r0, sp, #100	@ 0x64
 8009d66:	f001 f9bf 	bl	800b0e8 <__match>
 8009d6a:	2800      	cmp	r0, #0
 8009d6c:	f43f aea4 	beq.w	8009ab8 <_strtod_l+0xa8>
 8009d70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d72:	4989      	ldr	r1, [pc, #548]	@ (8009f98 <_strtod_l+0x588>)
 8009d74:	3b01      	subs	r3, #1
 8009d76:	a819      	add	r0, sp, #100	@ 0x64
 8009d78:	9319      	str	r3, [sp, #100]	@ 0x64
 8009d7a:	f001 f9b5 	bl	800b0e8 <__match>
 8009d7e:	b910      	cbnz	r0, 8009d86 <_strtod_l+0x376>
 8009d80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d82:	3301      	adds	r3, #1
 8009d84:	9319      	str	r3, [sp, #100]	@ 0x64
 8009d86:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009fa8 <_strtod_l+0x598>
 8009d8a:	f04f 0a00 	mov.w	sl, #0
 8009d8e:	e678      	b.n	8009a82 <_strtod_l+0x72>
 8009d90:	4882      	ldr	r0, [pc, #520]	@ (8009f9c <_strtod_l+0x58c>)
 8009d92:	f000 fee5 	bl	800ab60 <nan>
 8009d96:	ec5b ab10 	vmov	sl, fp, d0
 8009d9a:	e672      	b.n	8009a82 <_strtod_l+0x72>
 8009d9c:	eba8 0309 	sub.w	r3, r8, r9
 8009da0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009da2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009da4:	2f00      	cmp	r7, #0
 8009da6:	bf08      	it	eq
 8009da8:	462f      	moveq	r7, r5
 8009daa:	2d10      	cmp	r5, #16
 8009dac:	462c      	mov	r4, r5
 8009dae:	bfa8      	it	ge
 8009db0:	2410      	movge	r4, #16
 8009db2:	f7f6 fba7 	bl	8000504 <__aeabi_ui2d>
 8009db6:	2d09      	cmp	r5, #9
 8009db8:	4682      	mov	sl, r0
 8009dba:	468b      	mov	fp, r1
 8009dbc:	dc13      	bgt.n	8009de6 <_strtod_l+0x3d6>
 8009dbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	f43f ae5e 	beq.w	8009a82 <_strtod_l+0x72>
 8009dc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dc8:	dd78      	ble.n	8009ebc <_strtod_l+0x4ac>
 8009dca:	2b16      	cmp	r3, #22
 8009dcc:	dc5f      	bgt.n	8009e8e <_strtod_l+0x47e>
 8009dce:	4974      	ldr	r1, [pc, #464]	@ (8009fa0 <_strtod_l+0x590>)
 8009dd0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009dd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009dd8:	4652      	mov	r2, sl
 8009dda:	465b      	mov	r3, fp
 8009ddc:	f7f6 fc0c 	bl	80005f8 <__aeabi_dmul>
 8009de0:	4682      	mov	sl, r0
 8009de2:	468b      	mov	fp, r1
 8009de4:	e64d      	b.n	8009a82 <_strtod_l+0x72>
 8009de6:	4b6e      	ldr	r3, [pc, #440]	@ (8009fa0 <_strtod_l+0x590>)
 8009de8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009dec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009df0:	f7f6 fc02 	bl	80005f8 <__aeabi_dmul>
 8009df4:	4682      	mov	sl, r0
 8009df6:	9808      	ldr	r0, [sp, #32]
 8009df8:	468b      	mov	fp, r1
 8009dfa:	f7f6 fb83 	bl	8000504 <__aeabi_ui2d>
 8009dfe:	4602      	mov	r2, r0
 8009e00:	460b      	mov	r3, r1
 8009e02:	4650      	mov	r0, sl
 8009e04:	4659      	mov	r1, fp
 8009e06:	f7f6 fa41 	bl	800028c <__adddf3>
 8009e0a:	2d0f      	cmp	r5, #15
 8009e0c:	4682      	mov	sl, r0
 8009e0e:	468b      	mov	fp, r1
 8009e10:	ddd5      	ble.n	8009dbe <_strtod_l+0x3ae>
 8009e12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e14:	1b2c      	subs	r4, r5, r4
 8009e16:	441c      	add	r4, r3
 8009e18:	2c00      	cmp	r4, #0
 8009e1a:	f340 8096 	ble.w	8009f4a <_strtod_l+0x53a>
 8009e1e:	f014 030f 	ands.w	r3, r4, #15
 8009e22:	d00a      	beq.n	8009e3a <_strtod_l+0x42a>
 8009e24:	495e      	ldr	r1, [pc, #376]	@ (8009fa0 <_strtod_l+0x590>)
 8009e26:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009e2a:	4652      	mov	r2, sl
 8009e2c:	465b      	mov	r3, fp
 8009e2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e32:	f7f6 fbe1 	bl	80005f8 <__aeabi_dmul>
 8009e36:	4682      	mov	sl, r0
 8009e38:	468b      	mov	fp, r1
 8009e3a:	f034 040f 	bics.w	r4, r4, #15
 8009e3e:	d073      	beq.n	8009f28 <_strtod_l+0x518>
 8009e40:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009e44:	dd48      	ble.n	8009ed8 <_strtod_l+0x4c8>
 8009e46:	2400      	movs	r4, #0
 8009e48:	46a0      	mov	r8, r4
 8009e4a:	940a      	str	r4, [sp, #40]	@ 0x28
 8009e4c:	46a1      	mov	r9, r4
 8009e4e:	9a05      	ldr	r2, [sp, #20]
 8009e50:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009fa8 <_strtod_l+0x598>
 8009e54:	2322      	movs	r3, #34	@ 0x22
 8009e56:	6013      	str	r3, [r2, #0]
 8009e58:	f04f 0a00 	mov.w	sl, #0
 8009e5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	f43f ae0f 	beq.w	8009a82 <_strtod_l+0x72>
 8009e64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e66:	9805      	ldr	r0, [sp, #20]
 8009e68:	f7ff f942 	bl	80090f0 <_Bfree>
 8009e6c:	9805      	ldr	r0, [sp, #20]
 8009e6e:	4649      	mov	r1, r9
 8009e70:	f7ff f93e 	bl	80090f0 <_Bfree>
 8009e74:	9805      	ldr	r0, [sp, #20]
 8009e76:	4641      	mov	r1, r8
 8009e78:	f7ff f93a 	bl	80090f0 <_Bfree>
 8009e7c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009e7e:	9805      	ldr	r0, [sp, #20]
 8009e80:	f7ff f936 	bl	80090f0 <_Bfree>
 8009e84:	9805      	ldr	r0, [sp, #20]
 8009e86:	4621      	mov	r1, r4
 8009e88:	f7ff f932 	bl	80090f0 <_Bfree>
 8009e8c:	e5f9      	b.n	8009a82 <_strtod_l+0x72>
 8009e8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e90:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009e94:	4293      	cmp	r3, r2
 8009e96:	dbbc      	blt.n	8009e12 <_strtod_l+0x402>
 8009e98:	4c41      	ldr	r4, [pc, #260]	@ (8009fa0 <_strtod_l+0x590>)
 8009e9a:	f1c5 050f 	rsb	r5, r5, #15
 8009e9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009ea2:	4652      	mov	r2, sl
 8009ea4:	465b      	mov	r3, fp
 8009ea6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009eaa:	f7f6 fba5 	bl	80005f8 <__aeabi_dmul>
 8009eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eb0:	1b5d      	subs	r5, r3, r5
 8009eb2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009eb6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009eba:	e78f      	b.n	8009ddc <_strtod_l+0x3cc>
 8009ebc:	3316      	adds	r3, #22
 8009ebe:	dba8      	blt.n	8009e12 <_strtod_l+0x402>
 8009ec0:	4b37      	ldr	r3, [pc, #220]	@ (8009fa0 <_strtod_l+0x590>)
 8009ec2:	eba9 0808 	sub.w	r8, r9, r8
 8009ec6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009eca:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009ece:	4650      	mov	r0, sl
 8009ed0:	4659      	mov	r1, fp
 8009ed2:	f7f6 fcbb 	bl	800084c <__aeabi_ddiv>
 8009ed6:	e783      	b.n	8009de0 <_strtod_l+0x3d0>
 8009ed8:	4b32      	ldr	r3, [pc, #200]	@ (8009fa4 <_strtod_l+0x594>)
 8009eda:	9308      	str	r3, [sp, #32]
 8009edc:	2300      	movs	r3, #0
 8009ede:	1124      	asrs	r4, r4, #4
 8009ee0:	4650      	mov	r0, sl
 8009ee2:	4659      	mov	r1, fp
 8009ee4:	461e      	mov	r6, r3
 8009ee6:	2c01      	cmp	r4, #1
 8009ee8:	dc21      	bgt.n	8009f2e <_strtod_l+0x51e>
 8009eea:	b10b      	cbz	r3, 8009ef0 <_strtod_l+0x4e0>
 8009eec:	4682      	mov	sl, r0
 8009eee:	468b      	mov	fp, r1
 8009ef0:	492c      	ldr	r1, [pc, #176]	@ (8009fa4 <_strtod_l+0x594>)
 8009ef2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009ef6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009efa:	4652      	mov	r2, sl
 8009efc:	465b      	mov	r3, fp
 8009efe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f02:	f7f6 fb79 	bl	80005f8 <__aeabi_dmul>
 8009f06:	4b28      	ldr	r3, [pc, #160]	@ (8009fa8 <_strtod_l+0x598>)
 8009f08:	460a      	mov	r2, r1
 8009f0a:	400b      	ands	r3, r1
 8009f0c:	4927      	ldr	r1, [pc, #156]	@ (8009fac <_strtod_l+0x59c>)
 8009f0e:	428b      	cmp	r3, r1
 8009f10:	4682      	mov	sl, r0
 8009f12:	d898      	bhi.n	8009e46 <_strtod_l+0x436>
 8009f14:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009f18:	428b      	cmp	r3, r1
 8009f1a:	bf86      	itte	hi
 8009f1c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009fb0 <_strtod_l+0x5a0>
 8009f20:	f04f 3aff 	movhi.w	sl, #4294967295
 8009f24:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009f28:	2300      	movs	r3, #0
 8009f2a:	9308      	str	r3, [sp, #32]
 8009f2c:	e07a      	b.n	800a024 <_strtod_l+0x614>
 8009f2e:	07e2      	lsls	r2, r4, #31
 8009f30:	d505      	bpl.n	8009f3e <_strtod_l+0x52e>
 8009f32:	9b08      	ldr	r3, [sp, #32]
 8009f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f38:	f7f6 fb5e 	bl	80005f8 <__aeabi_dmul>
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	9a08      	ldr	r2, [sp, #32]
 8009f40:	3208      	adds	r2, #8
 8009f42:	3601      	adds	r6, #1
 8009f44:	1064      	asrs	r4, r4, #1
 8009f46:	9208      	str	r2, [sp, #32]
 8009f48:	e7cd      	b.n	8009ee6 <_strtod_l+0x4d6>
 8009f4a:	d0ed      	beq.n	8009f28 <_strtod_l+0x518>
 8009f4c:	4264      	negs	r4, r4
 8009f4e:	f014 020f 	ands.w	r2, r4, #15
 8009f52:	d00a      	beq.n	8009f6a <_strtod_l+0x55a>
 8009f54:	4b12      	ldr	r3, [pc, #72]	@ (8009fa0 <_strtod_l+0x590>)
 8009f56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f5a:	4650      	mov	r0, sl
 8009f5c:	4659      	mov	r1, fp
 8009f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f62:	f7f6 fc73 	bl	800084c <__aeabi_ddiv>
 8009f66:	4682      	mov	sl, r0
 8009f68:	468b      	mov	fp, r1
 8009f6a:	1124      	asrs	r4, r4, #4
 8009f6c:	d0dc      	beq.n	8009f28 <_strtod_l+0x518>
 8009f6e:	2c1f      	cmp	r4, #31
 8009f70:	dd20      	ble.n	8009fb4 <_strtod_l+0x5a4>
 8009f72:	2400      	movs	r4, #0
 8009f74:	46a0      	mov	r8, r4
 8009f76:	940a      	str	r4, [sp, #40]	@ 0x28
 8009f78:	46a1      	mov	r9, r4
 8009f7a:	9a05      	ldr	r2, [sp, #20]
 8009f7c:	2322      	movs	r3, #34	@ 0x22
 8009f7e:	f04f 0a00 	mov.w	sl, #0
 8009f82:	f04f 0b00 	mov.w	fp, #0
 8009f86:	6013      	str	r3, [r2, #0]
 8009f88:	e768      	b.n	8009e5c <_strtod_l+0x44c>
 8009f8a:	bf00      	nop
 8009f8c:	0800b9c1 	.word	0x0800b9c1
 8009f90:	0800bbd4 	.word	0x0800bbd4
 8009f94:	0800b9b9 	.word	0x0800b9b9
 8009f98:	0800b9f0 	.word	0x0800b9f0
 8009f9c:	0800bd7d 	.word	0x0800bd7d
 8009fa0:	0800bb08 	.word	0x0800bb08
 8009fa4:	0800bae0 	.word	0x0800bae0
 8009fa8:	7ff00000 	.word	0x7ff00000
 8009fac:	7ca00000 	.word	0x7ca00000
 8009fb0:	7fefffff 	.word	0x7fefffff
 8009fb4:	f014 0310 	ands.w	r3, r4, #16
 8009fb8:	bf18      	it	ne
 8009fba:	236a      	movne	r3, #106	@ 0x6a
 8009fbc:	4ea9      	ldr	r6, [pc, #676]	@ (800a264 <_strtod_l+0x854>)
 8009fbe:	9308      	str	r3, [sp, #32]
 8009fc0:	4650      	mov	r0, sl
 8009fc2:	4659      	mov	r1, fp
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	07e2      	lsls	r2, r4, #31
 8009fc8:	d504      	bpl.n	8009fd4 <_strtod_l+0x5c4>
 8009fca:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009fce:	f7f6 fb13 	bl	80005f8 <__aeabi_dmul>
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	1064      	asrs	r4, r4, #1
 8009fd6:	f106 0608 	add.w	r6, r6, #8
 8009fda:	d1f4      	bne.n	8009fc6 <_strtod_l+0x5b6>
 8009fdc:	b10b      	cbz	r3, 8009fe2 <_strtod_l+0x5d2>
 8009fde:	4682      	mov	sl, r0
 8009fe0:	468b      	mov	fp, r1
 8009fe2:	9b08      	ldr	r3, [sp, #32]
 8009fe4:	b1b3      	cbz	r3, 800a014 <_strtod_l+0x604>
 8009fe6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009fea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	4659      	mov	r1, fp
 8009ff2:	dd0f      	ble.n	800a014 <_strtod_l+0x604>
 8009ff4:	2b1f      	cmp	r3, #31
 8009ff6:	dd55      	ble.n	800a0a4 <_strtod_l+0x694>
 8009ff8:	2b34      	cmp	r3, #52	@ 0x34
 8009ffa:	bfde      	ittt	le
 8009ffc:	f04f 33ff 	movle.w	r3, #4294967295
 800a000:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a004:	4093      	lslle	r3, r2
 800a006:	f04f 0a00 	mov.w	sl, #0
 800a00a:	bfcc      	ite	gt
 800a00c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a010:	ea03 0b01 	andle.w	fp, r3, r1
 800a014:	2200      	movs	r2, #0
 800a016:	2300      	movs	r3, #0
 800a018:	4650      	mov	r0, sl
 800a01a:	4659      	mov	r1, fp
 800a01c:	f7f6 fd54 	bl	8000ac8 <__aeabi_dcmpeq>
 800a020:	2800      	cmp	r0, #0
 800a022:	d1a6      	bne.n	8009f72 <_strtod_l+0x562>
 800a024:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a026:	9300      	str	r3, [sp, #0]
 800a028:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a02a:	9805      	ldr	r0, [sp, #20]
 800a02c:	462b      	mov	r3, r5
 800a02e:	463a      	mov	r2, r7
 800a030:	f7ff f8c6 	bl	80091c0 <__s2b>
 800a034:	900a      	str	r0, [sp, #40]	@ 0x28
 800a036:	2800      	cmp	r0, #0
 800a038:	f43f af05 	beq.w	8009e46 <_strtod_l+0x436>
 800a03c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a03e:	2a00      	cmp	r2, #0
 800a040:	eba9 0308 	sub.w	r3, r9, r8
 800a044:	bfa8      	it	ge
 800a046:	2300      	movge	r3, #0
 800a048:	9312      	str	r3, [sp, #72]	@ 0x48
 800a04a:	2400      	movs	r4, #0
 800a04c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a050:	9316      	str	r3, [sp, #88]	@ 0x58
 800a052:	46a0      	mov	r8, r4
 800a054:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a056:	9805      	ldr	r0, [sp, #20]
 800a058:	6859      	ldr	r1, [r3, #4]
 800a05a:	f7ff f809 	bl	8009070 <_Balloc>
 800a05e:	4681      	mov	r9, r0
 800a060:	2800      	cmp	r0, #0
 800a062:	f43f aef4 	beq.w	8009e4e <_strtod_l+0x43e>
 800a066:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a068:	691a      	ldr	r2, [r3, #16]
 800a06a:	3202      	adds	r2, #2
 800a06c:	f103 010c 	add.w	r1, r3, #12
 800a070:	0092      	lsls	r2, r2, #2
 800a072:	300c      	adds	r0, #12
 800a074:	f7fe f89b 	bl	80081ae <memcpy>
 800a078:	ec4b ab10 	vmov	d0, sl, fp
 800a07c:	9805      	ldr	r0, [sp, #20]
 800a07e:	aa1c      	add	r2, sp, #112	@ 0x70
 800a080:	a91b      	add	r1, sp, #108	@ 0x6c
 800a082:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a086:	f7ff fbd7 	bl	8009838 <__d2b>
 800a08a:	901a      	str	r0, [sp, #104]	@ 0x68
 800a08c:	2800      	cmp	r0, #0
 800a08e:	f43f aede 	beq.w	8009e4e <_strtod_l+0x43e>
 800a092:	9805      	ldr	r0, [sp, #20]
 800a094:	2101      	movs	r1, #1
 800a096:	f7ff f929 	bl	80092ec <__i2b>
 800a09a:	4680      	mov	r8, r0
 800a09c:	b948      	cbnz	r0, 800a0b2 <_strtod_l+0x6a2>
 800a09e:	f04f 0800 	mov.w	r8, #0
 800a0a2:	e6d4      	b.n	8009e4e <_strtod_l+0x43e>
 800a0a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a0a8:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ac:	ea03 0a0a 	and.w	sl, r3, sl
 800a0b0:	e7b0      	b.n	800a014 <_strtod_l+0x604>
 800a0b2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a0b4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a0b6:	2d00      	cmp	r5, #0
 800a0b8:	bfab      	itete	ge
 800a0ba:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a0bc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a0be:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a0c0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a0c2:	bfac      	ite	ge
 800a0c4:	18ef      	addge	r7, r5, r3
 800a0c6:	1b5e      	sublt	r6, r3, r5
 800a0c8:	9b08      	ldr	r3, [sp, #32]
 800a0ca:	1aed      	subs	r5, r5, r3
 800a0cc:	4415      	add	r5, r2
 800a0ce:	4b66      	ldr	r3, [pc, #408]	@ (800a268 <_strtod_l+0x858>)
 800a0d0:	3d01      	subs	r5, #1
 800a0d2:	429d      	cmp	r5, r3
 800a0d4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a0d8:	da50      	bge.n	800a17c <_strtod_l+0x76c>
 800a0da:	1b5b      	subs	r3, r3, r5
 800a0dc:	2b1f      	cmp	r3, #31
 800a0de:	eba2 0203 	sub.w	r2, r2, r3
 800a0e2:	f04f 0101 	mov.w	r1, #1
 800a0e6:	dc3d      	bgt.n	800a164 <_strtod_l+0x754>
 800a0e8:	fa01 f303 	lsl.w	r3, r1, r3
 800a0ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800a0f2:	18bd      	adds	r5, r7, r2
 800a0f4:	9b08      	ldr	r3, [sp, #32]
 800a0f6:	42af      	cmp	r7, r5
 800a0f8:	4416      	add	r6, r2
 800a0fa:	441e      	add	r6, r3
 800a0fc:	463b      	mov	r3, r7
 800a0fe:	bfa8      	it	ge
 800a100:	462b      	movge	r3, r5
 800a102:	42b3      	cmp	r3, r6
 800a104:	bfa8      	it	ge
 800a106:	4633      	movge	r3, r6
 800a108:	2b00      	cmp	r3, #0
 800a10a:	bfc2      	ittt	gt
 800a10c:	1aed      	subgt	r5, r5, r3
 800a10e:	1af6      	subgt	r6, r6, r3
 800a110:	1aff      	subgt	r7, r7, r3
 800a112:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a114:	2b00      	cmp	r3, #0
 800a116:	dd16      	ble.n	800a146 <_strtod_l+0x736>
 800a118:	4641      	mov	r1, r8
 800a11a:	9805      	ldr	r0, [sp, #20]
 800a11c:	461a      	mov	r2, r3
 800a11e:	f7ff f9a5 	bl	800946c <__pow5mult>
 800a122:	4680      	mov	r8, r0
 800a124:	2800      	cmp	r0, #0
 800a126:	d0ba      	beq.n	800a09e <_strtod_l+0x68e>
 800a128:	4601      	mov	r1, r0
 800a12a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a12c:	9805      	ldr	r0, [sp, #20]
 800a12e:	f7ff f8f3 	bl	8009318 <__multiply>
 800a132:	900e      	str	r0, [sp, #56]	@ 0x38
 800a134:	2800      	cmp	r0, #0
 800a136:	f43f ae8a 	beq.w	8009e4e <_strtod_l+0x43e>
 800a13a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a13c:	9805      	ldr	r0, [sp, #20]
 800a13e:	f7fe ffd7 	bl	80090f0 <_Bfree>
 800a142:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a144:	931a      	str	r3, [sp, #104]	@ 0x68
 800a146:	2d00      	cmp	r5, #0
 800a148:	dc1d      	bgt.n	800a186 <_strtod_l+0x776>
 800a14a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	dd23      	ble.n	800a198 <_strtod_l+0x788>
 800a150:	4649      	mov	r1, r9
 800a152:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a154:	9805      	ldr	r0, [sp, #20]
 800a156:	f7ff f989 	bl	800946c <__pow5mult>
 800a15a:	4681      	mov	r9, r0
 800a15c:	b9e0      	cbnz	r0, 800a198 <_strtod_l+0x788>
 800a15e:	f04f 0900 	mov.w	r9, #0
 800a162:	e674      	b.n	8009e4e <_strtod_l+0x43e>
 800a164:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a168:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a16c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a170:	35e2      	adds	r5, #226	@ 0xe2
 800a172:	fa01 f305 	lsl.w	r3, r1, r5
 800a176:	9310      	str	r3, [sp, #64]	@ 0x40
 800a178:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a17a:	e7ba      	b.n	800a0f2 <_strtod_l+0x6e2>
 800a17c:	2300      	movs	r3, #0
 800a17e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a180:	2301      	movs	r3, #1
 800a182:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a184:	e7b5      	b.n	800a0f2 <_strtod_l+0x6e2>
 800a186:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a188:	9805      	ldr	r0, [sp, #20]
 800a18a:	462a      	mov	r2, r5
 800a18c:	f7ff f9c8 	bl	8009520 <__lshift>
 800a190:	901a      	str	r0, [sp, #104]	@ 0x68
 800a192:	2800      	cmp	r0, #0
 800a194:	d1d9      	bne.n	800a14a <_strtod_l+0x73a>
 800a196:	e65a      	b.n	8009e4e <_strtod_l+0x43e>
 800a198:	2e00      	cmp	r6, #0
 800a19a:	dd07      	ble.n	800a1ac <_strtod_l+0x79c>
 800a19c:	4649      	mov	r1, r9
 800a19e:	9805      	ldr	r0, [sp, #20]
 800a1a0:	4632      	mov	r2, r6
 800a1a2:	f7ff f9bd 	bl	8009520 <__lshift>
 800a1a6:	4681      	mov	r9, r0
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	d0d8      	beq.n	800a15e <_strtod_l+0x74e>
 800a1ac:	2f00      	cmp	r7, #0
 800a1ae:	dd08      	ble.n	800a1c2 <_strtod_l+0x7b2>
 800a1b0:	4641      	mov	r1, r8
 800a1b2:	9805      	ldr	r0, [sp, #20]
 800a1b4:	463a      	mov	r2, r7
 800a1b6:	f7ff f9b3 	bl	8009520 <__lshift>
 800a1ba:	4680      	mov	r8, r0
 800a1bc:	2800      	cmp	r0, #0
 800a1be:	f43f ae46 	beq.w	8009e4e <_strtod_l+0x43e>
 800a1c2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a1c4:	9805      	ldr	r0, [sp, #20]
 800a1c6:	464a      	mov	r2, r9
 800a1c8:	f7ff fa32 	bl	8009630 <__mdiff>
 800a1cc:	4604      	mov	r4, r0
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	f43f ae3d 	beq.w	8009e4e <_strtod_l+0x43e>
 800a1d4:	68c3      	ldr	r3, [r0, #12]
 800a1d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a1d8:	2300      	movs	r3, #0
 800a1da:	60c3      	str	r3, [r0, #12]
 800a1dc:	4641      	mov	r1, r8
 800a1de:	f7ff fa0b 	bl	80095f8 <__mcmp>
 800a1e2:	2800      	cmp	r0, #0
 800a1e4:	da46      	bge.n	800a274 <_strtod_l+0x864>
 800a1e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1e8:	ea53 030a 	orrs.w	r3, r3, sl
 800a1ec:	d16c      	bne.n	800a2c8 <_strtod_l+0x8b8>
 800a1ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d168      	bne.n	800a2c8 <_strtod_l+0x8b8>
 800a1f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a1fa:	0d1b      	lsrs	r3, r3, #20
 800a1fc:	051b      	lsls	r3, r3, #20
 800a1fe:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a202:	d961      	bls.n	800a2c8 <_strtod_l+0x8b8>
 800a204:	6963      	ldr	r3, [r4, #20]
 800a206:	b913      	cbnz	r3, 800a20e <_strtod_l+0x7fe>
 800a208:	6923      	ldr	r3, [r4, #16]
 800a20a:	2b01      	cmp	r3, #1
 800a20c:	dd5c      	ble.n	800a2c8 <_strtod_l+0x8b8>
 800a20e:	4621      	mov	r1, r4
 800a210:	2201      	movs	r2, #1
 800a212:	9805      	ldr	r0, [sp, #20]
 800a214:	f7ff f984 	bl	8009520 <__lshift>
 800a218:	4641      	mov	r1, r8
 800a21a:	4604      	mov	r4, r0
 800a21c:	f7ff f9ec 	bl	80095f8 <__mcmp>
 800a220:	2800      	cmp	r0, #0
 800a222:	dd51      	ble.n	800a2c8 <_strtod_l+0x8b8>
 800a224:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a228:	9a08      	ldr	r2, [sp, #32]
 800a22a:	0d1b      	lsrs	r3, r3, #20
 800a22c:	051b      	lsls	r3, r3, #20
 800a22e:	2a00      	cmp	r2, #0
 800a230:	d06b      	beq.n	800a30a <_strtod_l+0x8fa>
 800a232:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a236:	d868      	bhi.n	800a30a <_strtod_l+0x8fa>
 800a238:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a23c:	f67f ae9d 	bls.w	8009f7a <_strtod_l+0x56a>
 800a240:	4b0a      	ldr	r3, [pc, #40]	@ (800a26c <_strtod_l+0x85c>)
 800a242:	4650      	mov	r0, sl
 800a244:	4659      	mov	r1, fp
 800a246:	2200      	movs	r2, #0
 800a248:	f7f6 f9d6 	bl	80005f8 <__aeabi_dmul>
 800a24c:	4b08      	ldr	r3, [pc, #32]	@ (800a270 <_strtod_l+0x860>)
 800a24e:	400b      	ands	r3, r1
 800a250:	4682      	mov	sl, r0
 800a252:	468b      	mov	fp, r1
 800a254:	2b00      	cmp	r3, #0
 800a256:	f47f ae05 	bne.w	8009e64 <_strtod_l+0x454>
 800a25a:	9a05      	ldr	r2, [sp, #20]
 800a25c:	2322      	movs	r3, #34	@ 0x22
 800a25e:	6013      	str	r3, [r2, #0]
 800a260:	e600      	b.n	8009e64 <_strtod_l+0x454>
 800a262:	bf00      	nop
 800a264:	0800bc00 	.word	0x0800bc00
 800a268:	fffffc02 	.word	0xfffffc02
 800a26c:	39500000 	.word	0x39500000
 800a270:	7ff00000 	.word	0x7ff00000
 800a274:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a278:	d165      	bne.n	800a346 <_strtod_l+0x936>
 800a27a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a27c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a280:	b35a      	cbz	r2, 800a2da <_strtod_l+0x8ca>
 800a282:	4a9f      	ldr	r2, [pc, #636]	@ (800a500 <_strtod_l+0xaf0>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d12b      	bne.n	800a2e0 <_strtod_l+0x8d0>
 800a288:	9b08      	ldr	r3, [sp, #32]
 800a28a:	4651      	mov	r1, sl
 800a28c:	b303      	cbz	r3, 800a2d0 <_strtod_l+0x8c0>
 800a28e:	4b9d      	ldr	r3, [pc, #628]	@ (800a504 <_strtod_l+0xaf4>)
 800a290:	465a      	mov	r2, fp
 800a292:	4013      	ands	r3, r2
 800a294:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a298:	f04f 32ff 	mov.w	r2, #4294967295
 800a29c:	d81b      	bhi.n	800a2d6 <_strtod_l+0x8c6>
 800a29e:	0d1b      	lsrs	r3, r3, #20
 800a2a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a2a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a2a8:	4299      	cmp	r1, r3
 800a2aa:	d119      	bne.n	800a2e0 <_strtod_l+0x8d0>
 800a2ac:	4b96      	ldr	r3, [pc, #600]	@ (800a508 <_strtod_l+0xaf8>)
 800a2ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d102      	bne.n	800a2ba <_strtod_l+0x8aa>
 800a2b4:	3101      	adds	r1, #1
 800a2b6:	f43f adca 	beq.w	8009e4e <_strtod_l+0x43e>
 800a2ba:	4b92      	ldr	r3, [pc, #584]	@ (800a504 <_strtod_l+0xaf4>)
 800a2bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a2be:	401a      	ands	r2, r3
 800a2c0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a2c4:	f04f 0a00 	mov.w	sl, #0
 800a2c8:	9b08      	ldr	r3, [sp, #32]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d1b8      	bne.n	800a240 <_strtod_l+0x830>
 800a2ce:	e5c9      	b.n	8009e64 <_strtod_l+0x454>
 800a2d0:	f04f 33ff 	mov.w	r3, #4294967295
 800a2d4:	e7e8      	b.n	800a2a8 <_strtod_l+0x898>
 800a2d6:	4613      	mov	r3, r2
 800a2d8:	e7e6      	b.n	800a2a8 <_strtod_l+0x898>
 800a2da:	ea53 030a 	orrs.w	r3, r3, sl
 800a2de:	d0a1      	beq.n	800a224 <_strtod_l+0x814>
 800a2e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a2e2:	b1db      	cbz	r3, 800a31c <_strtod_l+0x90c>
 800a2e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a2e6:	4213      	tst	r3, r2
 800a2e8:	d0ee      	beq.n	800a2c8 <_strtod_l+0x8b8>
 800a2ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2ec:	9a08      	ldr	r2, [sp, #32]
 800a2ee:	4650      	mov	r0, sl
 800a2f0:	4659      	mov	r1, fp
 800a2f2:	b1bb      	cbz	r3, 800a324 <_strtod_l+0x914>
 800a2f4:	f7ff fb6e 	bl	80099d4 <sulp>
 800a2f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a2fc:	ec53 2b10 	vmov	r2, r3, d0
 800a300:	f7f5 ffc4 	bl	800028c <__adddf3>
 800a304:	4682      	mov	sl, r0
 800a306:	468b      	mov	fp, r1
 800a308:	e7de      	b.n	800a2c8 <_strtod_l+0x8b8>
 800a30a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a30e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a312:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a316:	f04f 3aff 	mov.w	sl, #4294967295
 800a31a:	e7d5      	b.n	800a2c8 <_strtod_l+0x8b8>
 800a31c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a31e:	ea13 0f0a 	tst.w	r3, sl
 800a322:	e7e1      	b.n	800a2e8 <_strtod_l+0x8d8>
 800a324:	f7ff fb56 	bl	80099d4 <sulp>
 800a328:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a32c:	ec53 2b10 	vmov	r2, r3, d0
 800a330:	f7f5 ffaa 	bl	8000288 <__aeabi_dsub>
 800a334:	2200      	movs	r2, #0
 800a336:	2300      	movs	r3, #0
 800a338:	4682      	mov	sl, r0
 800a33a:	468b      	mov	fp, r1
 800a33c:	f7f6 fbc4 	bl	8000ac8 <__aeabi_dcmpeq>
 800a340:	2800      	cmp	r0, #0
 800a342:	d0c1      	beq.n	800a2c8 <_strtod_l+0x8b8>
 800a344:	e619      	b.n	8009f7a <_strtod_l+0x56a>
 800a346:	4641      	mov	r1, r8
 800a348:	4620      	mov	r0, r4
 800a34a:	f7ff facd 	bl	80098e8 <__ratio>
 800a34e:	ec57 6b10 	vmov	r6, r7, d0
 800a352:	2200      	movs	r2, #0
 800a354:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a358:	4630      	mov	r0, r6
 800a35a:	4639      	mov	r1, r7
 800a35c:	f7f6 fbc8 	bl	8000af0 <__aeabi_dcmple>
 800a360:	2800      	cmp	r0, #0
 800a362:	d06f      	beq.n	800a444 <_strtod_l+0xa34>
 800a364:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a366:	2b00      	cmp	r3, #0
 800a368:	d17a      	bne.n	800a460 <_strtod_l+0xa50>
 800a36a:	f1ba 0f00 	cmp.w	sl, #0
 800a36e:	d158      	bne.n	800a422 <_strtod_l+0xa12>
 800a370:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a372:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a376:	2b00      	cmp	r3, #0
 800a378:	d15a      	bne.n	800a430 <_strtod_l+0xa20>
 800a37a:	4b64      	ldr	r3, [pc, #400]	@ (800a50c <_strtod_l+0xafc>)
 800a37c:	2200      	movs	r2, #0
 800a37e:	4630      	mov	r0, r6
 800a380:	4639      	mov	r1, r7
 800a382:	f7f6 fbab 	bl	8000adc <__aeabi_dcmplt>
 800a386:	2800      	cmp	r0, #0
 800a388:	d159      	bne.n	800a43e <_strtod_l+0xa2e>
 800a38a:	4630      	mov	r0, r6
 800a38c:	4639      	mov	r1, r7
 800a38e:	4b60      	ldr	r3, [pc, #384]	@ (800a510 <_strtod_l+0xb00>)
 800a390:	2200      	movs	r2, #0
 800a392:	f7f6 f931 	bl	80005f8 <__aeabi_dmul>
 800a396:	4606      	mov	r6, r0
 800a398:	460f      	mov	r7, r1
 800a39a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a39e:	9606      	str	r6, [sp, #24]
 800a3a0:	9307      	str	r3, [sp, #28]
 800a3a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a3a6:	4d57      	ldr	r5, [pc, #348]	@ (800a504 <_strtod_l+0xaf4>)
 800a3a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a3ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3ae:	401d      	ands	r5, r3
 800a3b0:	4b58      	ldr	r3, [pc, #352]	@ (800a514 <_strtod_l+0xb04>)
 800a3b2:	429d      	cmp	r5, r3
 800a3b4:	f040 80b2 	bne.w	800a51c <_strtod_l+0xb0c>
 800a3b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a3be:	ec4b ab10 	vmov	d0, sl, fp
 800a3c2:	f7ff f9c9 	bl	8009758 <__ulp>
 800a3c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a3ca:	ec51 0b10 	vmov	r0, r1, d0
 800a3ce:	f7f6 f913 	bl	80005f8 <__aeabi_dmul>
 800a3d2:	4652      	mov	r2, sl
 800a3d4:	465b      	mov	r3, fp
 800a3d6:	f7f5 ff59 	bl	800028c <__adddf3>
 800a3da:	460b      	mov	r3, r1
 800a3dc:	4949      	ldr	r1, [pc, #292]	@ (800a504 <_strtod_l+0xaf4>)
 800a3de:	4a4e      	ldr	r2, [pc, #312]	@ (800a518 <_strtod_l+0xb08>)
 800a3e0:	4019      	ands	r1, r3
 800a3e2:	4291      	cmp	r1, r2
 800a3e4:	4682      	mov	sl, r0
 800a3e6:	d942      	bls.n	800a46e <_strtod_l+0xa5e>
 800a3e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a3ea:	4b47      	ldr	r3, [pc, #284]	@ (800a508 <_strtod_l+0xaf8>)
 800a3ec:	429a      	cmp	r2, r3
 800a3ee:	d103      	bne.n	800a3f8 <_strtod_l+0x9e8>
 800a3f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3f2:	3301      	adds	r3, #1
 800a3f4:	f43f ad2b 	beq.w	8009e4e <_strtod_l+0x43e>
 800a3f8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a508 <_strtod_l+0xaf8>
 800a3fc:	f04f 3aff 	mov.w	sl, #4294967295
 800a400:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a402:	9805      	ldr	r0, [sp, #20]
 800a404:	f7fe fe74 	bl	80090f0 <_Bfree>
 800a408:	9805      	ldr	r0, [sp, #20]
 800a40a:	4649      	mov	r1, r9
 800a40c:	f7fe fe70 	bl	80090f0 <_Bfree>
 800a410:	9805      	ldr	r0, [sp, #20]
 800a412:	4641      	mov	r1, r8
 800a414:	f7fe fe6c 	bl	80090f0 <_Bfree>
 800a418:	9805      	ldr	r0, [sp, #20]
 800a41a:	4621      	mov	r1, r4
 800a41c:	f7fe fe68 	bl	80090f0 <_Bfree>
 800a420:	e618      	b.n	800a054 <_strtod_l+0x644>
 800a422:	f1ba 0f01 	cmp.w	sl, #1
 800a426:	d103      	bne.n	800a430 <_strtod_l+0xa20>
 800a428:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	f43f ada5 	beq.w	8009f7a <_strtod_l+0x56a>
 800a430:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a4e0 <_strtod_l+0xad0>
 800a434:	4f35      	ldr	r7, [pc, #212]	@ (800a50c <_strtod_l+0xafc>)
 800a436:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a43a:	2600      	movs	r6, #0
 800a43c:	e7b1      	b.n	800a3a2 <_strtod_l+0x992>
 800a43e:	4f34      	ldr	r7, [pc, #208]	@ (800a510 <_strtod_l+0xb00>)
 800a440:	2600      	movs	r6, #0
 800a442:	e7aa      	b.n	800a39a <_strtod_l+0x98a>
 800a444:	4b32      	ldr	r3, [pc, #200]	@ (800a510 <_strtod_l+0xb00>)
 800a446:	4630      	mov	r0, r6
 800a448:	4639      	mov	r1, r7
 800a44a:	2200      	movs	r2, #0
 800a44c:	f7f6 f8d4 	bl	80005f8 <__aeabi_dmul>
 800a450:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a452:	4606      	mov	r6, r0
 800a454:	460f      	mov	r7, r1
 800a456:	2b00      	cmp	r3, #0
 800a458:	d09f      	beq.n	800a39a <_strtod_l+0x98a>
 800a45a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a45e:	e7a0      	b.n	800a3a2 <_strtod_l+0x992>
 800a460:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a4e8 <_strtod_l+0xad8>
 800a464:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a468:	ec57 6b17 	vmov	r6, r7, d7
 800a46c:	e799      	b.n	800a3a2 <_strtod_l+0x992>
 800a46e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a472:	9b08      	ldr	r3, [sp, #32]
 800a474:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d1c1      	bne.n	800a400 <_strtod_l+0x9f0>
 800a47c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a480:	0d1b      	lsrs	r3, r3, #20
 800a482:	051b      	lsls	r3, r3, #20
 800a484:	429d      	cmp	r5, r3
 800a486:	d1bb      	bne.n	800a400 <_strtod_l+0x9f0>
 800a488:	4630      	mov	r0, r6
 800a48a:	4639      	mov	r1, r7
 800a48c:	f7f6 fc14 	bl	8000cb8 <__aeabi_d2lz>
 800a490:	f7f6 f884 	bl	800059c <__aeabi_l2d>
 800a494:	4602      	mov	r2, r0
 800a496:	460b      	mov	r3, r1
 800a498:	4630      	mov	r0, r6
 800a49a:	4639      	mov	r1, r7
 800a49c:	f7f5 fef4 	bl	8000288 <__aeabi_dsub>
 800a4a0:	460b      	mov	r3, r1
 800a4a2:	4602      	mov	r2, r0
 800a4a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a4a8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a4ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a4ae:	ea46 060a 	orr.w	r6, r6, sl
 800a4b2:	431e      	orrs	r6, r3
 800a4b4:	d06f      	beq.n	800a596 <_strtod_l+0xb86>
 800a4b6:	a30e      	add	r3, pc, #56	@ (adr r3, 800a4f0 <_strtod_l+0xae0>)
 800a4b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4bc:	f7f6 fb0e 	bl	8000adc <__aeabi_dcmplt>
 800a4c0:	2800      	cmp	r0, #0
 800a4c2:	f47f accf 	bne.w	8009e64 <_strtod_l+0x454>
 800a4c6:	a30c      	add	r3, pc, #48	@ (adr r3, 800a4f8 <_strtod_l+0xae8>)
 800a4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a4d0:	f7f6 fb22 	bl	8000b18 <__aeabi_dcmpgt>
 800a4d4:	2800      	cmp	r0, #0
 800a4d6:	d093      	beq.n	800a400 <_strtod_l+0x9f0>
 800a4d8:	e4c4      	b.n	8009e64 <_strtod_l+0x454>
 800a4da:	bf00      	nop
 800a4dc:	f3af 8000 	nop.w
 800a4e0:	00000000 	.word	0x00000000
 800a4e4:	bff00000 	.word	0xbff00000
 800a4e8:	00000000 	.word	0x00000000
 800a4ec:	3ff00000 	.word	0x3ff00000
 800a4f0:	94a03595 	.word	0x94a03595
 800a4f4:	3fdfffff 	.word	0x3fdfffff
 800a4f8:	35afe535 	.word	0x35afe535
 800a4fc:	3fe00000 	.word	0x3fe00000
 800a500:	000fffff 	.word	0x000fffff
 800a504:	7ff00000 	.word	0x7ff00000
 800a508:	7fefffff 	.word	0x7fefffff
 800a50c:	3ff00000 	.word	0x3ff00000
 800a510:	3fe00000 	.word	0x3fe00000
 800a514:	7fe00000 	.word	0x7fe00000
 800a518:	7c9fffff 	.word	0x7c9fffff
 800a51c:	9b08      	ldr	r3, [sp, #32]
 800a51e:	b323      	cbz	r3, 800a56a <_strtod_l+0xb5a>
 800a520:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a524:	d821      	bhi.n	800a56a <_strtod_l+0xb5a>
 800a526:	a328      	add	r3, pc, #160	@ (adr r3, 800a5c8 <_strtod_l+0xbb8>)
 800a528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a52c:	4630      	mov	r0, r6
 800a52e:	4639      	mov	r1, r7
 800a530:	f7f6 fade 	bl	8000af0 <__aeabi_dcmple>
 800a534:	b1a0      	cbz	r0, 800a560 <_strtod_l+0xb50>
 800a536:	4639      	mov	r1, r7
 800a538:	4630      	mov	r0, r6
 800a53a:	f7f6 fb35 	bl	8000ba8 <__aeabi_d2uiz>
 800a53e:	2801      	cmp	r0, #1
 800a540:	bf38      	it	cc
 800a542:	2001      	movcc	r0, #1
 800a544:	f7f5 ffde 	bl	8000504 <__aeabi_ui2d>
 800a548:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a54a:	4606      	mov	r6, r0
 800a54c:	460f      	mov	r7, r1
 800a54e:	b9fb      	cbnz	r3, 800a590 <_strtod_l+0xb80>
 800a550:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a554:	9014      	str	r0, [sp, #80]	@ 0x50
 800a556:	9315      	str	r3, [sp, #84]	@ 0x54
 800a558:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a55c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a560:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a562:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a566:	1b5b      	subs	r3, r3, r5
 800a568:	9311      	str	r3, [sp, #68]	@ 0x44
 800a56a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a56e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a572:	f7ff f8f1 	bl	8009758 <__ulp>
 800a576:	4650      	mov	r0, sl
 800a578:	ec53 2b10 	vmov	r2, r3, d0
 800a57c:	4659      	mov	r1, fp
 800a57e:	f7f6 f83b 	bl	80005f8 <__aeabi_dmul>
 800a582:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a586:	f7f5 fe81 	bl	800028c <__adddf3>
 800a58a:	4682      	mov	sl, r0
 800a58c:	468b      	mov	fp, r1
 800a58e:	e770      	b.n	800a472 <_strtod_l+0xa62>
 800a590:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a594:	e7e0      	b.n	800a558 <_strtod_l+0xb48>
 800a596:	a30e      	add	r3, pc, #56	@ (adr r3, 800a5d0 <_strtod_l+0xbc0>)
 800a598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a59c:	f7f6 fa9e 	bl	8000adc <__aeabi_dcmplt>
 800a5a0:	e798      	b.n	800a4d4 <_strtod_l+0xac4>
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a5a6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a5a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a5aa:	6013      	str	r3, [r2, #0]
 800a5ac:	f7ff ba6d 	b.w	8009a8a <_strtod_l+0x7a>
 800a5b0:	2a65      	cmp	r2, #101	@ 0x65
 800a5b2:	f43f ab66 	beq.w	8009c82 <_strtod_l+0x272>
 800a5b6:	2a45      	cmp	r2, #69	@ 0x45
 800a5b8:	f43f ab63 	beq.w	8009c82 <_strtod_l+0x272>
 800a5bc:	2301      	movs	r3, #1
 800a5be:	f7ff bb9e 	b.w	8009cfe <_strtod_l+0x2ee>
 800a5c2:	bf00      	nop
 800a5c4:	f3af 8000 	nop.w
 800a5c8:	ffc00000 	.word	0xffc00000
 800a5cc:	41dfffff 	.word	0x41dfffff
 800a5d0:	94a03595 	.word	0x94a03595
 800a5d4:	3fcfffff 	.word	0x3fcfffff

0800a5d8 <_strtod_r>:
 800a5d8:	4b01      	ldr	r3, [pc, #4]	@ (800a5e0 <_strtod_r+0x8>)
 800a5da:	f7ff ba19 	b.w	8009a10 <_strtod_l>
 800a5de:	bf00      	nop
 800a5e0:	20000074 	.word	0x20000074

0800a5e4 <_strtol_l.constprop.0>:
 800a5e4:	2b24      	cmp	r3, #36	@ 0x24
 800a5e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5ea:	4686      	mov	lr, r0
 800a5ec:	4690      	mov	r8, r2
 800a5ee:	d801      	bhi.n	800a5f4 <_strtol_l.constprop.0+0x10>
 800a5f0:	2b01      	cmp	r3, #1
 800a5f2:	d106      	bne.n	800a602 <_strtol_l.constprop.0+0x1e>
 800a5f4:	f7fd fdae 	bl	8008154 <__errno>
 800a5f8:	2316      	movs	r3, #22
 800a5fa:	6003      	str	r3, [r0, #0]
 800a5fc:	2000      	movs	r0, #0
 800a5fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a602:	4834      	ldr	r0, [pc, #208]	@ (800a6d4 <_strtol_l.constprop.0+0xf0>)
 800a604:	460d      	mov	r5, r1
 800a606:	462a      	mov	r2, r5
 800a608:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a60c:	5d06      	ldrb	r6, [r0, r4]
 800a60e:	f016 0608 	ands.w	r6, r6, #8
 800a612:	d1f8      	bne.n	800a606 <_strtol_l.constprop.0+0x22>
 800a614:	2c2d      	cmp	r4, #45	@ 0x2d
 800a616:	d12d      	bne.n	800a674 <_strtol_l.constprop.0+0x90>
 800a618:	782c      	ldrb	r4, [r5, #0]
 800a61a:	2601      	movs	r6, #1
 800a61c:	1c95      	adds	r5, r2, #2
 800a61e:	f033 0210 	bics.w	r2, r3, #16
 800a622:	d109      	bne.n	800a638 <_strtol_l.constprop.0+0x54>
 800a624:	2c30      	cmp	r4, #48	@ 0x30
 800a626:	d12a      	bne.n	800a67e <_strtol_l.constprop.0+0x9a>
 800a628:	782a      	ldrb	r2, [r5, #0]
 800a62a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a62e:	2a58      	cmp	r2, #88	@ 0x58
 800a630:	d125      	bne.n	800a67e <_strtol_l.constprop.0+0x9a>
 800a632:	786c      	ldrb	r4, [r5, #1]
 800a634:	2310      	movs	r3, #16
 800a636:	3502      	adds	r5, #2
 800a638:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a63c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a640:	2200      	movs	r2, #0
 800a642:	fbbc f9f3 	udiv	r9, ip, r3
 800a646:	4610      	mov	r0, r2
 800a648:	fb03 ca19 	mls	sl, r3, r9, ip
 800a64c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a650:	2f09      	cmp	r7, #9
 800a652:	d81b      	bhi.n	800a68c <_strtol_l.constprop.0+0xa8>
 800a654:	463c      	mov	r4, r7
 800a656:	42a3      	cmp	r3, r4
 800a658:	dd27      	ble.n	800a6aa <_strtol_l.constprop.0+0xc6>
 800a65a:	1c57      	adds	r7, r2, #1
 800a65c:	d007      	beq.n	800a66e <_strtol_l.constprop.0+0x8a>
 800a65e:	4581      	cmp	r9, r0
 800a660:	d320      	bcc.n	800a6a4 <_strtol_l.constprop.0+0xc0>
 800a662:	d101      	bne.n	800a668 <_strtol_l.constprop.0+0x84>
 800a664:	45a2      	cmp	sl, r4
 800a666:	db1d      	blt.n	800a6a4 <_strtol_l.constprop.0+0xc0>
 800a668:	fb00 4003 	mla	r0, r0, r3, r4
 800a66c:	2201      	movs	r2, #1
 800a66e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a672:	e7eb      	b.n	800a64c <_strtol_l.constprop.0+0x68>
 800a674:	2c2b      	cmp	r4, #43	@ 0x2b
 800a676:	bf04      	itt	eq
 800a678:	782c      	ldrbeq	r4, [r5, #0]
 800a67a:	1c95      	addeq	r5, r2, #2
 800a67c:	e7cf      	b.n	800a61e <_strtol_l.constprop.0+0x3a>
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d1da      	bne.n	800a638 <_strtol_l.constprop.0+0x54>
 800a682:	2c30      	cmp	r4, #48	@ 0x30
 800a684:	bf0c      	ite	eq
 800a686:	2308      	moveq	r3, #8
 800a688:	230a      	movne	r3, #10
 800a68a:	e7d5      	b.n	800a638 <_strtol_l.constprop.0+0x54>
 800a68c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a690:	2f19      	cmp	r7, #25
 800a692:	d801      	bhi.n	800a698 <_strtol_l.constprop.0+0xb4>
 800a694:	3c37      	subs	r4, #55	@ 0x37
 800a696:	e7de      	b.n	800a656 <_strtol_l.constprop.0+0x72>
 800a698:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a69c:	2f19      	cmp	r7, #25
 800a69e:	d804      	bhi.n	800a6aa <_strtol_l.constprop.0+0xc6>
 800a6a0:	3c57      	subs	r4, #87	@ 0x57
 800a6a2:	e7d8      	b.n	800a656 <_strtol_l.constprop.0+0x72>
 800a6a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a6a8:	e7e1      	b.n	800a66e <_strtol_l.constprop.0+0x8a>
 800a6aa:	1c53      	adds	r3, r2, #1
 800a6ac:	d108      	bne.n	800a6c0 <_strtol_l.constprop.0+0xdc>
 800a6ae:	2322      	movs	r3, #34	@ 0x22
 800a6b0:	f8ce 3000 	str.w	r3, [lr]
 800a6b4:	4660      	mov	r0, ip
 800a6b6:	f1b8 0f00 	cmp.w	r8, #0
 800a6ba:	d0a0      	beq.n	800a5fe <_strtol_l.constprop.0+0x1a>
 800a6bc:	1e69      	subs	r1, r5, #1
 800a6be:	e006      	b.n	800a6ce <_strtol_l.constprop.0+0xea>
 800a6c0:	b106      	cbz	r6, 800a6c4 <_strtol_l.constprop.0+0xe0>
 800a6c2:	4240      	negs	r0, r0
 800a6c4:	f1b8 0f00 	cmp.w	r8, #0
 800a6c8:	d099      	beq.n	800a5fe <_strtol_l.constprop.0+0x1a>
 800a6ca:	2a00      	cmp	r2, #0
 800a6cc:	d1f6      	bne.n	800a6bc <_strtol_l.constprop.0+0xd8>
 800a6ce:	f8c8 1000 	str.w	r1, [r8]
 800a6d2:	e794      	b.n	800a5fe <_strtol_l.constprop.0+0x1a>
 800a6d4:	0800bc29 	.word	0x0800bc29

0800a6d8 <_strtol_r>:
 800a6d8:	f7ff bf84 	b.w	800a5e4 <_strtol_l.constprop.0>

0800a6dc <__ssputs_r>:
 800a6dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6e0:	688e      	ldr	r6, [r1, #8]
 800a6e2:	461f      	mov	r7, r3
 800a6e4:	42be      	cmp	r6, r7
 800a6e6:	680b      	ldr	r3, [r1, #0]
 800a6e8:	4682      	mov	sl, r0
 800a6ea:	460c      	mov	r4, r1
 800a6ec:	4690      	mov	r8, r2
 800a6ee:	d82d      	bhi.n	800a74c <__ssputs_r+0x70>
 800a6f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a6f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a6f8:	d026      	beq.n	800a748 <__ssputs_r+0x6c>
 800a6fa:	6965      	ldr	r5, [r4, #20]
 800a6fc:	6909      	ldr	r1, [r1, #16]
 800a6fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a702:	eba3 0901 	sub.w	r9, r3, r1
 800a706:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a70a:	1c7b      	adds	r3, r7, #1
 800a70c:	444b      	add	r3, r9
 800a70e:	106d      	asrs	r5, r5, #1
 800a710:	429d      	cmp	r5, r3
 800a712:	bf38      	it	cc
 800a714:	461d      	movcc	r5, r3
 800a716:	0553      	lsls	r3, r2, #21
 800a718:	d527      	bpl.n	800a76a <__ssputs_r+0x8e>
 800a71a:	4629      	mov	r1, r5
 800a71c:	f7fe fc1c 	bl	8008f58 <_malloc_r>
 800a720:	4606      	mov	r6, r0
 800a722:	b360      	cbz	r0, 800a77e <__ssputs_r+0xa2>
 800a724:	6921      	ldr	r1, [r4, #16]
 800a726:	464a      	mov	r2, r9
 800a728:	f7fd fd41 	bl	80081ae <memcpy>
 800a72c:	89a3      	ldrh	r3, [r4, #12]
 800a72e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a732:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a736:	81a3      	strh	r3, [r4, #12]
 800a738:	6126      	str	r6, [r4, #16]
 800a73a:	6165      	str	r5, [r4, #20]
 800a73c:	444e      	add	r6, r9
 800a73e:	eba5 0509 	sub.w	r5, r5, r9
 800a742:	6026      	str	r6, [r4, #0]
 800a744:	60a5      	str	r5, [r4, #8]
 800a746:	463e      	mov	r6, r7
 800a748:	42be      	cmp	r6, r7
 800a74a:	d900      	bls.n	800a74e <__ssputs_r+0x72>
 800a74c:	463e      	mov	r6, r7
 800a74e:	6820      	ldr	r0, [r4, #0]
 800a750:	4632      	mov	r2, r6
 800a752:	4641      	mov	r1, r8
 800a754:	f000 f9c6 	bl	800aae4 <memmove>
 800a758:	68a3      	ldr	r3, [r4, #8]
 800a75a:	1b9b      	subs	r3, r3, r6
 800a75c:	60a3      	str	r3, [r4, #8]
 800a75e:	6823      	ldr	r3, [r4, #0]
 800a760:	4433      	add	r3, r6
 800a762:	6023      	str	r3, [r4, #0]
 800a764:	2000      	movs	r0, #0
 800a766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a76a:	462a      	mov	r2, r5
 800a76c:	f000 fd7d 	bl	800b26a <_realloc_r>
 800a770:	4606      	mov	r6, r0
 800a772:	2800      	cmp	r0, #0
 800a774:	d1e0      	bne.n	800a738 <__ssputs_r+0x5c>
 800a776:	6921      	ldr	r1, [r4, #16]
 800a778:	4650      	mov	r0, sl
 800a77a:	f7fe fb79 	bl	8008e70 <_free_r>
 800a77e:	230c      	movs	r3, #12
 800a780:	f8ca 3000 	str.w	r3, [sl]
 800a784:	89a3      	ldrh	r3, [r4, #12]
 800a786:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a78a:	81a3      	strh	r3, [r4, #12]
 800a78c:	f04f 30ff 	mov.w	r0, #4294967295
 800a790:	e7e9      	b.n	800a766 <__ssputs_r+0x8a>
	...

0800a794 <_svfiprintf_r>:
 800a794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a798:	4698      	mov	r8, r3
 800a79a:	898b      	ldrh	r3, [r1, #12]
 800a79c:	061b      	lsls	r3, r3, #24
 800a79e:	b09d      	sub	sp, #116	@ 0x74
 800a7a0:	4607      	mov	r7, r0
 800a7a2:	460d      	mov	r5, r1
 800a7a4:	4614      	mov	r4, r2
 800a7a6:	d510      	bpl.n	800a7ca <_svfiprintf_r+0x36>
 800a7a8:	690b      	ldr	r3, [r1, #16]
 800a7aa:	b973      	cbnz	r3, 800a7ca <_svfiprintf_r+0x36>
 800a7ac:	2140      	movs	r1, #64	@ 0x40
 800a7ae:	f7fe fbd3 	bl	8008f58 <_malloc_r>
 800a7b2:	6028      	str	r0, [r5, #0]
 800a7b4:	6128      	str	r0, [r5, #16]
 800a7b6:	b930      	cbnz	r0, 800a7c6 <_svfiprintf_r+0x32>
 800a7b8:	230c      	movs	r3, #12
 800a7ba:	603b      	str	r3, [r7, #0]
 800a7bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a7c0:	b01d      	add	sp, #116	@ 0x74
 800a7c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7c6:	2340      	movs	r3, #64	@ 0x40
 800a7c8:	616b      	str	r3, [r5, #20]
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7ce:	2320      	movs	r3, #32
 800a7d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a7d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7d8:	2330      	movs	r3, #48	@ 0x30
 800a7da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a978 <_svfiprintf_r+0x1e4>
 800a7de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a7e2:	f04f 0901 	mov.w	r9, #1
 800a7e6:	4623      	mov	r3, r4
 800a7e8:	469a      	mov	sl, r3
 800a7ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7ee:	b10a      	cbz	r2, 800a7f4 <_svfiprintf_r+0x60>
 800a7f0:	2a25      	cmp	r2, #37	@ 0x25
 800a7f2:	d1f9      	bne.n	800a7e8 <_svfiprintf_r+0x54>
 800a7f4:	ebba 0b04 	subs.w	fp, sl, r4
 800a7f8:	d00b      	beq.n	800a812 <_svfiprintf_r+0x7e>
 800a7fa:	465b      	mov	r3, fp
 800a7fc:	4622      	mov	r2, r4
 800a7fe:	4629      	mov	r1, r5
 800a800:	4638      	mov	r0, r7
 800a802:	f7ff ff6b 	bl	800a6dc <__ssputs_r>
 800a806:	3001      	adds	r0, #1
 800a808:	f000 80a7 	beq.w	800a95a <_svfiprintf_r+0x1c6>
 800a80c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a80e:	445a      	add	r2, fp
 800a810:	9209      	str	r2, [sp, #36]	@ 0x24
 800a812:	f89a 3000 	ldrb.w	r3, [sl]
 800a816:	2b00      	cmp	r3, #0
 800a818:	f000 809f 	beq.w	800a95a <_svfiprintf_r+0x1c6>
 800a81c:	2300      	movs	r3, #0
 800a81e:	f04f 32ff 	mov.w	r2, #4294967295
 800a822:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a826:	f10a 0a01 	add.w	sl, sl, #1
 800a82a:	9304      	str	r3, [sp, #16]
 800a82c:	9307      	str	r3, [sp, #28]
 800a82e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a832:	931a      	str	r3, [sp, #104]	@ 0x68
 800a834:	4654      	mov	r4, sl
 800a836:	2205      	movs	r2, #5
 800a838:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a83c:	484e      	ldr	r0, [pc, #312]	@ (800a978 <_svfiprintf_r+0x1e4>)
 800a83e:	f7f5 fcc7 	bl	80001d0 <memchr>
 800a842:	9a04      	ldr	r2, [sp, #16]
 800a844:	b9d8      	cbnz	r0, 800a87e <_svfiprintf_r+0xea>
 800a846:	06d0      	lsls	r0, r2, #27
 800a848:	bf44      	itt	mi
 800a84a:	2320      	movmi	r3, #32
 800a84c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a850:	0711      	lsls	r1, r2, #28
 800a852:	bf44      	itt	mi
 800a854:	232b      	movmi	r3, #43	@ 0x2b
 800a856:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a85a:	f89a 3000 	ldrb.w	r3, [sl]
 800a85e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a860:	d015      	beq.n	800a88e <_svfiprintf_r+0xfa>
 800a862:	9a07      	ldr	r2, [sp, #28]
 800a864:	4654      	mov	r4, sl
 800a866:	2000      	movs	r0, #0
 800a868:	f04f 0c0a 	mov.w	ip, #10
 800a86c:	4621      	mov	r1, r4
 800a86e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a872:	3b30      	subs	r3, #48	@ 0x30
 800a874:	2b09      	cmp	r3, #9
 800a876:	d94b      	bls.n	800a910 <_svfiprintf_r+0x17c>
 800a878:	b1b0      	cbz	r0, 800a8a8 <_svfiprintf_r+0x114>
 800a87a:	9207      	str	r2, [sp, #28]
 800a87c:	e014      	b.n	800a8a8 <_svfiprintf_r+0x114>
 800a87e:	eba0 0308 	sub.w	r3, r0, r8
 800a882:	fa09 f303 	lsl.w	r3, r9, r3
 800a886:	4313      	orrs	r3, r2
 800a888:	9304      	str	r3, [sp, #16]
 800a88a:	46a2      	mov	sl, r4
 800a88c:	e7d2      	b.n	800a834 <_svfiprintf_r+0xa0>
 800a88e:	9b03      	ldr	r3, [sp, #12]
 800a890:	1d19      	adds	r1, r3, #4
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	9103      	str	r1, [sp, #12]
 800a896:	2b00      	cmp	r3, #0
 800a898:	bfbb      	ittet	lt
 800a89a:	425b      	neglt	r3, r3
 800a89c:	f042 0202 	orrlt.w	r2, r2, #2
 800a8a0:	9307      	strge	r3, [sp, #28]
 800a8a2:	9307      	strlt	r3, [sp, #28]
 800a8a4:	bfb8      	it	lt
 800a8a6:	9204      	strlt	r2, [sp, #16]
 800a8a8:	7823      	ldrb	r3, [r4, #0]
 800a8aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800a8ac:	d10a      	bne.n	800a8c4 <_svfiprintf_r+0x130>
 800a8ae:	7863      	ldrb	r3, [r4, #1]
 800a8b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8b2:	d132      	bne.n	800a91a <_svfiprintf_r+0x186>
 800a8b4:	9b03      	ldr	r3, [sp, #12]
 800a8b6:	1d1a      	adds	r2, r3, #4
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	9203      	str	r2, [sp, #12]
 800a8bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a8c0:	3402      	adds	r4, #2
 800a8c2:	9305      	str	r3, [sp, #20]
 800a8c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a988 <_svfiprintf_r+0x1f4>
 800a8c8:	7821      	ldrb	r1, [r4, #0]
 800a8ca:	2203      	movs	r2, #3
 800a8cc:	4650      	mov	r0, sl
 800a8ce:	f7f5 fc7f 	bl	80001d0 <memchr>
 800a8d2:	b138      	cbz	r0, 800a8e4 <_svfiprintf_r+0x150>
 800a8d4:	9b04      	ldr	r3, [sp, #16]
 800a8d6:	eba0 000a 	sub.w	r0, r0, sl
 800a8da:	2240      	movs	r2, #64	@ 0x40
 800a8dc:	4082      	lsls	r2, r0
 800a8de:	4313      	orrs	r3, r2
 800a8e0:	3401      	adds	r4, #1
 800a8e2:	9304      	str	r3, [sp, #16]
 800a8e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8e8:	4824      	ldr	r0, [pc, #144]	@ (800a97c <_svfiprintf_r+0x1e8>)
 800a8ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a8ee:	2206      	movs	r2, #6
 800a8f0:	f7f5 fc6e 	bl	80001d0 <memchr>
 800a8f4:	2800      	cmp	r0, #0
 800a8f6:	d036      	beq.n	800a966 <_svfiprintf_r+0x1d2>
 800a8f8:	4b21      	ldr	r3, [pc, #132]	@ (800a980 <_svfiprintf_r+0x1ec>)
 800a8fa:	bb1b      	cbnz	r3, 800a944 <_svfiprintf_r+0x1b0>
 800a8fc:	9b03      	ldr	r3, [sp, #12]
 800a8fe:	3307      	adds	r3, #7
 800a900:	f023 0307 	bic.w	r3, r3, #7
 800a904:	3308      	adds	r3, #8
 800a906:	9303      	str	r3, [sp, #12]
 800a908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a90a:	4433      	add	r3, r6
 800a90c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a90e:	e76a      	b.n	800a7e6 <_svfiprintf_r+0x52>
 800a910:	fb0c 3202 	mla	r2, ip, r2, r3
 800a914:	460c      	mov	r4, r1
 800a916:	2001      	movs	r0, #1
 800a918:	e7a8      	b.n	800a86c <_svfiprintf_r+0xd8>
 800a91a:	2300      	movs	r3, #0
 800a91c:	3401      	adds	r4, #1
 800a91e:	9305      	str	r3, [sp, #20]
 800a920:	4619      	mov	r1, r3
 800a922:	f04f 0c0a 	mov.w	ip, #10
 800a926:	4620      	mov	r0, r4
 800a928:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a92c:	3a30      	subs	r2, #48	@ 0x30
 800a92e:	2a09      	cmp	r2, #9
 800a930:	d903      	bls.n	800a93a <_svfiprintf_r+0x1a6>
 800a932:	2b00      	cmp	r3, #0
 800a934:	d0c6      	beq.n	800a8c4 <_svfiprintf_r+0x130>
 800a936:	9105      	str	r1, [sp, #20]
 800a938:	e7c4      	b.n	800a8c4 <_svfiprintf_r+0x130>
 800a93a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a93e:	4604      	mov	r4, r0
 800a940:	2301      	movs	r3, #1
 800a942:	e7f0      	b.n	800a926 <_svfiprintf_r+0x192>
 800a944:	ab03      	add	r3, sp, #12
 800a946:	9300      	str	r3, [sp, #0]
 800a948:	462a      	mov	r2, r5
 800a94a:	4b0e      	ldr	r3, [pc, #56]	@ (800a984 <_svfiprintf_r+0x1f0>)
 800a94c:	a904      	add	r1, sp, #16
 800a94e:	4638      	mov	r0, r7
 800a950:	f7fc fc88 	bl	8007264 <_printf_float>
 800a954:	1c42      	adds	r2, r0, #1
 800a956:	4606      	mov	r6, r0
 800a958:	d1d6      	bne.n	800a908 <_svfiprintf_r+0x174>
 800a95a:	89ab      	ldrh	r3, [r5, #12]
 800a95c:	065b      	lsls	r3, r3, #25
 800a95e:	f53f af2d 	bmi.w	800a7bc <_svfiprintf_r+0x28>
 800a962:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a964:	e72c      	b.n	800a7c0 <_svfiprintf_r+0x2c>
 800a966:	ab03      	add	r3, sp, #12
 800a968:	9300      	str	r3, [sp, #0]
 800a96a:	462a      	mov	r2, r5
 800a96c:	4b05      	ldr	r3, [pc, #20]	@ (800a984 <_svfiprintf_r+0x1f0>)
 800a96e:	a904      	add	r1, sp, #16
 800a970:	4638      	mov	r0, r7
 800a972:	f7fc ff0f 	bl	8007794 <_printf_i>
 800a976:	e7ed      	b.n	800a954 <_svfiprintf_r+0x1c0>
 800a978:	0800bd29 	.word	0x0800bd29
 800a97c:	0800bd33 	.word	0x0800bd33
 800a980:	08007265 	.word	0x08007265
 800a984:	0800a6dd 	.word	0x0800a6dd
 800a988:	0800bd2f 	.word	0x0800bd2f

0800a98c <__sflush_r>:
 800a98c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a994:	0716      	lsls	r6, r2, #28
 800a996:	4605      	mov	r5, r0
 800a998:	460c      	mov	r4, r1
 800a99a:	d454      	bmi.n	800aa46 <__sflush_r+0xba>
 800a99c:	684b      	ldr	r3, [r1, #4]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	dc02      	bgt.n	800a9a8 <__sflush_r+0x1c>
 800a9a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	dd48      	ble.n	800aa3a <__sflush_r+0xae>
 800a9a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a9aa:	2e00      	cmp	r6, #0
 800a9ac:	d045      	beq.n	800aa3a <__sflush_r+0xae>
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a9b4:	682f      	ldr	r7, [r5, #0]
 800a9b6:	6a21      	ldr	r1, [r4, #32]
 800a9b8:	602b      	str	r3, [r5, #0]
 800a9ba:	d030      	beq.n	800aa1e <__sflush_r+0x92>
 800a9bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a9be:	89a3      	ldrh	r3, [r4, #12]
 800a9c0:	0759      	lsls	r1, r3, #29
 800a9c2:	d505      	bpl.n	800a9d0 <__sflush_r+0x44>
 800a9c4:	6863      	ldr	r3, [r4, #4]
 800a9c6:	1ad2      	subs	r2, r2, r3
 800a9c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a9ca:	b10b      	cbz	r3, 800a9d0 <__sflush_r+0x44>
 800a9cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a9ce:	1ad2      	subs	r2, r2, r3
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a9d4:	6a21      	ldr	r1, [r4, #32]
 800a9d6:	4628      	mov	r0, r5
 800a9d8:	47b0      	blx	r6
 800a9da:	1c43      	adds	r3, r0, #1
 800a9dc:	89a3      	ldrh	r3, [r4, #12]
 800a9de:	d106      	bne.n	800a9ee <__sflush_r+0x62>
 800a9e0:	6829      	ldr	r1, [r5, #0]
 800a9e2:	291d      	cmp	r1, #29
 800a9e4:	d82b      	bhi.n	800aa3e <__sflush_r+0xb2>
 800a9e6:	4a2a      	ldr	r2, [pc, #168]	@ (800aa90 <__sflush_r+0x104>)
 800a9e8:	410a      	asrs	r2, r1
 800a9ea:	07d6      	lsls	r6, r2, #31
 800a9ec:	d427      	bmi.n	800aa3e <__sflush_r+0xb2>
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	6062      	str	r2, [r4, #4]
 800a9f2:	04d9      	lsls	r1, r3, #19
 800a9f4:	6922      	ldr	r2, [r4, #16]
 800a9f6:	6022      	str	r2, [r4, #0]
 800a9f8:	d504      	bpl.n	800aa04 <__sflush_r+0x78>
 800a9fa:	1c42      	adds	r2, r0, #1
 800a9fc:	d101      	bne.n	800aa02 <__sflush_r+0x76>
 800a9fe:	682b      	ldr	r3, [r5, #0]
 800aa00:	b903      	cbnz	r3, 800aa04 <__sflush_r+0x78>
 800aa02:	6560      	str	r0, [r4, #84]	@ 0x54
 800aa04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa06:	602f      	str	r7, [r5, #0]
 800aa08:	b1b9      	cbz	r1, 800aa3a <__sflush_r+0xae>
 800aa0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aa0e:	4299      	cmp	r1, r3
 800aa10:	d002      	beq.n	800aa18 <__sflush_r+0x8c>
 800aa12:	4628      	mov	r0, r5
 800aa14:	f7fe fa2c 	bl	8008e70 <_free_r>
 800aa18:	2300      	movs	r3, #0
 800aa1a:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa1c:	e00d      	b.n	800aa3a <__sflush_r+0xae>
 800aa1e:	2301      	movs	r3, #1
 800aa20:	4628      	mov	r0, r5
 800aa22:	47b0      	blx	r6
 800aa24:	4602      	mov	r2, r0
 800aa26:	1c50      	adds	r0, r2, #1
 800aa28:	d1c9      	bne.n	800a9be <__sflush_r+0x32>
 800aa2a:	682b      	ldr	r3, [r5, #0]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d0c6      	beq.n	800a9be <__sflush_r+0x32>
 800aa30:	2b1d      	cmp	r3, #29
 800aa32:	d001      	beq.n	800aa38 <__sflush_r+0xac>
 800aa34:	2b16      	cmp	r3, #22
 800aa36:	d11e      	bne.n	800aa76 <__sflush_r+0xea>
 800aa38:	602f      	str	r7, [r5, #0]
 800aa3a:	2000      	movs	r0, #0
 800aa3c:	e022      	b.n	800aa84 <__sflush_r+0xf8>
 800aa3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa42:	b21b      	sxth	r3, r3
 800aa44:	e01b      	b.n	800aa7e <__sflush_r+0xf2>
 800aa46:	690f      	ldr	r7, [r1, #16]
 800aa48:	2f00      	cmp	r7, #0
 800aa4a:	d0f6      	beq.n	800aa3a <__sflush_r+0xae>
 800aa4c:	0793      	lsls	r3, r2, #30
 800aa4e:	680e      	ldr	r6, [r1, #0]
 800aa50:	bf08      	it	eq
 800aa52:	694b      	ldreq	r3, [r1, #20]
 800aa54:	600f      	str	r7, [r1, #0]
 800aa56:	bf18      	it	ne
 800aa58:	2300      	movne	r3, #0
 800aa5a:	eba6 0807 	sub.w	r8, r6, r7
 800aa5e:	608b      	str	r3, [r1, #8]
 800aa60:	f1b8 0f00 	cmp.w	r8, #0
 800aa64:	dde9      	ble.n	800aa3a <__sflush_r+0xae>
 800aa66:	6a21      	ldr	r1, [r4, #32]
 800aa68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800aa6a:	4643      	mov	r3, r8
 800aa6c:	463a      	mov	r2, r7
 800aa6e:	4628      	mov	r0, r5
 800aa70:	47b0      	blx	r6
 800aa72:	2800      	cmp	r0, #0
 800aa74:	dc08      	bgt.n	800aa88 <__sflush_r+0xfc>
 800aa76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa7e:	81a3      	strh	r3, [r4, #12]
 800aa80:	f04f 30ff 	mov.w	r0, #4294967295
 800aa84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa88:	4407      	add	r7, r0
 800aa8a:	eba8 0800 	sub.w	r8, r8, r0
 800aa8e:	e7e7      	b.n	800aa60 <__sflush_r+0xd4>
 800aa90:	dfbffffe 	.word	0xdfbffffe

0800aa94 <_fflush_r>:
 800aa94:	b538      	push	{r3, r4, r5, lr}
 800aa96:	690b      	ldr	r3, [r1, #16]
 800aa98:	4605      	mov	r5, r0
 800aa9a:	460c      	mov	r4, r1
 800aa9c:	b913      	cbnz	r3, 800aaa4 <_fflush_r+0x10>
 800aa9e:	2500      	movs	r5, #0
 800aaa0:	4628      	mov	r0, r5
 800aaa2:	bd38      	pop	{r3, r4, r5, pc}
 800aaa4:	b118      	cbz	r0, 800aaae <_fflush_r+0x1a>
 800aaa6:	6a03      	ldr	r3, [r0, #32]
 800aaa8:	b90b      	cbnz	r3, 800aaae <_fflush_r+0x1a>
 800aaaa:	f7fd fa33 	bl	8007f14 <__sinit>
 800aaae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d0f3      	beq.n	800aa9e <_fflush_r+0xa>
 800aab6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aab8:	07d0      	lsls	r0, r2, #31
 800aaba:	d404      	bmi.n	800aac6 <_fflush_r+0x32>
 800aabc:	0599      	lsls	r1, r3, #22
 800aabe:	d402      	bmi.n	800aac6 <_fflush_r+0x32>
 800aac0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aac2:	f7fd fb72 	bl	80081aa <__retarget_lock_acquire_recursive>
 800aac6:	4628      	mov	r0, r5
 800aac8:	4621      	mov	r1, r4
 800aaca:	f7ff ff5f 	bl	800a98c <__sflush_r>
 800aace:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aad0:	07da      	lsls	r2, r3, #31
 800aad2:	4605      	mov	r5, r0
 800aad4:	d4e4      	bmi.n	800aaa0 <_fflush_r+0xc>
 800aad6:	89a3      	ldrh	r3, [r4, #12]
 800aad8:	059b      	lsls	r3, r3, #22
 800aada:	d4e1      	bmi.n	800aaa0 <_fflush_r+0xc>
 800aadc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aade:	f7fd fb65 	bl	80081ac <__retarget_lock_release_recursive>
 800aae2:	e7dd      	b.n	800aaa0 <_fflush_r+0xc>

0800aae4 <memmove>:
 800aae4:	4288      	cmp	r0, r1
 800aae6:	b510      	push	{r4, lr}
 800aae8:	eb01 0402 	add.w	r4, r1, r2
 800aaec:	d902      	bls.n	800aaf4 <memmove+0x10>
 800aaee:	4284      	cmp	r4, r0
 800aaf0:	4623      	mov	r3, r4
 800aaf2:	d807      	bhi.n	800ab04 <memmove+0x20>
 800aaf4:	1e43      	subs	r3, r0, #1
 800aaf6:	42a1      	cmp	r1, r4
 800aaf8:	d008      	beq.n	800ab0c <memmove+0x28>
 800aafa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aafe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab02:	e7f8      	b.n	800aaf6 <memmove+0x12>
 800ab04:	4402      	add	r2, r0
 800ab06:	4601      	mov	r1, r0
 800ab08:	428a      	cmp	r2, r1
 800ab0a:	d100      	bne.n	800ab0e <memmove+0x2a>
 800ab0c:	bd10      	pop	{r4, pc}
 800ab0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ab16:	e7f7      	b.n	800ab08 <memmove+0x24>

0800ab18 <strncmp>:
 800ab18:	b510      	push	{r4, lr}
 800ab1a:	b16a      	cbz	r2, 800ab38 <strncmp+0x20>
 800ab1c:	3901      	subs	r1, #1
 800ab1e:	1884      	adds	r4, r0, r2
 800ab20:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab24:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d103      	bne.n	800ab34 <strncmp+0x1c>
 800ab2c:	42a0      	cmp	r0, r4
 800ab2e:	d001      	beq.n	800ab34 <strncmp+0x1c>
 800ab30:	2a00      	cmp	r2, #0
 800ab32:	d1f5      	bne.n	800ab20 <strncmp+0x8>
 800ab34:	1ad0      	subs	r0, r2, r3
 800ab36:	bd10      	pop	{r4, pc}
 800ab38:	4610      	mov	r0, r2
 800ab3a:	e7fc      	b.n	800ab36 <strncmp+0x1e>

0800ab3c <_sbrk_r>:
 800ab3c:	b538      	push	{r3, r4, r5, lr}
 800ab3e:	4d06      	ldr	r5, [pc, #24]	@ (800ab58 <_sbrk_r+0x1c>)
 800ab40:	2300      	movs	r3, #0
 800ab42:	4604      	mov	r4, r0
 800ab44:	4608      	mov	r0, r1
 800ab46:	602b      	str	r3, [r5, #0]
 800ab48:	f7f7 f974 	bl	8001e34 <_sbrk>
 800ab4c:	1c43      	adds	r3, r0, #1
 800ab4e:	d102      	bne.n	800ab56 <_sbrk_r+0x1a>
 800ab50:	682b      	ldr	r3, [r5, #0]
 800ab52:	b103      	cbz	r3, 800ab56 <_sbrk_r+0x1a>
 800ab54:	6023      	str	r3, [r4, #0]
 800ab56:	bd38      	pop	{r3, r4, r5, pc}
 800ab58:	200014a0 	.word	0x200014a0
 800ab5c:	00000000 	.word	0x00000000

0800ab60 <nan>:
 800ab60:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ab68 <nan+0x8>
 800ab64:	4770      	bx	lr
 800ab66:	bf00      	nop
 800ab68:	00000000 	.word	0x00000000
 800ab6c:	7ff80000 	.word	0x7ff80000

0800ab70 <__assert_func>:
 800ab70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ab72:	4614      	mov	r4, r2
 800ab74:	461a      	mov	r2, r3
 800ab76:	4b09      	ldr	r3, [pc, #36]	@ (800ab9c <__assert_func+0x2c>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	4605      	mov	r5, r0
 800ab7c:	68d8      	ldr	r0, [r3, #12]
 800ab7e:	b954      	cbnz	r4, 800ab96 <__assert_func+0x26>
 800ab80:	4b07      	ldr	r3, [pc, #28]	@ (800aba0 <__assert_func+0x30>)
 800ab82:	461c      	mov	r4, r3
 800ab84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ab88:	9100      	str	r1, [sp, #0]
 800ab8a:	462b      	mov	r3, r5
 800ab8c:	4905      	ldr	r1, [pc, #20]	@ (800aba4 <__assert_func+0x34>)
 800ab8e:	f000 fba7 	bl	800b2e0 <fiprintf>
 800ab92:	f000 fbb7 	bl	800b304 <abort>
 800ab96:	4b04      	ldr	r3, [pc, #16]	@ (800aba8 <__assert_func+0x38>)
 800ab98:	e7f4      	b.n	800ab84 <__assert_func+0x14>
 800ab9a:	bf00      	nop
 800ab9c:	20000024 	.word	0x20000024
 800aba0:	0800bd7d 	.word	0x0800bd7d
 800aba4:	0800bd4f 	.word	0x0800bd4f
 800aba8:	0800bd42 	.word	0x0800bd42

0800abac <_calloc_r>:
 800abac:	b570      	push	{r4, r5, r6, lr}
 800abae:	fba1 5402 	umull	r5, r4, r1, r2
 800abb2:	b93c      	cbnz	r4, 800abc4 <_calloc_r+0x18>
 800abb4:	4629      	mov	r1, r5
 800abb6:	f7fe f9cf 	bl	8008f58 <_malloc_r>
 800abba:	4606      	mov	r6, r0
 800abbc:	b928      	cbnz	r0, 800abca <_calloc_r+0x1e>
 800abbe:	2600      	movs	r6, #0
 800abc0:	4630      	mov	r0, r6
 800abc2:	bd70      	pop	{r4, r5, r6, pc}
 800abc4:	220c      	movs	r2, #12
 800abc6:	6002      	str	r2, [r0, #0]
 800abc8:	e7f9      	b.n	800abbe <_calloc_r+0x12>
 800abca:	462a      	mov	r2, r5
 800abcc:	4621      	mov	r1, r4
 800abce:	f7fd fa6e 	bl	80080ae <memset>
 800abd2:	e7f5      	b.n	800abc0 <_calloc_r+0x14>

0800abd4 <rshift>:
 800abd4:	6903      	ldr	r3, [r0, #16]
 800abd6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800abda:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800abde:	ea4f 1261 	mov.w	r2, r1, asr #5
 800abe2:	f100 0414 	add.w	r4, r0, #20
 800abe6:	dd45      	ble.n	800ac74 <rshift+0xa0>
 800abe8:	f011 011f 	ands.w	r1, r1, #31
 800abec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800abf0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800abf4:	d10c      	bne.n	800ac10 <rshift+0x3c>
 800abf6:	f100 0710 	add.w	r7, r0, #16
 800abfa:	4629      	mov	r1, r5
 800abfc:	42b1      	cmp	r1, r6
 800abfe:	d334      	bcc.n	800ac6a <rshift+0x96>
 800ac00:	1a9b      	subs	r3, r3, r2
 800ac02:	009b      	lsls	r3, r3, #2
 800ac04:	1eea      	subs	r2, r5, #3
 800ac06:	4296      	cmp	r6, r2
 800ac08:	bf38      	it	cc
 800ac0a:	2300      	movcc	r3, #0
 800ac0c:	4423      	add	r3, r4
 800ac0e:	e015      	b.n	800ac3c <rshift+0x68>
 800ac10:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ac14:	f1c1 0820 	rsb	r8, r1, #32
 800ac18:	40cf      	lsrs	r7, r1
 800ac1a:	f105 0e04 	add.w	lr, r5, #4
 800ac1e:	46a1      	mov	r9, r4
 800ac20:	4576      	cmp	r6, lr
 800ac22:	46f4      	mov	ip, lr
 800ac24:	d815      	bhi.n	800ac52 <rshift+0x7e>
 800ac26:	1a9a      	subs	r2, r3, r2
 800ac28:	0092      	lsls	r2, r2, #2
 800ac2a:	3a04      	subs	r2, #4
 800ac2c:	3501      	adds	r5, #1
 800ac2e:	42ae      	cmp	r6, r5
 800ac30:	bf38      	it	cc
 800ac32:	2200      	movcc	r2, #0
 800ac34:	18a3      	adds	r3, r4, r2
 800ac36:	50a7      	str	r7, [r4, r2]
 800ac38:	b107      	cbz	r7, 800ac3c <rshift+0x68>
 800ac3a:	3304      	adds	r3, #4
 800ac3c:	1b1a      	subs	r2, r3, r4
 800ac3e:	42a3      	cmp	r3, r4
 800ac40:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ac44:	bf08      	it	eq
 800ac46:	2300      	moveq	r3, #0
 800ac48:	6102      	str	r2, [r0, #16]
 800ac4a:	bf08      	it	eq
 800ac4c:	6143      	streq	r3, [r0, #20]
 800ac4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac52:	f8dc c000 	ldr.w	ip, [ip]
 800ac56:	fa0c fc08 	lsl.w	ip, ip, r8
 800ac5a:	ea4c 0707 	orr.w	r7, ip, r7
 800ac5e:	f849 7b04 	str.w	r7, [r9], #4
 800ac62:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ac66:	40cf      	lsrs	r7, r1
 800ac68:	e7da      	b.n	800ac20 <rshift+0x4c>
 800ac6a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ac6e:	f847 cf04 	str.w	ip, [r7, #4]!
 800ac72:	e7c3      	b.n	800abfc <rshift+0x28>
 800ac74:	4623      	mov	r3, r4
 800ac76:	e7e1      	b.n	800ac3c <rshift+0x68>

0800ac78 <__hexdig_fun>:
 800ac78:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ac7c:	2b09      	cmp	r3, #9
 800ac7e:	d802      	bhi.n	800ac86 <__hexdig_fun+0xe>
 800ac80:	3820      	subs	r0, #32
 800ac82:	b2c0      	uxtb	r0, r0
 800ac84:	4770      	bx	lr
 800ac86:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ac8a:	2b05      	cmp	r3, #5
 800ac8c:	d801      	bhi.n	800ac92 <__hexdig_fun+0x1a>
 800ac8e:	3847      	subs	r0, #71	@ 0x47
 800ac90:	e7f7      	b.n	800ac82 <__hexdig_fun+0xa>
 800ac92:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ac96:	2b05      	cmp	r3, #5
 800ac98:	d801      	bhi.n	800ac9e <__hexdig_fun+0x26>
 800ac9a:	3827      	subs	r0, #39	@ 0x27
 800ac9c:	e7f1      	b.n	800ac82 <__hexdig_fun+0xa>
 800ac9e:	2000      	movs	r0, #0
 800aca0:	4770      	bx	lr
	...

0800aca4 <__gethex>:
 800aca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aca8:	b085      	sub	sp, #20
 800acaa:	468a      	mov	sl, r1
 800acac:	9302      	str	r3, [sp, #8]
 800acae:	680b      	ldr	r3, [r1, #0]
 800acb0:	9001      	str	r0, [sp, #4]
 800acb2:	4690      	mov	r8, r2
 800acb4:	1c9c      	adds	r4, r3, #2
 800acb6:	46a1      	mov	r9, r4
 800acb8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800acbc:	2830      	cmp	r0, #48	@ 0x30
 800acbe:	d0fa      	beq.n	800acb6 <__gethex+0x12>
 800acc0:	eba9 0303 	sub.w	r3, r9, r3
 800acc4:	f1a3 0b02 	sub.w	fp, r3, #2
 800acc8:	f7ff ffd6 	bl	800ac78 <__hexdig_fun>
 800accc:	4605      	mov	r5, r0
 800acce:	2800      	cmp	r0, #0
 800acd0:	d168      	bne.n	800ada4 <__gethex+0x100>
 800acd2:	49a0      	ldr	r1, [pc, #640]	@ (800af54 <__gethex+0x2b0>)
 800acd4:	2201      	movs	r2, #1
 800acd6:	4648      	mov	r0, r9
 800acd8:	f7ff ff1e 	bl	800ab18 <strncmp>
 800acdc:	4607      	mov	r7, r0
 800acde:	2800      	cmp	r0, #0
 800ace0:	d167      	bne.n	800adb2 <__gethex+0x10e>
 800ace2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ace6:	4626      	mov	r6, r4
 800ace8:	f7ff ffc6 	bl	800ac78 <__hexdig_fun>
 800acec:	2800      	cmp	r0, #0
 800acee:	d062      	beq.n	800adb6 <__gethex+0x112>
 800acf0:	4623      	mov	r3, r4
 800acf2:	7818      	ldrb	r0, [r3, #0]
 800acf4:	2830      	cmp	r0, #48	@ 0x30
 800acf6:	4699      	mov	r9, r3
 800acf8:	f103 0301 	add.w	r3, r3, #1
 800acfc:	d0f9      	beq.n	800acf2 <__gethex+0x4e>
 800acfe:	f7ff ffbb 	bl	800ac78 <__hexdig_fun>
 800ad02:	fab0 f580 	clz	r5, r0
 800ad06:	096d      	lsrs	r5, r5, #5
 800ad08:	f04f 0b01 	mov.w	fp, #1
 800ad0c:	464a      	mov	r2, r9
 800ad0e:	4616      	mov	r6, r2
 800ad10:	3201      	adds	r2, #1
 800ad12:	7830      	ldrb	r0, [r6, #0]
 800ad14:	f7ff ffb0 	bl	800ac78 <__hexdig_fun>
 800ad18:	2800      	cmp	r0, #0
 800ad1a:	d1f8      	bne.n	800ad0e <__gethex+0x6a>
 800ad1c:	498d      	ldr	r1, [pc, #564]	@ (800af54 <__gethex+0x2b0>)
 800ad1e:	2201      	movs	r2, #1
 800ad20:	4630      	mov	r0, r6
 800ad22:	f7ff fef9 	bl	800ab18 <strncmp>
 800ad26:	2800      	cmp	r0, #0
 800ad28:	d13f      	bne.n	800adaa <__gethex+0x106>
 800ad2a:	b944      	cbnz	r4, 800ad3e <__gethex+0x9a>
 800ad2c:	1c74      	adds	r4, r6, #1
 800ad2e:	4622      	mov	r2, r4
 800ad30:	4616      	mov	r6, r2
 800ad32:	3201      	adds	r2, #1
 800ad34:	7830      	ldrb	r0, [r6, #0]
 800ad36:	f7ff ff9f 	bl	800ac78 <__hexdig_fun>
 800ad3a:	2800      	cmp	r0, #0
 800ad3c:	d1f8      	bne.n	800ad30 <__gethex+0x8c>
 800ad3e:	1ba4      	subs	r4, r4, r6
 800ad40:	00a7      	lsls	r7, r4, #2
 800ad42:	7833      	ldrb	r3, [r6, #0]
 800ad44:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ad48:	2b50      	cmp	r3, #80	@ 0x50
 800ad4a:	d13e      	bne.n	800adca <__gethex+0x126>
 800ad4c:	7873      	ldrb	r3, [r6, #1]
 800ad4e:	2b2b      	cmp	r3, #43	@ 0x2b
 800ad50:	d033      	beq.n	800adba <__gethex+0x116>
 800ad52:	2b2d      	cmp	r3, #45	@ 0x2d
 800ad54:	d034      	beq.n	800adc0 <__gethex+0x11c>
 800ad56:	1c71      	adds	r1, r6, #1
 800ad58:	2400      	movs	r4, #0
 800ad5a:	7808      	ldrb	r0, [r1, #0]
 800ad5c:	f7ff ff8c 	bl	800ac78 <__hexdig_fun>
 800ad60:	1e43      	subs	r3, r0, #1
 800ad62:	b2db      	uxtb	r3, r3
 800ad64:	2b18      	cmp	r3, #24
 800ad66:	d830      	bhi.n	800adca <__gethex+0x126>
 800ad68:	f1a0 0210 	sub.w	r2, r0, #16
 800ad6c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ad70:	f7ff ff82 	bl	800ac78 <__hexdig_fun>
 800ad74:	f100 3cff 	add.w	ip, r0, #4294967295
 800ad78:	fa5f fc8c 	uxtb.w	ip, ip
 800ad7c:	f1bc 0f18 	cmp.w	ip, #24
 800ad80:	f04f 030a 	mov.w	r3, #10
 800ad84:	d91e      	bls.n	800adc4 <__gethex+0x120>
 800ad86:	b104      	cbz	r4, 800ad8a <__gethex+0xe6>
 800ad88:	4252      	negs	r2, r2
 800ad8a:	4417      	add	r7, r2
 800ad8c:	f8ca 1000 	str.w	r1, [sl]
 800ad90:	b1ed      	cbz	r5, 800adce <__gethex+0x12a>
 800ad92:	f1bb 0f00 	cmp.w	fp, #0
 800ad96:	bf0c      	ite	eq
 800ad98:	2506      	moveq	r5, #6
 800ad9a:	2500      	movne	r5, #0
 800ad9c:	4628      	mov	r0, r5
 800ad9e:	b005      	add	sp, #20
 800ada0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ada4:	2500      	movs	r5, #0
 800ada6:	462c      	mov	r4, r5
 800ada8:	e7b0      	b.n	800ad0c <__gethex+0x68>
 800adaa:	2c00      	cmp	r4, #0
 800adac:	d1c7      	bne.n	800ad3e <__gethex+0x9a>
 800adae:	4627      	mov	r7, r4
 800adb0:	e7c7      	b.n	800ad42 <__gethex+0x9e>
 800adb2:	464e      	mov	r6, r9
 800adb4:	462f      	mov	r7, r5
 800adb6:	2501      	movs	r5, #1
 800adb8:	e7c3      	b.n	800ad42 <__gethex+0x9e>
 800adba:	2400      	movs	r4, #0
 800adbc:	1cb1      	adds	r1, r6, #2
 800adbe:	e7cc      	b.n	800ad5a <__gethex+0xb6>
 800adc0:	2401      	movs	r4, #1
 800adc2:	e7fb      	b.n	800adbc <__gethex+0x118>
 800adc4:	fb03 0002 	mla	r0, r3, r2, r0
 800adc8:	e7ce      	b.n	800ad68 <__gethex+0xc4>
 800adca:	4631      	mov	r1, r6
 800adcc:	e7de      	b.n	800ad8c <__gethex+0xe8>
 800adce:	eba6 0309 	sub.w	r3, r6, r9
 800add2:	3b01      	subs	r3, #1
 800add4:	4629      	mov	r1, r5
 800add6:	2b07      	cmp	r3, #7
 800add8:	dc0a      	bgt.n	800adf0 <__gethex+0x14c>
 800adda:	9801      	ldr	r0, [sp, #4]
 800addc:	f7fe f948 	bl	8009070 <_Balloc>
 800ade0:	4604      	mov	r4, r0
 800ade2:	b940      	cbnz	r0, 800adf6 <__gethex+0x152>
 800ade4:	4b5c      	ldr	r3, [pc, #368]	@ (800af58 <__gethex+0x2b4>)
 800ade6:	4602      	mov	r2, r0
 800ade8:	21e4      	movs	r1, #228	@ 0xe4
 800adea:	485c      	ldr	r0, [pc, #368]	@ (800af5c <__gethex+0x2b8>)
 800adec:	f7ff fec0 	bl	800ab70 <__assert_func>
 800adf0:	3101      	adds	r1, #1
 800adf2:	105b      	asrs	r3, r3, #1
 800adf4:	e7ef      	b.n	800add6 <__gethex+0x132>
 800adf6:	f100 0a14 	add.w	sl, r0, #20
 800adfa:	2300      	movs	r3, #0
 800adfc:	4655      	mov	r5, sl
 800adfe:	469b      	mov	fp, r3
 800ae00:	45b1      	cmp	r9, r6
 800ae02:	d337      	bcc.n	800ae74 <__gethex+0x1d0>
 800ae04:	f845 bb04 	str.w	fp, [r5], #4
 800ae08:	eba5 050a 	sub.w	r5, r5, sl
 800ae0c:	10ad      	asrs	r5, r5, #2
 800ae0e:	6125      	str	r5, [r4, #16]
 800ae10:	4658      	mov	r0, fp
 800ae12:	f7fe fa1f 	bl	8009254 <__hi0bits>
 800ae16:	016d      	lsls	r5, r5, #5
 800ae18:	f8d8 6000 	ldr.w	r6, [r8]
 800ae1c:	1a2d      	subs	r5, r5, r0
 800ae1e:	42b5      	cmp	r5, r6
 800ae20:	dd54      	ble.n	800aecc <__gethex+0x228>
 800ae22:	1bad      	subs	r5, r5, r6
 800ae24:	4629      	mov	r1, r5
 800ae26:	4620      	mov	r0, r4
 800ae28:	f7fe fdb3 	bl	8009992 <__any_on>
 800ae2c:	4681      	mov	r9, r0
 800ae2e:	b178      	cbz	r0, 800ae50 <__gethex+0x1ac>
 800ae30:	1e6b      	subs	r3, r5, #1
 800ae32:	1159      	asrs	r1, r3, #5
 800ae34:	f003 021f 	and.w	r2, r3, #31
 800ae38:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ae3c:	f04f 0901 	mov.w	r9, #1
 800ae40:	fa09 f202 	lsl.w	r2, r9, r2
 800ae44:	420a      	tst	r2, r1
 800ae46:	d003      	beq.n	800ae50 <__gethex+0x1ac>
 800ae48:	454b      	cmp	r3, r9
 800ae4a:	dc36      	bgt.n	800aeba <__gethex+0x216>
 800ae4c:	f04f 0902 	mov.w	r9, #2
 800ae50:	4629      	mov	r1, r5
 800ae52:	4620      	mov	r0, r4
 800ae54:	f7ff febe 	bl	800abd4 <rshift>
 800ae58:	442f      	add	r7, r5
 800ae5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ae5e:	42bb      	cmp	r3, r7
 800ae60:	da42      	bge.n	800aee8 <__gethex+0x244>
 800ae62:	9801      	ldr	r0, [sp, #4]
 800ae64:	4621      	mov	r1, r4
 800ae66:	f7fe f943 	bl	80090f0 <_Bfree>
 800ae6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	6013      	str	r3, [r2, #0]
 800ae70:	25a3      	movs	r5, #163	@ 0xa3
 800ae72:	e793      	b.n	800ad9c <__gethex+0xf8>
 800ae74:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ae78:	2a2e      	cmp	r2, #46	@ 0x2e
 800ae7a:	d012      	beq.n	800aea2 <__gethex+0x1fe>
 800ae7c:	2b20      	cmp	r3, #32
 800ae7e:	d104      	bne.n	800ae8a <__gethex+0x1e6>
 800ae80:	f845 bb04 	str.w	fp, [r5], #4
 800ae84:	f04f 0b00 	mov.w	fp, #0
 800ae88:	465b      	mov	r3, fp
 800ae8a:	7830      	ldrb	r0, [r6, #0]
 800ae8c:	9303      	str	r3, [sp, #12]
 800ae8e:	f7ff fef3 	bl	800ac78 <__hexdig_fun>
 800ae92:	9b03      	ldr	r3, [sp, #12]
 800ae94:	f000 000f 	and.w	r0, r0, #15
 800ae98:	4098      	lsls	r0, r3
 800ae9a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ae9e:	3304      	adds	r3, #4
 800aea0:	e7ae      	b.n	800ae00 <__gethex+0x15c>
 800aea2:	45b1      	cmp	r9, r6
 800aea4:	d8ea      	bhi.n	800ae7c <__gethex+0x1d8>
 800aea6:	492b      	ldr	r1, [pc, #172]	@ (800af54 <__gethex+0x2b0>)
 800aea8:	9303      	str	r3, [sp, #12]
 800aeaa:	2201      	movs	r2, #1
 800aeac:	4630      	mov	r0, r6
 800aeae:	f7ff fe33 	bl	800ab18 <strncmp>
 800aeb2:	9b03      	ldr	r3, [sp, #12]
 800aeb4:	2800      	cmp	r0, #0
 800aeb6:	d1e1      	bne.n	800ae7c <__gethex+0x1d8>
 800aeb8:	e7a2      	b.n	800ae00 <__gethex+0x15c>
 800aeba:	1ea9      	subs	r1, r5, #2
 800aebc:	4620      	mov	r0, r4
 800aebe:	f7fe fd68 	bl	8009992 <__any_on>
 800aec2:	2800      	cmp	r0, #0
 800aec4:	d0c2      	beq.n	800ae4c <__gethex+0x1a8>
 800aec6:	f04f 0903 	mov.w	r9, #3
 800aeca:	e7c1      	b.n	800ae50 <__gethex+0x1ac>
 800aecc:	da09      	bge.n	800aee2 <__gethex+0x23e>
 800aece:	1b75      	subs	r5, r6, r5
 800aed0:	4621      	mov	r1, r4
 800aed2:	9801      	ldr	r0, [sp, #4]
 800aed4:	462a      	mov	r2, r5
 800aed6:	f7fe fb23 	bl	8009520 <__lshift>
 800aeda:	1b7f      	subs	r7, r7, r5
 800aedc:	4604      	mov	r4, r0
 800aede:	f100 0a14 	add.w	sl, r0, #20
 800aee2:	f04f 0900 	mov.w	r9, #0
 800aee6:	e7b8      	b.n	800ae5a <__gethex+0x1b6>
 800aee8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800aeec:	42bd      	cmp	r5, r7
 800aeee:	dd6f      	ble.n	800afd0 <__gethex+0x32c>
 800aef0:	1bed      	subs	r5, r5, r7
 800aef2:	42ae      	cmp	r6, r5
 800aef4:	dc34      	bgt.n	800af60 <__gethex+0x2bc>
 800aef6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aefa:	2b02      	cmp	r3, #2
 800aefc:	d022      	beq.n	800af44 <__gethex+0x2a0>
 800aefe:	2b03      	cmp	r3, #3
 800af00:	d024      	beq.n	800af4c <__gethex+0x2a8>
 800af02:	2b01      	cmp	r3, #1
 800af04:	d115      	bne.n	800af32 <__gethex+0x28e>
 800af06:	42ae      	cmp	r6, r5
 800af08:	d113      	bne.n	800af32 <__gethex+0x28e>
 800af0a:	2e01      	cmp	r6, #1
 800af0c:	d10b      	bne.n	800af26 <__gethex+0x282>
 800af0e:	9a02      	ldr	r2, [sp, #8]
 800af10:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800af14:	6013      	str	r3, [r2, #0]
 800af16:	2301      	movs	r3, #1
 800af18:	6123      	str	r3, [r4, #16]
 800af1a:	f8ca 3000 	str.w	r3, [sl]
 800af1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af20:	2562      	movs	r5, #98	@ 0x62
 800af22:	601c      	str	r4, [r3, #0]
 800af24:	e73a      	b.n	800ad9c <__gethex+0xf8>
 800af26:	1e71      	subs	r1, r6, #1
 800af28:	4620      	mov	r0, r4
 800af2a:	f7fe fd32 	bl	8009992 <__any_on>
 800af2e:	2800      	cmp	r0, #0
 800af30:	d1ed      	bne.n	800af0e <__gethex+0x26a>
 800af32:	9801      	ldr	r0, [sp, #4]
 800af34:	4621      	mov	r1, r4
 800af36:	f7fe f8db 	bl	80090f0 <_Bfree>
 800af3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af3c:	2300      	movs	r3, #0
 800af3e:	6013      	str	r3, [r2, #0]
 800af40:	2550      	movs	r5, #80	@ 0x50
 800af42:	e72b      	b.n	800ad9c <__gethex+0xf8>
 800af44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af46:	2b00      	cmp	r3, #0
 800af48:	d1f3      	bne.n	800af32 <__gethex+0x28e>
 800af4a:	e7e0      	b.n	800af0e <__gethex+0x26a>
 800af4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d1dd      	bne.n	800af0e <__gethex+0x26a>
 800af52:	e7ee      	b.n	800af32 <__gethex+0x28e>
 800af54:	0800bbd0 	.word	0x0800bbd0
 800af58:	0800ba69 	.word	0x0800ba69
 800af5c:	0800bd7e 	.word	0x0800bd7e
 800af60:	1e6f      	subs	r7, r5, #1
 800af62:	f1b9 0f00 	cmp.w	r9, #0
 800af66:	d130      	bne.n	800afca <__gethex+0x326>
 800af68:	b127      	cbz	r7, 800af74 <__gethex+0x2d0>
 800af6a:	4639      	mov	r1, r7
 800af6c:	4620      	mov	r0, r4
 800af6e:	f7fe fd10 	bl	8009992 <__any_on>
 800af72:	4681      	mov	r9, r0
 800af74:	117a      	asrs	r2, r7, #5
 800af76:	2301      	movs	r3, #1
 800af78:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800af7c:	f007 071f 	and.w	r7, r7, #31
 800af80:	40bb      	lsls	r3, r7
 800af82:	4213      	tst	r3, r2
 800af84:	4629      	mov	r1, r5
 800af86:	4620      	mov	r0, r4
 800af88:	bf18      	it	ne
 800af8a:	f049 0902 	orrne.w	r9, r9, #2
 800af8e:	f7ff fe21 	bl	800abd4 <rshift>
 800af92:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800af96:	1b76      	subs	r6, r6, r5
 800af98:	2502      	movs	r5, #2
 800af9a:	f1b9 0f00 	cmp.w	r9, #0
 800af9e:	d047      	beq.n	800b030 <__gethex+0x38c>
 800afa0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800afa4:	2b02      	cmp	r3, #2
 800afa6:	d015      	beq.n	800afd4 <__gethex+0x330>
 800afa8:	2b03      	cmp	r3, #3
 800afaa:	d017      	beq.n	800afdc <__gethex+0x338>
 800afac:	2b01      	cmp	r3, #1
 800afae:	d109      	bne.n	800afc4 <__gethex+0x320>
 800afb0:	f019 0f02 	tst.w	r9, #2
 800afb4:	d006      	beq.n	800afc4 <__gethex+0x320>
 800afb6:	f8da 3000 	ldr.w	r3, [sl]
 800afba:	ea49 0903 	orr.w	r9, r9, r3
 800afbe:	f019 0f01 	tst.w	r9, #1
 800afc2:	d10e      	bne.n	800afe2 <__gethex+0x33e>
 800afc4:	f045 0510 	orr.w	r5, r5, #16
 800afc8:	e032      	b.n	800b030 <__gethex+0x38c>
 800afca:	f04f 0901 	mov.w	r9, #1
 800afce:	e7d1      	b.n	800af74 <__gethex+0x2d0>
 800afd0:	2501      	movs	r5, #1
 800afd2:	e7e2      	b.n	800af9a <__gethex+0x2f6>
 800afd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afd6:	f1c3 0301 	rsb	r3, r3, #1
 800afda:	930f      	str	r3, [sp, #60]	@ 0x3c
 800afdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d0f0      	beq.n	800afc4 <__gethex+0x320>
 800afe2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800afe6:	f104 0314 	add.w	r3, r4, #20
 800afea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800afee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800aff2:	f04f 0c00 	mov.w	ip, #0
 800aff6:	4618      	mov	r0, r3
 800aff8:	f853 2b04 	ldr.w	r2, [r3], #4
 800affc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b000:	d01b      	beq.n	800b03a <__gethex+0x396>
 800b002:	3201      	adds	r2, #1
 800b004:	6002      	str	r2, [r0, #0]
 800b006:	2d02      	cmp	r5, #2
 800b008:	f104 0314 	add.w	r3, r4, #20
 800b00c:	d13c      	bne.n	800b088 <__gethex+0x3e4>
 800b00e:	f8d8 2000 	ldr.w	r2, [r8]
 800b012:	3a01      	subs	r2, #1
 800b014:	42b2      	cmp	r2, r6
 800b016:	d109      	bne.n	800b02c <__gethex+0x388>
 800b018:	1171      	asrs	r1, r6, #5
 800b01a:	2201      	movs	r2, #1
 800b01c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b020:	f006 061f 	and.w	r6, r6, #31
 800b024:	fa02 f606 	lsl.w	r6, r2, r6
 800b028:	421e      	tst	r6, r3
 800b02a:	d13a      	bne.n	800b0a2 <__gethex+0x3fe>
 800b02c:	f045 0520 	orr.w	r5, r5, #32
 800b030:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b032:	601c      	str	r4, [r3, #0]
 800b034:	9b02      	ldr	r3, [sp, #8]
 800b036:	601f      	str	r7, [r3, #0]
 800b038:	e6b0      	b.n	800ad9c <__gethex+0xf8>
 800b03a:	4299      	cmp	r1, r3
 800b03c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b040:	d8d9      	bhi.n	800aff6 <__gethex+0x352>
 800b042:	68a3      	ldr	r3, [r4, #8]
 800b044:	459b      	cmp	fp, r3
 800b046:	db17      	blt.n	800b078 <__gethex+0x3d4>
 800b048:	6861      	ldr	r1, [r4, #4]
 800b04a:	9801      	ldr	r0, [sp, #4]
 800b04c:	3101      	adds	r1, #1
 800b04e:	f7fe f80f 	bl	8009070 <_Balloc>
 800b052:	4681      	mov	r9, r0
 800b054:	b918      	cbnz	r0, 800b05e <__gethex+0x3ba>
 800b056:	4b1a      	ldr	r3, [pc, #104]	@ (800b0c0 <__gethex+0x41c>)
 800b058:	4602      	mov	r2, r0
 800b05a:	2184      	movs	r1, #132	@ 0x84
 800b05c:	e6c5      	b.n	800adea <__gethex+0x146>
 800b05e:	6922      	ldr	r2, [r4, #16]
 800b060:	3202      	adds	r2, #2
 800b062:	f104 010c 	add.w	r1, r4, #12
 800b066:	0092      	lsls	r2, r2, #2
 800b068:	300c      	adds	r0, #12
 800b06a:	f7fd f8a0 	bl	80081ae <memcpy>
 800b06e:	4621      	mov	r1, r4
 800b070:	9801      	ldr	r0, [sp, #4]
 800b072:	f7fe f83d 	bl	80090f0 <_Bfree>
 800b076:	464c      	mov	r4, r9
 800b078:	6923      	ldr	r3, [r4, #16]
 800b07a:	1c5a      	adds	r2, r3, #1
 800b07c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b080:	6122      	str	r2, [r4, #16]
 800b082:	2201      	movs	r2, #1
 800b084:	615a      	str	r2, [r3, #20]
 800b086:	e7be      	b.n	800b006 <__gethex+0x362>
 800b088:	6922      	ldr	r2, [r4, #16]
 800b08a:	455a      	cmp	r2, fp
 800b08c:	dd0b      	ble.n	800b0a6 <__gethex+0x402>
 800b08e:	2101      	movs	r1, #1
 800b090:	4620      	mov	r0, r4
 800b092:	f7ff fd9f 	bl	800abd4 <rshift>
 800b096:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b09a:	3701      	adds	r7, #1
 800b09c:	42bb      	cmp	r3, r7
 800b09e:	f6ff aee0 	blt.w	800ae62 <__gethex+0x1be>
 800b0a2:	2501      	movs	r5, #1
 800b0a4:	e7c2      	b.n	800b02c <__gethex+0x388>
 800b0a6:	f016 061f 	ands.w	r6, r6, #31
 800b0aa:	d0fa      	beq.n	800b0a2 <__gethex+0x3fe>
 800b0ac:	4453      	add	r3, sl
 800b0ae:	f1c6 0620 	rsb	r6, r6, #32
 800b0b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b0b6:	f7fe f8cd 	bl	8009254 <__hi0bits>
 800b0ba:	42b0      	cmp	r0, r6
 800b0bc:	dbe7      	blt.n	800b08e <__gethex+0x3ea>
 800b0be:	e7f0      	b.n	800b0a2 <__gethex+0x3fe>
 800b0c0:	0800ba69 	.word	0x0800ba69

0800b0c4 <L_shift>:
 800b0c4:	f1c2 0208 	rsb	r2, r2, #8
 800b0c8:	0092      	lsls	r2, r2, #2
 800b0ca:	b570      	push	{r4, r5, r6, lr}
 800b0cc:	f1c2 0620 	rsb	r6, r2, #32
 800b0d0:	6843      	ldr	r3, [r0, #4]
 800b0d2:	6804      	ldr	r4, [r0, #0]
 800b0d4:	fa03 f506 	lsl.w	r5, r3, r6
 800b0d8:	432c      	orrs	r4, r5
 800b0da:	40d3      	lsrs	r3, r2
 800b0dc:	6004      	str	r4, [r0, #0]
 800b0de:	f840 3f04 	str.w	r3, [r0, #4]!
 800b0e2:	4288      	cmp	r0, r1
 800b0e4:	d3f4      	bcc.n	800b0d0 <L_shift+0xc>
 800b0e6:	bd70      	pop	{r4, r5, r6, pc}

0800b0e8 <__match>:
 800b0e8:	b530      	push	{r4, r5, lr}
 800b0ea:	6803      	ldr	r3, [r0, #0]
 800b0ec:	3301      	adds	r3, #1
 800b0ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0f2:	b914      	cbnz	r4, 800b0fa <__match+0x12>
 800b0f4:	6003      	str	r3, [r0, #0]
 800b0f6:	2001      	movs	r0, #1
 800b0f8:	bd30      	pop	{r4, r5, pc}
 800b0fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0fe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b102:	2d19      	cmp	r5, #25
 800b104:	bf98      	it	ls
 800b106:	3220      	addls	r2, #32
 800b108:	42a2      	cmp	r2, r4
 800b10a:	d0f0      	beq.n	800b0ee <__match+0x6>
 800b10c:	2000      	movs	r0, #0
 800b10e:	e7f3      	b.n	800b0f8 <__match+0x10>

0800b110 <__hexnan>:
 800b110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b114:	680b      	ldr	r3, [r1, #0]
 800b116:	6801      	ldr	r1, [r0, #0]
 800b118:	115e      	asrs	r6, r3, #5
 800b11a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b11e:	f013 031f 	ands.w	r3, r3, #31
 800b122:	b087      	sub	sp, #28
 800b124:	bf18      	it	ne
 800b126:	3604      	addne	r6, #4
 800b128:	2500      	movs	r5, #0
 800b12a:	1f37      	subs	r7, r6, #4
 800b12c:	4682      	mov	sl, r0
 800b12e:	4690      	mov	r8, r2
 800b130:	9301      	str	r3, [sp, #4]
 800b132:	f846 5c04 	str.w	r5, [r6, #-4]
 800b136:	46b9      	mov	r9, r7
 800b138:	463c      	mov	r4, r7
 800b13a:	9502      	str	r5, [sp, #8]
 800b13c:	46ab      	mov	fp, r5
 800b13e:	784a      	ldrb	r2, [r1, #1]
 800b140:	1c4b      	adds	r3, r1, #1
 800b142:	9303      	str	r3, [sp, #12]
 800b144:	b342      	cbz	r2, 800b198 <__hexnan+0x88>
 800b146:	4610      	mov	r0, r2
 800b148:	9105      	str	r1, [sp, #20]
 800b14a:	9204      	str	r2, [sp, #16]
 800b14c:	f7ff fd94 	bl	800ac78 <__hexdig_fun>
 800b150:	2800      	cmp	r0, #0
 800b152:	d151      	bne.n	800b1f8 <__hexnan+0xe8>
 800b154:	9a04      	ldr	r2, [sp, #16]
 800b156:	9905      	ldr	r1, [sp, #20]
 800b158:	2a20      	cmp	r2, #32
 800b15a:	d818      	bhi.n	800b18e <__hexnan+0x7e>
 800b15c:	9b02      	ldr	r3, [sp, #8]
 800b15e:	459b      	cmp	fp, r3
 800b160:	dd13      	ble.n	800b18a <__hexnan+0x7a>
 800b162:	454c      	cmp	r4, r9
 800b164:	d206      	bcs.n	800b174 <__hexnan+0x64>
 800b166:	2d07      	cmp	r5, #7
 800b168:	dc04      	bgt.n	800b174 <__hexnan+0x64>
 800b16a:	462a      	mov	r2, r5
 800b16c:	4649      	mov	r1, r9
 800b16e:	4620      	mov	r0, r4
 800b170:	f7ff ffa8 	bl	800b0c4 <L_shift>
 800b174:	4544      	cmp	r4, r8
 800b176:	d952      	bls.n	800b21e <__hexnan+0x10e>
 800b178:	2300      	movs	r3, #0
 800b17a:	f1a4 0904 	sub.w	r9, r4, #4
 800b17e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b182:	f8cd b008 	str.w	fp, [sp, #8]
 800b186:	464c      	mov	r4, r9
 800b188:	461d      	mov	r5, r3
 800b18a:	9903      	ldr	r1, [sp, #12]
 800b18c:	e7d7      	b.n	800b13e <__hexnan+0x2e>
 800b18e:	2a29      	cmp	r2, #41	@ 0x29
 800b190:	d157      	bne.n	800b242 <__hexnan+0x132>
 800b192:	3102      	adds	r1, #2
 800b194:	f8ca 1000 	str.w	r1, [sl]
 800b198:	f1bb 0f00 	cmp.w	fp, #0
 800b19c:	d051      	beq.n	800b242 <__hexnan+0x132>
 800b19e:	454c      	cmp	r4, r9
 800b1a0:	d206      	bcs.n	800b1b0 <__hexnan+0xa0>
 800b1a2:	2d07      	cmp	r5, #7
 800b1a4:	dc04      	bgt.n	800b1b0 <__hexnan+0xa0>
 800b1a6:	462a      	mov	r2, r5
 800b1a8:	4649      	mov	r1, r9
 800b1aa:	4620      	mov	r0, r4
 800b1ac:	f7ff ff8a 	bl	800b0c4 <L_shift>
 800b1b0:	4544      	cmp	r4, r8
 800b1b2:	d936      	bls.n	800b222 <__hexnan+0x112>
 800b1b4:	f1a8 0204 	sub.w	r2, r8, #4
 800b1b8:	4623      	mov	r3, r4
 800b1ba:	f853 1b04 	ldr.w	r1, [r3], #4
 800b1be:	f842 1f04 	str.w	r1, [r2, #4]!
 800b1c2:	429f      	cmp	r7, r3
 800b1c4:	d2f9      	bcs.n	800b1ba <__hexnan+0xaa>
 800b1c6:	1b3b      	subs	r3, r7, r4
 800b1c8:	f023 0303 	bic.w	r3, r3, #3
 800b1cc:	3304      	adds	r3, #4
 800b1ce:	3401      	adds	r4, #1
 800b1d0:	3e03      	subs	r6, #3
 800b1d2:	42b4      	cmp	r4, r6
 800b1d4:	bf88      	it	hi
 800b1d6:	2304      	movhi	r3, #4
 800b1d8:	4443      	add	r3, r8
 800b1da:	2200      	movs	r2, #0
 800b1dc:	f843 2b04 	str.w	r2, [r3], #4
 800b1e0:	429f      	cmp	r7, r3
 800b1e2:	d2fb      	bcs.n	800b1dc <__hexnan+0xcc>
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	b91b      	cbnz	r3, 800b1f0 <__hexnan+0xe0>
 800b1e8:	4547      	cmp	r7, r8
 800b1ea:	d128      	bne.n	800b23e <__hexnan+0x12e>
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	603b      	str	r3, [r7, #0]
 800b1f0:	2005      	movs	r0, #5
 800b1f2:	b007      	add	sp, #28
 800b1f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1f8:	3501      	adds	r5, #1
 800b1fa:	2d08      	cmp	r5, #8
 800b1fc:	f10b 0b01 	add.w	fp, fp, #1
 800b200:	dd06      	ble.n	800b210 <__hexnan+0x100>
 800b202:	4544      	cmp	r4, r8
 800b204:	d9c1      	bls.n	800b18a <__hexnan+0x7a>
 800b206:	2300      	movs	r3, #0
 800b208:	f844 3c04 	str.w	r3, [r4, #-4]
 800b20c:	2501      	movs	r5, #1
 800b20e:	3c04      	subs	r4, #4
 800b210:	6822      	ldr	r2, [r4, #0]
 800b212:	f000 000f 	and.w	r0, r0, #15
 800b216:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b21a:	6020      	str	r0, [r4, #0]
 800b21c:	e7b5      	b.n	800b18a <__hexnan+0x7a>
 800b21e:	2508      	movs	r5, #8
 800b220:	e7b3      	b.n	800b18a <__hexnan+0x7a>
 800b222:	9b01      	ldr	r3, [sp, #4]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d0dd      	beq.n	800b1e4 <__hexnan+0xd4>
 800b228:	f1c3 0320 	rsb	r3, r3, #32
 800b22c:	f04f 32ff 	mov.w	r2, #4294967295
 800b230:	40da      	lsrs	r2, r3
 800b232:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b236:	4013      	ands	r3, r2
 800b238:	f846 3c04 	str.w	r3, [r6, #-4]
 800b23c:	e7d2      	b.n	800b1e4 <__hexnan+0xd4>
 800b23e:	3f04      	subs	r7, #4
 800b240:	e7d0      	b.n	800b1e4 <__hexnan+0xd4>
 800b242:	2004      	movs	r0, #4
 800b244:	e7d5      	b.n	800b1f2 <__hexnan+0xe2>

0800b246 <__ascii_mbtowc>:
 800b246:	b082      	sub	sp, #8
 800b248:	b901      	cbnz	r1, 800b24c <__ascii_mbtowc+0x6>
 800b24a:	a901      	add	r1, sp, #4
 800b24c:	b142      	cbz	r2, 800b260 <__ascii_mbtowc+0x1a>
 800b24e:	b14b      	cbz	r3, 800b264 <__ascii_mbtowc+0x1e>
 800b250:	7813      	ldrb	r3, [r2, #0]
 800b252:	600b      	str	r3, [r1, #0]
 800b254:	7812      	ldrb	r2, [r2, #0]
 800b256:	1e10      	subs	r0, r2, #0
 800b258:	bf18      	it	ne
 800b25a:	2001      	movne	r0, #1
 800b25c:	b002      	add	sp, #8
 800b25e:	4770      	bx	lr
 800b260:	4610      	mov	r0, r2
 800b262:	e7fb      	b.n	800b25c <__ascii_mbtowc+0x16>
 800b264:	f06f 0001 	mvn.w	r0, #1
 800b268:	e7f8      	b.n	800b25c <__ascii_mbtowc+0x16>

0800b26a <_realloc_r>:
 800b26a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b26e:	4680      	mov	r8, r0
 800b270:	4615      	mov	r5, r2
 800b272:	460c      	mov	r4, r1
 800b274:	b921      	cbnz	r1, 800b280 <_realloc_r+0x16>
 800b276:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b27a:	4611      	mov	r1, r2
 800b27c:	f7fd be6c 	b.w	8008f58 <_malloc_r>
 800b280:	b92a      	cbnz	r2, 800b28e <_realloc_r+0x24>
 800b282:	f7fd fdf5 	bl	8008e70 <_free_r>
 800b286:	2400      	movs	r4, #0
 800b288:	4620      	mov	r0, r4
 800b28a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b28e:	f000 f840 	bl	800b312 <_malloc_usable_size_r>
 800b292:	4285      	cmp	r5, r0
 800b294:	4606      	mov	r6, r0
 800b296:	d802      	bhi.n	800b29e <_realloc_r+0x34>
 800b298:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b29c:	d8f4      	bhi.n	800b288 <_realloc_r+0x1e>
 800b29e:	4629      	mov	r1, r5
 800b2a0:	4640      	mov	r0, r8
 800b2a2:	f7fd fe59 	bl	8008f58 <_malloc_r>
 800b2a6:	4607      	mov	r7, r0
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	d0ec      	beq.n	800b286 <_realloc_r+0x1c>
 800b2ac:	42b5      	cmp	r5, r6
 800b2ae:	462a      	mov	r2, r5
 800b2b0:	4621      	mov	r1, r4
 800b2b2:	bf28      	it	cs
 800b2b4:	4632      	movcs	r2, r6
 800b2b6:	f7fc ff7a 	bl	80081ae <memcpy>
 800b2ba:	4621      	mov	r1, r4
 800b2bc:	4640      	mov	r0, r8
 800b2be:	f7fd fdd7 	bl	8008e70 <_free_r>
 800b2c2:	463c      	mov	r4, r7
 800b2c4:	e7e0      	b.n	800b288 <_realloc_r+0x1e>

0800b2c6 <__ascii_wctomb>:
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	4608      	mov	r0, r1
 800b2ca:	b141      	cbz	r1, 800b2de <__ascii_wctomb+0x18>
 800b2cc:	2aff      	cmp	r2, #255	@ 0xff
 800b2ce:	d904      	bls.n	800b2da <__ascii_wctomb+0x14>
 800b2d0:	228a      	movs	r2, #138	@ 0x8a
 800b2d2:	601a      	str	r2, [r3, #0]
 800b2d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2d8:	4770      	bx	lr
 800b2da:	700a      	strb	r2, [r1, #0]
 800b2dc:	2001      	movs	r0, #1
 800b2de:	4770      	bx	lr

0800b2e0 <fiprintf>:
 800b2e0:	b40e      	push	{r1, r2, r3}
 800b2e2:	b503      	push	{r0, r1, lr}
 800b2e4:	4601      	mov	r1, r0
 800b2e6:	ab03      	add	r3, sp, #12
 800b2e8:	4805      	ldr	r0, [pc, #20]	@ (800b300 <fiprintf+0x20>)
 800b2ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2ee:	6800      	ldr	r0, [r0, #0]
 800b2f0:	9301      	str	r3, [sp, #4]
 800b2f2:	f000 f83f 	bl	800b374 <_vfiprintf_r>
 800b2f6:	b002      	add	sp, #8
 800b2f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2fc:	b003      	add	sp, #12
 800b2fe:	4770      	bx	lr
 800b300:	20000024 	.word	0x20000024

0800b304 <abort>:
 800b304:	b508      	push	{r3, lr}
 800b306:	2006      	movs	r0, #6
 800b308:	f000 fa08 	bl	800b71c <raise>
 800b30c:	2001      	movs	r0, #1
 800b30e:	f7f6 fd35 	bl	8001d7c <_exit>

0800b312 <_malloc_usable_size_r>:
 800b312:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b316:	1f18      	subs	r0, r3, #4
 800b318:	2b00      	cmp	r3, #0
 800b31a:	bfbc      	itt	lt
 800b31c:	580b      	ldrlt	r3, [r1, r0]
 800b31e:	18c0      	addlt	r0, r0, r3
 800b320:	4770      	bx	lr

0800b322 <__sfputc_r>:
 800b322:	6893      	ldr	r3, [r2, #8]
 800b324:	3b01      	subs	r3, #1
 800b326:	2b00      	cmp	r3, #0
 800b328:	b410      	push	{r4}
 800b32a:	6093      	str	r3, [r2, #8]
 800b32c:	da08      	bge.n	800b340 <__sfputc_r+0x1e>
 800b32e:	6994      	ldr	r4, [r2, #24]
 800b330:	42a3      	cmp	r3, r4
 800b332:	db01      	blt.n	800b338 <__sfputc_r+0x16>
 800b334:	290a      	cmp	r1, #10
 800b336:	d103      	bne.n	800b340 <__sfputc_r+0x1e>
 800b338:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b33c:	f000 b932 	b.w	800b5a4 <__swbuf_r>
 800b340:	6813      	ldr	r3, [r2, #0]
 800b342:	1c58      	adds	r0, r3, #1
 800b344:	6010      	str	r0, [r2, #0]
 800b346:	7019      	strb	r1, [r3, #0]
 800b348:	4608      	mov	r0, r1
 800b34a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b34e:	4770      	bx	lr

0800b350 <__sfputs_r>:
 800b350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b352:	4606      	mov	r6, r0
 800b354:	460f      	mov	r7, r1
 800b356:	4614      	mov	r4, r2
 800b358:	18d5      	adds	r5, r2, r3
 800b35a:	42ac      	cmp	r4, r5
 800b35c:	d101      	bne.n	800b362 <__sfputs_r+0x12>
 800b35e:	2000      	movs	r0, #0
 800b360:	e007      	b.n	800b372 <__sfputs_r+0x22>
 800b362:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b366:	463a      	mov	r2, r7
 800b368:	4630      	mov	r0, r6
 800b36a:	f7ff ffda 	bl	800b322 <__sfputc_r>
 800b36e:	1c43      	adds	r3, r0, #1
 800b370:	d1f3      	bne.n	800b35a <__sfputs_r+0xa>
 800b372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b374 <_vfiprintf_r>:
 800b374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b378:	460d      	mov	r5, r1
 800b37a:	b09d      	sub	sp, #116	@ 0x74
 800b37c:	4614      	mov	r4, r2
 800b37e:	4698      	mov	r8, r3
 800b380:	4606      	mov	r6, r0
 800b382:	b118      	cbz	r0, 800b38c <_vfiprintf_r+0x18>
 800b384:	6a03      	ldr	r3, [r0, #32]
 800b386:	b90b      	cbnz	r3, 800b38c <_vfiprintf_r+0x18>
 800b388:	f7fc fdc4 	bl	8007f14 <__sinit>
 800b38c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b38e:	07d9      	lsls	r1, r3, #31
 800b390:	d405      	bmi.n	800b39e <_vfiprintf_r+0x2a>
 800b392:	89ab      	ldrh	r3, [r5, #12]
 800b394:	059a      	lsls	r2, r3, #22
 800b396:	d402      	bmi.n	800b39e <_vfiprintf_r+0x2a>
 800b398:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b39a:	f7fc ff06 	bl	80081aa <__retarget_lock_acquire_recursive>
 800b39e:	89ab      	ldrh	r3, [r5, #12]
 800b3a0:	071b      	lsls	r3, r3, #28
 800b3a2:	d501      	bpl.n	800b3a8 <_vfiprintf_r+0x34>
 800b3a4:	692b      	ldr	r3, [r5, #16]
 800b3a6:	b99b      	cbnz	r3, 800b3d0 <_vfiprintf_r+0x5c>
 800b3a8:	4629      	mov	r1, r5
 800b3aa:	4630      	mov	r0, r6
 800b3ac:	f000 f938 	bl	800b620 <__swsetup_r>
 800b3b0:	b170      	cbz	r0, 800b3d0 <_vfiprintf_r+0x5c>
 800b3b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3b4:	07dc      	lsls	r4, r3, #31
 800b3b6:	d504      	bpl.n	800b3c2 <_vfiprintf_r+0x4e>
 800b3b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3bc:	b01d      	add	sp, #116	@ 0x74
 800b3be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3c2:	89ab      	ldrh	r3, [r5, #12]
 800b3c4:	0598      	lsls	r0, r3, #22
 800b3c6:	d4f7      	bmi.n	800b3b8 <_vfiprintf_r+0x44>
 800b3c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3ca:	f7fc feef 	bl	80081ac <__retarget_lock_release_recursive>
 800b3ce:	e7f3      	b.n	800b3b8 <_vfiprintf_r+0x44>
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3d4:	2320      	movs	r3, #32
 800b3d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b3da:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3de:	2330      	movs	r3, #48	@ 0x30
 800b3e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b590 <_vfiprintf_r+0x21c>
 800b3e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b3e8:	f04f 0901 	mov.w	r9, #1
 800b3ec:	4623      	mov	r3, r4
 800b3ee:	469a      	mov	sl, r3
 800b3f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3f4:	b10a      	cbz	r2, 800b3fa <_vfiprintf_r+0x86>
 800b3f6:	2a25      	cmp	r2, #37	@ 0x25
 800b3f8:	d1f9      	bne.n	800b3ee <_vfiprintf_r+0x7a>
 800b3fa:	ebba 0b04 	subs.w	fp, sl, r4
 800b3fe:	d00b      	beq.n	800b418 <_vfiprintf_r+0xa4>
 800b400:	465b      	mov	r3, fp
 800b402:	4622      	mov	r2, r4
 800b404:	4629      	mov	r1, r5
 800b406:	4630      	mov	r0, r6
 800b408:	f7ff ffa2 	bl	800b350 <__sfputs_r>
 800b40c:	3001      	adds	r0, #1
 800b40e:	f000 80a7 	beq.w	800b560 <_vfiprintf_r+0x1ec>
 800b412:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b414:	445a      	add	r2, fp
 800b416:	9209      	str	r2, [sp, #36]	@ 0x24
 800b418:	f89a 3000 	ldrb.w	r3, [sl]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	f000 809f 	beq.w	800b560 <_vfiprintf_r+0x1ec>
 800b422:	2300      	movs	r3, #0
 800b424:	f04f 32ff 	mov.w	r2, #4294967295
 800b428:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b42c:	f10a 0a01 	add.w	sl, sl, #1
 800b430:	9304      	str	r3, [sp, #16]
 800b432:	9307      	str	r3, [sp, #28]
 800b434:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b438:	931a      	str	r3, [sp, #104]	@ 0x68
 800b43a:	4654      	mov	r4, sl
 800b43c:	2205      	movs	r2, #5
 800b43e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b442:	4853      	ldr	r0, [pc, #332]	@ (800b590 <_vfiprintf_r+0x21c>)
 800b444:	f7f4 fec4 	bl	80001d0 <memchr>
 800b448:	9a04      	ldr	r2, [sp, #16]
 800b44a:	b9d8      	cbnz	r0, 800b484 <_vfiprintf_r+0x110>
 800b44c:	06d1      	lsls	r1, r2, #27
 800b44e:	bf44      	itt	mi
 800b450:	2320      	movmi	r3, #32
 800b452:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b456:	0713      	lsls	r3, r2, #28
 800b458:	bf44      	itt	mi
 800b45a:	232b      	movmi	r3, #43	@ 0x2b
 800b45c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b460:	f89a 3000 	ldrb.w	r3, [sl]
 800b464:	2b2a      	cmp	r3, #42	@ 0x2a
 800b466:	d015      	beq.n	800b494 <_vfiprintf_r+0x120>
 800b468:	9a07      	ldr	r2, [sp, #28]
 800b46a:	4654      	mov	r4, sl
 800b46c:	2000      	movs	r0, #0
 800b46e:	f04f 0c0a 	mov.w	ip, #10
 800b472:	4621      	mov	r1, r4
 800b474:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b478:	3b30      	subs	r3, #48	@ 0x30
 800b47a:	2b09      	cmp	r3, #9
 800b47c:	d94b      	bls.n	800b516 <_vfiprintf_r+0x1a2>
 800b47e:	b1b0      	cbz	r0, 800b4ae <_vfiprintf_r+0x13a>
 800b480:	9207      	str	r2, [sp, #28]
 800b482:	e014      	b.n	800b4ae <_vfiprintf_r+0x13a>
 800b484:	eba0 0308 	sub.w	r3, r0, r8
 800b488:	fa09 f303 	lsl.w	r3, r9, r3
 800b48c:	4313      	orrs	r3, r2
 800b48e:	9304      	str	r3, [sp, #16]
 800b490:	46a2      	mov	sl, r4
 800b492:	e7d2      	b.n	800b43a <_vfiprintf_r+0xc6>
 800b494:	9b03      	ldr	r3, [sp, #12]
 800b496:	1d19      	adds	r1, r3, #4
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	9103      	str	r1, [sp, #12]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	bfbb      	ittet	lt
 800b4a0:	425b      	neglt	r3, r3
 800b4a2:	f042 0202 	orrlt.w	r2, r2, #2
 800b4a6:	9307      	strge	r3, [sp, #28]
 800b4a8:	9307      	strlt	r3, [sp, #28]
 800b4aa:	bfb8      	it	lt
 800b4ac:	9204      	strlt	r2, [sp, #16]
 800b4ae:	7823      	ldrb	r3, [r4, #0]
 800b4b0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4b2:	d10a      	bne.n	800b4ca <_vfiprintf_r+0x156>
 800b4b4:	7863      	ldrb	r3, [r4, #1]
 800b4b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4b8:	d132      	bne.n	800b520 <_vfiprintf_r+0x1ac>
 800b4ba:	9b03      	ldr	r3, [sp, #12]
 800b4bc:	1d1a      	adds	r2, r3, #4
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	9203      	str	r2, [sp, #12]
 800b4c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b4c6:	3402      	adds	r4, #2
 800b4c8:	9305      	str	r3, [sp, #20]
 800b4ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b5a0 <_vfiprintf_r+0x22c>
 800b4ce:	7821      	ldrb	r1, [r4, #0]
 800b4d0:	2203      	movs	r2, #3
 800b4d2:	4650      	mov	r0, sl
 800b4d4:	f7f4 fe7c 	bl	80001d0 <memchr>
 800b4d8:	b138      	cbz	r0, 800b4ea <_vfiprintf_r+0x176>
 800b4da:	9b04      	ldr	r3, [sp, #16]
 800b4dc:	eba0 000a 	sub.w	r0, r0, sl
 800b4e0:	2240      	movs	r2, #64	@ 0x40
 800b4e2:	4082      	lsls	r2, r0
 800b4e4:	4313      	orrs	r3, r2
 800b4e6:	3401      	adds	r4, #1
 800b4e8:	9304      	str	r3, [sp, #16]
 800b4ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4ee:	4829      	ldr	r0, [pc, #164]	@ (800b594 <_vfiprintf_r+0x220>)
 800b4f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b4f4:	2206      	movs	r2, #6
 800b4f6:	f7f4 fe6b 	bl	80001d0 <memchr>
 800b4fa:	2800      	cmp	r0, #0
 800b4fc:	d03f      	beq.n	800b57e <_vfiprintf_r+0x20a>
 800b4fe:	4b26      	ldr	r3, [pc, #152]	@ (800b598 <_vfiprintf_r+0x224>)
 800b500:	bb1b      	cbnz	r3, 800b54a <_vfiprintf_r+0x1d6>
 800b502:	9b03      	ldr	r3, [sp, #12]
 800b504:	3307      	adds	r3, #7
 800b506:	f023 0307 	bic.w	r3, r3, #7
 800b50a:	3308      	adds	r3, #8
 800b50c:	9303      	str	r3, [sp, #12]
 800b50e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b510:	443b      	add	r3, r7
 800b512:	9309      	str	r3, [sp, #36]	@ 0x24
 800b514:	e76a      	b.n	800b3ec <_vfiprintf_r+0x78>
 800b516:	fb0c 3202 	mla	r2, ip, r2, r3
 800b51a:	460c      	mov	r4, r1
 800b51c:	2001      	movs	r0, #1
 800b51e:	e7a8      	b.n	800b472 <_vfiprintf_r+0xfe>
 800b520:	2300      	movs	r3, #0
 800b522:	3401      	adds	r4, #1
 800b524:	9305      	str	r3, [sp, #20]
 800b526:	4619      	mov	r1, r3
 800b528:	f04f 0c0a 	mov.w	ip, #10
 800b52c:	4620      	mov	r0, r4
 800b52e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b532:	3a30      	subs	r2, #48	@ 0x30
 800b534:	2a09      	cmp	r2, #9
 800b536:	d903      	bls.n	800b540 <_vfiprintf_r+0x1cc>
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d0c6      	beq.n	800b4ca <_vfiprintf_r+0x156>
 800b53c:	9105      	str	r1, [sp, #20]
 800b53e:	e7c4      	b.n	800b4ca <_vfiprintf_r+0x156>
 800b540:	fb0c 2101 	mla	r1, ip, r1, r2
 800b544:	4604      	mov	r4, r0
 800b546:	2301      	movs	r3, #1
 800b548:	e7f0      	b.n	800b52c <_vfiprintf_r+0x1b8>
 800b54a:	ab03      	add	r3, sp, #12
 800b54c:	9300      	str	r3, [sp, #0]
 800b54e:	462a      	mov	r2, r5
 800b550:	4b12      	ldr	r3, [pc, #72]	@ (800b59c <_vfiprintf_r+0x228>)
 800b552:	a904      	add	r1, sp, #16
 800b554:	4630      	mov	r0, r6
 800b556:	f7fb fe85 	bl	8007264 <_printf_float>
 800b55a:	4607      	mov	r7, r0
 800b55c:	1c78      	adds	r0, r7, #1
 800b55e:	d1d6      	bne.n	800b50e <_vfiprintf_r+0x19a>
 800b560:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b562:	07d9      	lsls	r1, r3, #31
 800b564:	d405      	bmi.n	800b572 <_vfiprintf_r+0x1fe>
 800b566:	89ab      	ldrh	r3, [r5, #12]
 800b568:	059a      	lsls	r2, r3, #22
 800b56a:	d402      	bmi.n	800b572 <_vfiprintf_r+0x1fe>
 800b56c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b56e:	f7fc fe1d 	bl	80081ac <__retarget_lock_release_recursive>
 800b572:	89ab      	ldrh	r3, [r5, #12]
 800b574:	065b      	lsls	r3, r3, #25
 800b576:	f53f af1f 	bmi.w	800b3b8 <_vfiprintf_r+0x44>
 800b57a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b57c:	e71e      	b.n	800b3bc <_vfiprintf_r+0x48>
 800b57e:	ab03      	add	r3, sp, #12
 800b580:	9300      	str	r3, [sp, #0]
 800b582:	462a      	mov	r2, r5
 800b584:	4b05      	ldr	r3, [pc, #20]	@ (800b59c <_vfiprintf_r+0x228>)
 800b586:	a904      	add	r1, sp, #16
 800b588:	4630      	mov	r0, r6
 800b58a:	f7fc f903 	bl	8007794 <_printf_i>
 800b58e:	e7e4      	b.n	800b55a <_vfiprintf_r+0x1e6>
 800b590:	0800bd29 	.word	0x0800bd29
 800b594:	0800bd33 	.word	0x0800bd33
 800b598:	08007265 	.word	0x08007265
 800b59c:	0800b351 	.word	0x0800b351
 800b5a0:	0800bd2f 	.word	0x0800bd2f

0800b5a4 <__swbuf_r>:
 800b5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5a6:	460e      	mov	r6, r1
 800b5a8:	4614      	mov	r4, r2
 800b5aa:	4605      	mov	r5, r0
 800b5ac:	b118      	cbz	r0, 800b5b6 <__swbuf_r+0x12>
 800b5ae:	6a03      	ldr	r3, [r0, #32]
 800b5b0:	b90b      	cbnz	r3, 800b5b6 <__swbuf_r+0x12>
 800b5b2:	f7fc fcaf 	bl	8007f14 <__sinit>
 800b5b6:	69a3      	ldr	r3, [r4, #24]
 800b5b8:	60a3      	str	r3, [r4, #8]
 800b5ba:	89a3      	ldrh	r3, [r4, #12]
 800b5bc:	071a      	lsls	r2, r3, #28
 800b5be:	d501      	bpl.n	800b5c4 <__swbuf_r+0x20>
 800b5c0:	6923      	ldr	r3, [r4, #16]
 800b5c2:	b943      	cbnz	r3, 800b5d6 <__swbuf_r+0x32>
 800b5c4:	4621      	mov	r1, r4
 800b5c6:	4628      	mov	r0, r5
 800b5c8:	f000 f82a 	bl	800b620 <__swsetup_r>
 800b5cc:	b118      	cbz	r0, 800b5d6 <__swbuf_r+0x32>
 800b5ce:	f04f 37ff 	mov.w	r7, #4294967295
 800b5d2:	4638      	mov	r0, r7
 800b5d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5d6:	6823      	ldr	r3, [r4, #0]
 800b5d8:	6922      	ldr	r2, [r4, #16]
 800b5da:	1a98      	subs	r0, r3, r2
 800b5dc:	6963      	ldr	r3, [r4, #20]
 800b5de:	b2f6      	uxtb	r6, r6
 800b5e0:	4283      	cmp	r3, r0
 800b5e2:	4637      	mov	r7, r6
 800b5e4:	dc05      	bgt.n	800b5f2 <__swbuf_r+0x4e>
 800b5e6:	4621      	mov	r1, r4
 800b5e8:	4628      	mov	r0, r5
 800b5ea:	f7ff fa53 	bl	800aa94 <_fflush_r>
 800b5ee:	2800      	cmp	r0, #0
 800b5f0:	d1ed      	bne.n	800b5ce <__swbuf_r+0x2a>
 800b5f2:	68a3      	ldr	r3, [r4, #8]
 800b5f4:	3b01      	subs	r3, #1
 800b5f6:	60a3      	str	r3, [r4, #8]
 800b5f8:	6823      	ldr	r3, [r4, #0]
 800b5fa:	1c5a      	adds	r2, r3, #1
 800b5fc:	6022      	str	r2, [r4, #0]
 800b5fe:	701e      	strb	r6, [r3, #0]
 800b600:	6962      	ldr	r2, [r4, #20]
 800b602:	1c43      	adds	r3, r0, #1
 800b604:	429a      	cmp	r2, r3
 800b606:	d004      	beq.n	800b612 <__swbuf_r+0x6e>
 800b608:	89a3      	ldrh	r3, [r4, #12]
 800b60a:	07db      	lsls	r3, r3, #31
 800b60c:	d5e1      	bpl.n	800b5d2 <__swbuf_r+0x2e>
 800b60e:	2e0a      	cmp	r6, #10
 800b610:	d1df      	bne.n	800b5d2 <__swbuf_r+0x2e>
 800b612:	4621      	mov	r1, r4
 800b614:	4628      	mov	r0, r5
 800b616:	f7ff fa3d 	bl	800aa94 <_fflush_r>
 800b61a:	2800      	cmp	r0, #0
 800b61c:	d0d9      	beq.n	800b5d2 <__swbuf_r+0x2e>
 800b61e:	e7d6      	b.n	800b5ce <__swbuf_r+0x2a>

0800b620 <__swsetup_r>:
 800b620:	b538      	push	{r3, r4, r5, lr}
 800b622:	4b29      	ldr	r3, [pc, #164]	@ (800b6c8 <__swsetup_r+0xa8>)
 800b624:	4605      	mov	r5, r0
 800b626:	6818      	ldr	r0, [r3, #0]
 800b628:	460c      	mov	r4, r1
 800b62a:	b118      	cbz	r0, 800b634 <__swsetup_r+0x14>
 800b62c:	6a03      	ldr	r3, [r0, #32]
 800b62e:	b90b      	cbnz	r3, 800b634 <__swsetup_r+0x14>
 800b630:	f7fc fc70 	bl	8007f14 <__sinit>
 800b634:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b638:	0719      	lsls	r1, r3, #28
 800b63a:	d422      	bmi.n	800b682 <__swsetup_r+0x62>
 800b63c:	06da      	lsls	r2, r3, #27
 800b63e:	d407      	bmi.n	800b650 <__swsetup_r+0x30>
 800b640:	2209      	movs	r2, #9
 800b642:	602a      	str	r2, [r5, #0]
 800b644:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b648:	81a3      	strh	r3, [r4, #12]
 800b64a:	f04f 30ff 	mov.w	r0, #4294967295
 800b64e:	e033      	b.n	800b6b8 <__swsetup_r+0x98>
 800b650:	0758      	lsls	r0, r3, #29
 800b652:	d512      	bpl.n	800b67a <__swsetup_r+0x5a>
 800b654:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b656:	b141      	cbz	r1, 800b66a <__swsetup_r+0x4a>
 800b658:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b65c:	4299      	cmp	r1, r3
 800b65e:	d002      	beq.n	800b666 <__swsetup_r+0x46>
 800b660:	4628      	mov	r0, r5
 800b662:	f7fd fc05 	bl	8008e70 <_free_r>
 800b666:	2300      	movs	r3, #0
 800b668:	6363      	str	r3, [r4, #52]	@ 0x34
 800b66a:	89a3      	ldrh	r3, [r4, #12]
 800b66c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b670:	81a3      	strh	r3, [r4, #12]
 800b672:	2300      	movs	r3, #0
 800b674:	6063      	str	r3, [r4, #4]
 800b676:	6923      	ldr	r3, [r4, #16]
 800b678:	6023      	str	r3, [r4, #0]
 800b67a:	89a3      	ldrh	r3, [r4, #12]
 800b67c:	f043 0308 	orr.w	r3, r3, #8
 800b680:	81a3      	strh	r3, [r4, #12]
 800b682:	6923      	ldr	r3, [r4, #16]
 800b684:	b94b      	cbnz	r3, 800b69a <__swsetup_r+0x7a>
 800b686:	89a3      	ldrh	r3, [r4, #12]
 800b688:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b68c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b690:	d003      	beq.n	800b69a <__swsetup_r+0x7a>
 800b692:	4621      	mov	r1, r4
 800b694:	4628      	mov	r0, r5
 800b696:	f000 f883 	bl	800b7a0 <__smakebuf_r>
 800b69a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b69e:	f013 0201 	ands.w	r2, r3, #1
 800b6a2:	d00a      	beq.n	800b6ba <__swsetup_r+0x9a>
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	60a2      	str	r2, [r4, #8]
 800b6a8:	6962      	ldr	r2, [r4, #20]
 800b6aa:	4252      	negs	r2, r2
 800b6ac:	61a2      	str	r2, [r4, #24]
 800b6ae:	6922      	ldr	r2, [r4, #16]
 800b6b0:	b942      	cbnz	r2, 800b6c4 <__swsetup_r+0xa4>
 800b6b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b6b6:	d1c5      	bne.n	800b644 <__swsetup_r+0x24>
 800b6b8:	bd38      	pop	{r3, r4, r5, pc}
 800b6ba:	0799      	lsls	r1, r3, #30
 800b6bc:	bf58      	it	pl
 800b6be:	6962      	ldrpl	r2, [r4, #20]
 800b6c0:	60a2      	str	r2, [r4, #8]
 800b6c2:	e7f4      	b.n	800b6ae <__swsetup_r+0x8e>
 800b6c4:	2000      	movs	r0, #0
 800b6c6:	e7f7      	b.n	800b6b8 <__swsetup_r+0x98>
 800b6c8:	20000024 	.word	0x20000024

0800b6cc <_raise_r>:
 800b6cc:	291f      	cmp	r1, #31
 800b6ce:	b538      	push	{r3, r4, r5, lr}
 800b6d0:	4605      	mov	r5, r0
 800b6d2:	460c      	mov	r4, r1
 800b6d4:	d904      	bls.n	800b6e0 <_raise_r+0x14>
 800b6d6:	2316      	movs	r3, #22
 800b6d8:	6003      	str	r3, [r0, #0]
 800b6da:	f04f 30ff 	mov.w	r0, #4294967295
 800b6de:	bd38      	pop	{r3, r4, r5, pc}
 800b6e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b6e2:	b112      	cbz	r2, 800b6ea <_raise_r+0x1e>
 800b6e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b6e8:	b94b      	cbnz	r3, 800b6fe <_raise_r+0x32>
 800b6ea:	4628      	mov	r0, r5
 800b6ec:	f000 f830 	bl	800b750 <_getpid_r>
 800b6f0:	4622      	mov	r2, r4
 800b6f2:	4601      	mov	r1, r0
 800b6f4:	4628      	mov	r0, r5
 800b6f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6fa:	f000 b817 	b.w	800b72c <_kill_r>
 800b6fe:	2b01      	cmp	r3, #1
 800b700:	d00a      	beq.n	800b718 <_raise_r+0x4c>
 800b702:	1c59      	adds	r1, r3, #1
 800b704:	d103      	bne.n	800b70e <_raise_r+0x42>
 800b706:	2316      	movs	r3, #22
 800b708:	6003      	str	r3, [r0, #0]
 800b70a:	2001      	movs	r0, #1
 800b70c:	e7e7      	b.n	800b6de <_raise_r+0x12>
 800b70e:	2100      	movs	r1, #0
 800b710:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b714:	4620      	mov	r0, r4
 800b716:	4798      	blx	r3
 800b718:	2000      	movs	r0, #0
 800b71a:	e7e0      	b.n	800b6de <_raise_r+0x12>

0800b71c <raise>:
 800b71c:	4b02      	ldr	r3, [pc, #8]	@ (800b728 <raise+0xc>)
 800b71e:	4601      	mov	r1, r0
 800b720:	6818      	ldr	r0, [r3, #0]
 800b722:	f7ff bfd3 	b.w	800b6cc <_raise_r>
 800b726:	bf00      	nop
 800b728:	20000024 	.word	0x20000024

0800b72c <_kill_r>:
 800b72c:	b538      	push	{r3, r4, r5, lr}
 800b72e:	4d07      	ldr	r5, [pc, #28]	@ (800b74c <_kill_r+0x20>)
 800b730:	2300      	movs	r3, #0
 800b732:	4604      	mov	r4, r0
 800b734:	4608      	mov	r0, r1
 800b736:	4611      	mov	r1, r2
 800b738:	602b      	str	r3, [r5, #0]
 800b73a:	f7f6 fb0f 	bl	8001d5c <_kill>
 800b73e:	1c43      	adds	r3, r0, #1
 800b740:	d102      	bne.n	800b748 <_kill_r+0x1c>
 800b742:	682b      	ldr	r3, [r5, #0]
 800b744:	b103      	cbz	r3, 800b748 <_kill_r+0x1c>
 800b746:	6023      	str	r3, [r4, #0]
 800b748:	bd38      	pop	{r3, r4, r5, pc}
 800b74a:	bf00      	nop
 800b74c:	200014a0 	.word	0x200014a0

0800b750 <_getpid_r>:
 800b750:	f7f6 bafc 	b.w	8001d4c <_getpid>

0800b754 <__swhatbuf_r>:
 800b754:	b570      	push	{r4, r5, r6, lr}
 800b756:	460c      	mov	r4, r1
 800b758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b75c:	2900      	cmp	r1, #0
 800b75e:	b096      	sub	sp, #88	@ 0x58
 800b760:	4615      	mov	r5, r2
 800b762:	461e      	mov	r6, r3
 800b764:	da0d      	bge.n	800b782 <__swhatbuf_r+0x2e>
 800b766:	89a3      	ldrh	r3, [r4, #12]
 800b768:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b76c:	f04f 0100 	mov.w	r1, #0
 800b770:	bf14      	ite	ne
 800b772:	2340      	movne	r3, #64	@ 0x40
 800b774:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b778:	2000      	movs	r0, #0
 800b77a:	6031      	str	r1, [r6, #0]
 800b77c:	602b      	str	r3, [r5, #0]
 800b77e:	b016      	add	sp, #88	@ 0x58
 800b780:	bd70      	pop	{r4, r5, r6, pc}
 800b782:	466a      	mov	r2, sp
 800b784:	f000 f848 	bl	800b818 <_fstat_r>
 800b788:	2800      	cmp	r0, #0
 800b78a:	dbec      	blt.n	800b766 <__swhatbuf_r+0x12>
 800b78c:	9901      	ldr	r1, [sp, #4]
 800b78e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b792:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b796:	4259      	negs	r1, r3
 800b798:	4159      	adcs	r1, r3
 800b79a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b79e:	e7eb      	b.n	800b778 <__swhatbuf_r+0x24>

0800b7a0 <__smakebuf_r>:
 800b7a0:	898b      	ldrh	r3, [r1, #12]
 800b7a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7a4:	079d      	lsls	r5, r3, #30
 800b7a6:	4606      	mov	r6, r0
 800b7a8:	460c      	mov	r4, r1
 800b7aa:	d507      	bpl.n	800b7bc <__smakebuf_r+0x1c>
 800b7ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b7b0:	6023      	str	r3, [r4, #0]
 800b7b2:	6123      	str	r3, [r4, #16]
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	6163      	str	r3, [r4, #20]
 800b7b8:	b003      	add	sp, #12
 800b7ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7bc:	ab01      	add	r3, sp, #4
 800b7be:	466a      	mov	r2, sp
 800b7c0:	f7ff ffc8 	bl	800b754 <__swhatbuf_r>
 800b7c4:	9f00      	ldr	r7, [sp, #0]
 800b7c6:	4605      	mov	r5, r0
 800b7c8:	4639      	mov	r1, r7
 800b7ca:	4630      	mov	r0, r6
 800b7cc:	f7fd fbc4 	bl	8008f58 <_malloc_r>
 800b7d0:	b948      	cbnz	r0, 800b7e6 <__smakebuf_r+0x46>
 800b7d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7d6:	059a      	lsls	r2, r3, #22
 800b7d8:	d4ee      	bmi.n	800b7b8 <__smakebuf_r+0x18>
 800b7da:	f023 0303 	bic.w	r3, r3, #3
 800b7de:	f043 0302 	orr.w	r3, r3, #2
 800b7e2:	81a3      	strh	r3, [r4, #12]
 800b7e4:	e7e2      	b.n	800b7ac <__smakebuf_r+0xc>
 800b7e6:	89a3      	ldrh	r3, [r4, #12]
 800b7e8:	6020      	str	r0, [r4, #0]
 800b7ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7ee:	81a3      	strh	r3, [r4, #12]
 800b7f0:	9b01      	ldr	r3, [sp, #4]
 800b7f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b7f6:	b15b      	cbz	r3, 800b810 <__smakebuf_r+0x70>
 800b7f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b7fc:	4630      	mov	r0, r6
 800b7fe:	f000 f81d 	bl	800b83c <_isatty_r>
 800b802:	b128      	cbz	r0, 800b810 <__smakebuf_r+0x70>
 800b804:	89a3      	ldrh	r3, [r4, #12]
 800b806:	f023 0303 	bic.w	r3, r3, #3
 800b80a:	f043 0301 	orr.w	r3, r3, #1
 800b80e:	81a3      	strh	r3, [r4, #12]
 800b810:	89a3      	ldrh	r3, [r4, #12]
 800b812:	431d      	orrs	r5, r3
 800b814:	81a5      	strh	r5, [r4, #12]
 800b816:	e7cf      	b.n	800b7b8 <__smakebuf_r+0x18>

0800b818 <_fstat_r>:
 800b818:	b538      	push	{r3, r4, r5, lr}
 800b81a:	4d07      	ldr	r5, [pc, #28]	@ (800b838 <_fstat_r+0x20>)
 800b81c:	2300      	movs	r3, #0
 800b81e:	4604      	mov	r4, r0
 800b820:	4608      	mov	r0, r1
 800b822:	4611      	mov	r1, r2
 800b824:	602b      	str	r3, [r5, #0]
 800b826:	f7f6 fadd 	bl	8001de4 <_fstat>
 800b82a:	1c43      	adds	r3, r0, #1
 800b82c:	d102      	bne.n	800b834 <_fstat_r+0x1c>
 800b82e:	682b      	ldr	r3, [r5, #0]
 800b830:	b103      	cbz	r3, 800b834 <_fstat_r+0x1c>
 800b832:	6023      	str	r3, [r4, #0]
 800b834:	bd38      	pop	{r3, r4, r5, pc}
 800b836:	bf00      	nop
 800b838:	200014a0 	.word	0x200014a0

0800b83c <_isatty_r>:
 800b83c:	b538      	push	{r3, r4, r5, lr}
 800b83e:	4d06      	ldr	r5, [pc, #24]	@ (800b858 <_isatty_r+0x1c>)
 800b840:	2300      	movs	r3, #0
 800b842:	4604      	mov	r4, r0
 800b844:	4608      	mov	r0, r1
 800b846:	602b      	str	r3, [r5, #0]
 800b848:	f7f6 fadc 	bl	8001e04 <_isatty>
 800b84c:	1c43      	adds	r3, r0, #1
 800b84e:	d102      	bne.n	800b856 <_isatty_r+0x1a>
 800b850:	682b      	ldr	r3, [r5, #0]
 800b852:	b103      	cbz	r3, 800b856 <_isatty_r+0x1a>
 800b854:	6023      	str	r3, [r4, #0]
 800b856:	bd38      	pop	{r3, r4, r5, pc}
 800b858:	200014a0 	.word	0x200014a0

0800b85c <_init>:
 800b85c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b85e:	bf00      	nop
 800b860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b862:	bc08      	pop	{r3}
 800b864:	469e      	mov	lr, r3
 800b866:	4770      	bx	lr

0800b868 <_fini>:
 800b868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b86a:	bf00      	nop
 800b86c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b86e:	bc08      	pop	{r3}
 800b870:	469e      	mov	lr, r3
 800b872:	4770      	bx	lr
