#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 30 12:58:29 2020
# Process ID: 3604
# Current directory: C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/top_fp_sop_0_0_synth_1
# Command line: vivado.exe -log top_fp_sop_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_fp_sop_0_0.tcl
# Log file: C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/top_fp_sop_0_0_synth_1/top_fp_sop_0_0.vds
# Journal file: C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/top_fp_sop_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source top_fp_sop_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 425.773 ; gain = 123.238
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/HLS/fp_multipliers/solution_1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.cache/ip 
Command: synth_design -top top_fp_sop_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 975.953 ; gain = 234.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_fp_sop_0_0' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_fp_sop_0_0/synth/top_fp_sop_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fp_sop' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop.v:235]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop.v:1507]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop.v:1519]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdbkb' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdbkb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdbkb_DSP48_0' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdbkb.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdbkb_DSP48_0' (1#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdbkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdbkb' (2#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdbkb.v:34]
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdcud' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdcud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdcud_DSP48_1' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdcud.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdcud_DSP48_1' (3#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdcud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdcud' (4#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdcud.v:34]
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladddEe' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladddEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladddEe_DSP48_2' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladddEe.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladddEe_DSP48_2' (5#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladddEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladddEe' (6#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladddEe.v:34]
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdeOg' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdeOg.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdeOg_DSP48_3' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdeOg.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdeOg_DSP48_3' (7#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdeOg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdeOg' (8#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdeOg.v:34]
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdfYi' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdfYi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdfYi_DSP48_4' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdfYi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdfYi_DSP48_4' (9#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdfYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdfYi' (10#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdfYi.v:34]
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdg8j' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdg8j.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdg8j_DSP48_5' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdg8j.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdg8j_DSP48_5' (11#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdg8j.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdg8j' (12#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdg8j.v:34]
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdhbi' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdhbi.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdhbi_DSP48_6' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdhbi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdhbi_DSP48_6' (13#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdhbi' (14#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdhbi.v:34]
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdibs' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdibs.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdibs_DSP48_7' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdibs.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdibs_DSP48_7' (15#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdibs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdibs' (16#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdibs.v:34]
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdjbC' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdjbC.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdjbC_DSP48_8' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdjbC.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdjbC_DSP48_8' (17#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdjbC.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdjbC' (18#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdjbC.v:34]
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdkbM' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdkbM.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdkbM_DSP48_9' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdkbM.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdkbM_DSP48_9' (19#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdkbM.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdkbM' (20#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdkbM.v:34]
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdlbW' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdlbW.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_sop_mac_muladdlbW_DSP48_10' [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdlbW.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdlbW_DSP48_10' (21#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdlbW.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fp_sop_mac_muladdlbW' (22#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop_mac_muladdlbW.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop.v:3917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop.v:4169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop.v:4227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop.v:4231]
INFO: [Synth 8-6155] done synthesizing module 'fp_sop' (23#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ipshared/1001/hdl/verilog/fp_sop.v:12]
INFO: [Synth 8-6155] done synthesizing module 'top_fp_sop_0_0' (24#1) [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_fp_sop_0_0/synth/top_fp_sop_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1081.805 ; gain = 340.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1081.805 ; gain = 340.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1081.805 ; gain = 340.555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.353 . Memory (MB): peak = 1081.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_fp_sop_0_0/constraints/fp_sop_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.srcs/sources_1/bd/top/ip/top_fp_sop_0_0/constraints/fp_sop_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/top_fp_sop_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/top_fp_sop_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1211.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1216.527 ; gain = 5.477
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.527 ; gain = 475.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.527 ; gain = 475.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/top_fp_sop_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1216.527 ; gain = 475.277
---------------------------------------------------------------------------------
DSP Debug: swapped A/B pins for adder 0000020DD88A2B10
DSP Debug: swapped A/B pins for adder 0000020DD88A2B10
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1216.527 ; gain = 475.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 3     
	   4 Input     22 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               22 Bit    Registers := 8     
	               21 Bit    Registers := 8     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1132  
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fp_sop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 3     
	   4 Input     22 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               22 Bit    Registers := 8     
	               21 Bit    Registers := 8     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1132  
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Debug: swapped A/B pins for adder 0000020DE8321830
DSP Report: Generating DSP p_Val2_48_reg_2333_reg, operation Mode is: (A''*B'')'.
DSP Report: register kernel_patch_48_V_re_reg_1971_pp0_iter20_reg_reg is absorbed into DSP p_Val2_48_reg_2333_reg.
DSP Report: register kernel_patch_48_V_re_reg_1971_pp0_iter21_reg_reg is absorbed into DSP p_Val2_48_reg_2333_reg.
DSP Report: register p_Val2_48_reg_2333_reg is absorbed into DSP p_Val2_48_reg_2333_reg.
DSP Report: register p_Val2_48_reg_2333_reg is absorbed into DSP p_Val2_48_reg_2333_reg.
DSP Report: register p_Val2_48_reg_2333_reg is absorbed into DSP p_Val2_48_reg_2333_reg.
DSP Report: operator p_Val2_48_fu_1180_p2 is absorbed into DSP p_Val2_48_reg_2333_reg.
DSP Report: Generating DSP p_Val2_45_reg_2316_reg, operation Mode is: (A''*B'')'.
DSP Report: register kernel_patch_45_V_re_reg_1986_pp0_iter20_reg_reg is absorbed into DSP p_Val2_45_reg_2316_reg.
DSP Report: register kernel_patch_45_V_re_reg_1986_pp0_iter21_reg_reg is absorbed into DSP p_Val2_45_reg_2316_reg.
DSP Report: register p_Val2_45_reg_2316_reg is absorbed into DSP p_Val2_45_reg_2316_reg.
DSP Report: register p_Val2_45_reg_2316_reg is absorbed into DSP p_Val2_45_reg_2316_reg.
DSP Report: register p_Val2_45_reg_2316_reg is absorbed into DSP p_Val2_45_reg_2316_reg.
DSP Report: operator p_Val2_45_fu_1144_p2 is absorbed into DSP p_Val2_45_reg_2316_reg.
DSP Report: Generating DSP p_Val2_47_reg_2327_reg, operation Mode is: (A''*B'')'.
DSP Report: register kernel_patch_47_V_re_reg_1976_pp0_iter20_reg_reg is absorbed into DSP p_Val2_47_reg_2327_reg.
DSP Report: register kernel_patch_47_V_re_reg_1976_pp0_iter21_reg_reg is absorbed into DSP p_Val2_47_reg_2327_reg.
DSP Report: register p_Val2_47_reg_2327_reg is absorbed into DSP p_Val2_47_reg_2327_reg.
DSP Report: register p_Val2_47_reg_2327_reg is absorbed into DSP p_Val2_47_reg_2327_reg.
DSP Report: register p_Val2_47_reg_2327_reg is absorbed into DSP p_Val2_47_reg_2327_reg.
DSP Report: operator p_Val2_47_fu_1168_p2 is absorbed into DSP p_Val2_47_reg_2327_reg.
DSP Report: Generating DSP p_Val2_1_fu_855_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_1_fu_855_p2 is absorbed into DSP p_Val2_1_fu_855_p2.
DSP Report: Generating DSP p_Val2_49_reg_2206_reg, operation Mode is: (C+A*B)'.
DSP Report: register p_Val2_49_reg_2206_reg is absorbed into DSP p_Val2_49_reg_2206_reg.
DSP Report: operator fp_sop_mac_muladdbkb_U1/fp_sop_mac_muladdbkb_DSP48_0_U/p is absorbed into DSP p_Val2_49_reg_2206_reg.
DSP Report: operator fp_sop_mac_muladdbkb_U1/fp_sop_mac_muladdbkb_DSP48_0_U/m is absorbed into DSP p_Val2_49_reg_2206_reg.
DSP Report: Generating DSP fp_sop_mac_muladdcud_U2/fp_sop_mac_muladdcud_DSP48_1_U/p, operation Mode is: C+A2*B2.
DSP Report: register kernel_patch_2_V_rea_reg_2201_reg is absorbed into DSP fp_sop_mac_muladdcud_U2/fp_sop_mac_muladdcud_DSP48_1_U/p.
DSP Report: register fp_sop_mac_muladdcud_U2/fp_sop_mac_muladdcud_DSP48_1_U/p is absorbed into DSP fp_sop_mac_muladdcud_U2/fp_sop_mac_muladdcud_DSP48_1_U/p.
DSP Report: operator fp_sop_mac_muladdcud_U2/fp_sop_mac_muladdcud_DSP48_1_U/p is absorbed into DSP fp_sop_mac_muladdcud_U2/fp_sop_mac_muladdcud_DSP48_1_U/p.
DSP Report: operator fp_sop_mac_muladdcud_U2/fp_sop_mac_muladdcud_DSP48_1_U/m is absorbed into DSP fp_sop_mac_muladdcud_U2/fp_sop_mac_muladdcud_DSP48_1_U/p.
DSP Report: Generating DSP p_Val2_51_reg_2211_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register kernel_patch_3_V_rea_reg_2196_reg is absorbed into DSP p_Val2_51_reg_2211_reg.
DSP Report: register p_Val2_51_reg_2211_reg is absorbed into DSP p_Val2_51_reg_2211_reg.
DSP Report: register p_Val2_51_reg_2211_reg is absorbed into DSP p_Val2_51_reg_2211_reg.
DSP Report: operator fp_sop_mac_muladddEe_U3/fp_sop_mac_muladddEe_DSP48_2_U/p is absorbed into DSP p_Val2_51_reg_2211_reg.
DSP Report: operator fp_sop_mac_muladddEe_U3/fp_sop_mac_muladddEe_DSP48_2_U/m is absorbed into DSP p_Val2_51_reg_2211_reg.
DSP Report: Generating DSP fp_sop_mac_muladdeOg_U4/fp_sop_mac_muladdeOg_DSP48_3_U/p, operation Mode is: C+A''*B''.
DSP Report: register kernel_patch_4_V_rea_reg_2191_reg is absorbed into DSP fp_sop_mac_muladdeOg_U4/fp_sop_mac_muladdeOg_DSP48_3_U/p.
DSP Report: register kernel_patch_4_V_rea_reg_2191_pp0_iter1_reg_reg is absorbed into DSP fp_sop_mac_muladdeOg_U4/fp_sop_mac_muladdeOg_DSP48_3_U/p.
DSP Report: register fp_sop_mac_muladdeOg_U4/fp_sop_mac_muladdeOg_DSP48_3_U/p is absorbed into DSP fp_sop_mac_muladdeOg_U4/fp_sop_mac_muladdeOg_DSP48_3_U/p.
DSP Report: register fp_sop_mac_muladdeOg_U4/fp_sop_mac_muladdeOg_DSP48_3_U/p is absorbed into DSP fp_sop_mac_muladdeOg_U4/fp_sop_mac_muladdeOg_DSP48_3_U/p.
DSP Report: operator fp_sop_mac_muladdeOg_U4/fp_sop_mac_muladdeOg_DSP48_3_U/p is absorbed into DSP fp_sop_mac_muladdeOg_U4/fp_sop_mac_muladdeOg_DSP48_3_U/p.
DSP Report: operator fp_sop_mac_muladdeOg_U4/fp_sop_mac_muladdeOg_DSP48_3_U/m is absorbed into DSP fp_sop_mac_muladdeOg_U4/fp_sop_mac_muladdeOg_DSP48_3_U/p.
DSP Report: Generating DSP p_Val2_53_reg_2216_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_5_V_rea_reg_2186_reg is absorbed into DSP p_Val2_53_reg_2216_reg.
DSP Report: register kernel_patch_5_V_rea_reg_2186_pp0_iter1_reg_reg is absorbed into DSP p_Val2_53_reg_2216_reg.
DSP Report: register p_Val2_53_reg_2216_reg is absorbed into DSP p_Val2_53_reg_2216_reg.
DSP Report: register p_Val2_53_reg_2216_reg is absorbed into DSP p_Val2_53_reg_2216_reg.
DSP Report: register p_Val2_53_reg_2216_reg is absorbed into DSP p_Val2_53_reg_2216_reg.
DSP Report: operator fp_sop_mac_muladdfYi_U5/fp_sop_mac_muladdfYi_DSP48_4_U/p is absorbed into DSP p_Val2_53_reg_2216_reg.
DSP Report: operator fp_sop_mac_muladdfYi_U5/fp_sop_mac_muladdfYi_DSP48_4_U/m is absorbed into DSP p_Val2_53_reg_2216_reg.
DSP Report: Generating DSP fp_sop_mac_muladdfYi_U6/fp_sop_mac_muladdfYi_DSP48_4_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_6_V_rea_reg_2181_pp0_iter1_reg_reg is absorbed into DSP fp_sop_mac_muladdfYi_U6/fp_sop_mac_muladdfYi_DSP48_4_U/p.
DSP Report: register kernel_patch_6_V_rea_reg_2181_pp0_iter2_reg_reg is absorbed into DSP fp_sop_mac_muladdfYi_U6/fp_sop_mac_muladdfYi_DSP48_4_U/p.
DSP Report: register fp_sop_mac_muladdfYi_U6/fp_sop_mac_muladdfYi_DSP48_4_U/p is absorbed into DSP fp_sop_mac_muladdfYi_U6/fp_sop_mac_muladdfYi_DSP48_4_U/p.
DSP Report: register fp_sop_mac_muladdfYi_U6/fp_sop_mac_muladdfYi_DSP48_4_U/p is absorbed into DSP fp_sop_mac_muladdfYi_U6/fp_sop_mac_muladdfYi_DSP48_4_U/p.
DSP Report: operator fp_sop_mac_muladdfYi_U6/fp_sop_mac_muladdfYi_DSP48_4_U/p is absorbed into DSP fp_sop_mac_muladdfYi_U6/fp_sop_mac_muladdfYi_DSP48_4_U/p.
DSP Report: operator fp_sop_mac_muladdfYi_U6/fp_sop_mac_muladdfYi_DSP48_4_U/m is absorbed into DSP fp_sop_mac_muladdfYi_U6/fp_sop_mac_muladdfYi_DSP48_4_U/p.
DSP Report: Generating DSP p_Val2_55_reg_2221_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_7_V_rea_reg_2176_pp0_iter1_reg_reg is absorbed into DSP p_Val2_55_reg_2221_reg.
DSP Report: register kernel_patch_7_V_rea_reg_2176_pp0_iter2_reg_reg is absorbed into DSP p_Val2_55_reg_2221_reg.
DSP Report: register p_Val2_55_reg_2221_reg is absorbed into DSP p_Val2_55_reg_2221_reg.
DSP Report: register p_Val2_55_reg_2221_reg is absorbed into DSP p_Val2_55_reg_2221_reg.
DSP Report: register p_Val2_55_reg_2221_reg is absorbed into DSP p_Val2_55_reg_2221_reg.
DSP Report: operator fp_sop_mac_muladdfYi_U7/fp_sop_mac_muladdfYi_DSP48_4_U/p is absorbed into DSP p_Val2_55_reg_2221_reg.
DSP Report: operator fp_sop_mac_muladdfYi_U7/fp_sop_mac_muladdfYi_DSP48_4_U/m is absorbed into DSP p_Val2_55_reg_2221_reg.
DSP Report: Generating DSP fp_sop_mac_muladdg8j_U8/fp_sop_mac_muladdg8j_DSP48_5_U/p, operation Mode is: C+A''*B''.
DSP Report: register kernel_patch_8_V_rea_reg_2171_pp0_iter2_reg_reg is absorbed into DSP fp_sop_mac_muladdg8j_U8/fp_sop_mac_muladdg8j_DSP48_5_U/p.
DSP Report: register kernel_patch_8_V_rea_reg_2171_pp0_iter3_reg_reg is absorbed into DSP fp_sop_mac_muladdg8j_U8/fp_sop_mac_muladdg8j_DSP48_5_U/p.
DSP Report: register fp_sop_mac_muladdg8j_U8/fp_sop_mac_muladdg8j_DSP48_5_U/p is absorbed into DSP fp_sop_mac_muladdg8j_U8/fp_sop_mac_muladdg8j_DSP48_5_U/p.
DSP Report: register fp_sop_mac_muladdg8j_U8/fp_sop_mac_muladdg8j_DSP48_5_U/p is absorbed into DSP fp_sop_mac_muladdg8j_U8/fp_sop_mac_muladdg8j_DSP48_5_U/p.
DSP Report: operator fp_sop_mac_muladdg8j_U8/fp_sop_mac_muladdg8j_DSP48_5_U/p is absorbed into DSP fp_sop_mac_muladdg8j_U8/fp_sop_mac_muladdg8j_DSP48_5_U/p.
DSP Report: operator fp_sop_mac_muladdg8j_U8/fp_sop_mac_muladdg8j_DSP48_5_U/m is absorbed into DSP fp_sop_mac_muladdg8j_U8/fp_sop_mac_muladdg8j_DSP48_5_U/p.
DSP Report: Generating DSP p_Val2_57_reg_2226_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_9_V_rea_reg_2166_pp0_iter2_reg_reg is absorbed into DSP p_Val2_57_reg_2226_reg.
DSP Report: register kernel_patch_9_V_rea_reg_2166_pp0_iter3_reg_reg is absorbed into DSP p_Val2_57_reg_2226_reg.
DSP Report: register p_Val2_57_reg_2226_reg is absorbed into DSP p_Val2_57_reg_2226_reg.
DSP Report: register p_Val2_57_reg_2226_reg is absorbed into DSP p_Val2_57_reg_2226_reg.
DSP Report: register p_Val2_57_reg_2226_reg is absorbed into DSP p_Val2_57_reg_2226_reg.
DSP Report: operator fp_sop_mac_muladdhbi_U9/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP p_Val2_57_reg_2226_reg.
DSP Report: operator fp_sop_mac_muladdhbi_U9/fp_sop_mac_muladdhbi_DSP48_6_U/m is absorbed into DSP p_Val2_57_reg_2226_reg.
DSP Report: Generating DSP fp_sop_mac_muladdhbi_U10/fp_sop_mac_muladdhbi_DSP48_6_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_10_V_re_reg_2161_pp0_iter3_reg_reg is absorbed into DSP fp_sop_mac_muladdhbi_U10/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: register kernel_patch_10_V_re_reg_2161_pp0_iter4_reg_reg is absorbed into DSP fp_sop_mac_muladdhbi_U10/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: register fp_sop_mac_muladdhbi_U10/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP fp_sop_mac_muladdhbi_U10/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: register fp_sop_mac_muladdhbi_U10/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP fp_sop_mac_muladdhbi_U10/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: operator fp_sop_mac_muladdhbi_U10/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP fp_sop_mac_muladdhbi_U10/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: operator fp_sop_mac_muladdhbi_U10/fp_sop_mac_muladdhbi_DSP48_6_U/m is absorbed into DSP fp_sop_mac_muladdhbi_U10/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: Generating DSP p_Val2_59_reg_2231_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_11_V_re_reg_2156_pp0_iter3_reg_reg is absorbed into DSP p_Val2_59_reg_2231_reg.
DSP Report: register kernel_patch_11_V_re_reg_2156_pp0_iter4_reg_reg is absorbed into DSP p_Val2_59_reg_2231_reg.
DSP Report: register p_Val2_59_reg_2231_reg is absorbed into DSP p_Val2_59_reg_2231_reg.
DSP Report: register p_Val2_59_reg_2231_reg is absorbed into DSP p_Val2_59_reg_2231_reg.
DSP Report: register p_Val2_59_reg_2231_reg is absorbed into DSP p_Val2_59_reg_2231_reg.
DSP Report: operator fp_sop_mac_muladdhbi_U11/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP p_Val2_59_reg_2231_reg.
DSP Report: operator fp_sop_mac_muladdhbi_U11/fp_sop_mac_muladdhbi_DSP48_6_U/m is absorbed into DSP p_Val2_59_reg_2231_reg.
DSP Report: Generating DSP fp_sop_mac_muladdhbi_U12/fp_sop_mac_muladdhbi_DSP48_6_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_12_V_re_reg_2151_pp0_iter4_reg_reg is absorbed into DSP fp_sop_mac_muladdhbi_U12/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: register kernel_patch_12_V_re_reg_2151_pp0_iter5_reg_reg is absorbed into DSP fp_sop_mac_muladdhbi_U12/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: register fp_sop_mac_muladdhbi_U12/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP fp_sop_mac_muladdhbi_U12/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: register fp_sop_mac_muladdhbi_U12/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP fp_sop_mac_muladdhbi_U12/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: operator fp_sop_mac_muladdhbi_U12/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP fp_sop_mac_muladdhbi_U12/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: operator fp_sop_mac_muladdhbi_U12/fp_sop_mac_muladdhbi_DSP48_6_U/m is absorbed into DSP fp_sop_mac_muladdhbi_U12/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: Generating DSP p_Val2_61_reg_2236_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_13_V_re_reg_2146_pp0_iter4_reg_reg is absorbed into DSP p_Val2_61_reg_2236_reg.
DSP Report: register kernel_patch_13_V_re_reg_2146_pp0_iter5_reg_reg is absorbed into DSP p_Val2_61_reg_2236_reg.
DSP Report: register p_Val2_61_reg_2236_reg is absorbed into DSP p_Val2_61_reg_2236_reg.
DSP Report: register p_Val2_61_reg_2236_reg is absorbed into DSP p_Val2_61_reg_2236_reg.
DSP Report: register p_Val2_61_reg_2236_reg is absorbed into DSP p_Val2_61_reg_2236_reg.
DSP Report: operator fp_sop_mac_muladdhbi_U13/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP p_Val2_61_reg_2236_reg.
DSP Report: operator fp_sop_mac_muladdhbi_U13/fp_sop_mac_muladdhbi_DSP48_6_U/m is absorbed into DSP p_Val2_61_reg_2236_reg.
DSP Report: Generating DSP fp_sop_mac_muladdhbi_U14/fp_sop_mac_muladdhbi_DSP48_6_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_14_V_re_reg_2141_pp0_iter5_reg_reg is absorbed into DSP fp_sop_mac_muladdhbi_U14/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: register kernel_patch_14_V_re_reg_2141_pp0_iter6_reg_reg is absorbed into DSP fp_sop_mac_muladdhbi_U14/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: register fp_sop_mac_muladdhbi_U14/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP fp_sop_mac_muladdhbi_U14/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: register fp_sop_mac_muladdhbi_U14/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP fp_sop_mac_muladdhbi_U14/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: operator fp_sop_mac_muladdhbi_U14/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP fp_sop_mac_muladdhbi_U14/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: operator fp_sop_mac_muladdhbi_U14/fp_sop_mac_muladdhbi_DSP48_6_U/m is absorbed into DSP fp_sop_mac_muladdhbi_U14/fp_sop_mac_muladdhbi_DSP48_6_U/p.
DSP Report: Generating DSP p_Val2_63_reg_2241_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_15_V_re_reg_2136_pp0_iter5_reg_reg is absorbed into DSP p_Val2_63_reg_2241_reg.
DSP Report: register kernel_patch_15_V_re_reg_2136_pp0_iter6_reg_reg is absorbed into DSP p_Val2_63_reg_2241_reg.
DSP Report: register p_Val2_63_reg_2241_reg is absorbed into DSP p_Val2_63_reg_2241_reg.
DSP Report: register p_Val2_63_reg_2241_reg is absorbed into DSP p_Val2_63_reg_2241_reg.
DSP Report: register p_Val2_63_reg_2241_reg is absorbed into DSP p_Val2_63_reg_2241_reg.
DSP Report: operator fp_sop_mac_muladdhbi_U15/fp_sop_mac_muladdhbi_DSP48_6_U/p is absorbed into DSP p_Val2_63_reg_2241_reg.
DSP Report: operator fp_sop_mac_muladdhbi_U15/fp_sop_mac_muladdhbi_DSP48_6_U/m is absorbed into DSP p_Val2_63_reg_2241_reg.
DSP Report: Generating DSP fp_sop_mac_muladdibs_U16/fp_sop_mac_muladdibs_DSP48_7_U/p, operation Mode is: C+A''*B''.
DSP Report: register kernel_patch_16_V_re_reg_2131_pp0_iter6_reg_reg is absorbed into DSP fp_sop_mac_muladdibs_U16/fp_sop_mac_muladdibs_DSP48_7_U/p.
DSP Report: register kernel_patch_16_V_re_reg_2131_pp0_iter7_reg_reg is absorbed into DSP fp_sop_mac_muladdibs_U16/fp_sop_mac_muladdibs_DSP48_7_U/p.
DSP Report: register fp_sop_mac_muladdibs_U16/fp_sop_mac_muladdibs_DSP48_7_U/p is absorbed into DSP fp_sop_mac_muladdibs_U16/fp_sop_mac_muladdibs_DSP48_7_U/p.
DSP Report: register fp_sop_mac_muladdibs_U16/fp_sop_mac_muladdibs_DSP48_7_U/p is absorbed into DSP fp_sop_mac_muladdibs_U16/fp_sop_mac_muladdibs_DSP48_7_U/p.
DSP Report: operator fp_sop_mac_muladdibs_U16/fp_sop_mac_muladdibs_DSP48_7_U/p is absorbed into DSP fp_sop_mac_muladdibs_U16/fp_sop_mac_muladdibs_DSP48_7_U/p.
DSP Report: operator fp_sop_mac_muladdibs_U16/fp_sop_mac_muladdibs_DSP48_7_U/m is absorbed into DSP fp_sop_mac_muladdibs_U16/fp_sop_mac_muladdibs_DSP48_7_U/p.
DSP Report: Generating DSP p_Val2_65_reg_2246_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_17_V_re_reg_2126_pp0_iter6_reg_reg is absorbed into DSP p_Val2_65_reg_2246_reg.
DSP Report: register kernel_patch_17_V_re_reg_2126_pp0_iter7_reg_reg is absorbed into DSP p_Val2_65_reg_2246_reg.
DSP Report: register p_Val2_65_reg_2246_reg is absorbed into DSP p_Val2_65_reg_2246_reg.
DSP Report: register p_Val2_65_reg_2246_reg is absorbed into DSP p_Val2_65_reg_2246_reg.
DSP Report: register p_Val2_65_reg_2246_reg is absorbed into DSP p_Val2_65_reg_2246_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U17/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP p_Val2_65_reg_2246_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U17/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP p_Val2_65_reg_2246_reg.
DSP Report: Generating DSP fp_sop_mac_muladdjbC_U18/fp_sop_mac_muladdjbC_DSP48_8_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_18_V_re_reg_2121_pp0_iter7_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U18/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register kernel_patch_18_V_re_reg_2121_pp0_iter8_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U18/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U18/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U18/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U18/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U18/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U18/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U18/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U18/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP fp_sop_mac_muladdjbC_U18/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: Generating DSP p_Val2_67_reg_2251_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_19_V_re_reg_2116_pp0_iter7_reg_reg is absorbed into DSP p_Val2_67_reg_2251_reg.
DSP Report: register kernel_patch_19_V_re_reg_2116_pp0_iter8_reg_reg is absorbed into DSP p_Val2_67_reg_2251_reg.
DSP Report: register p_Val2_67_reg_2251_reg is absorbed into DSP p_Val2_67_reg_2251_reg.
DSP Report: register p_Val2_67_reg_2251_reg is absorbed into DSP p_Val2_67_reg_2251_reg.
DSP Report: register p_Val2_67_reg_2251_reg is absorbed into DSP p_Val2_67_reg_2251_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U19/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP p_Val2_67_reg_2251_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U19/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP p_Val2_67_reg_2251_reg.
DSP Report: Generating DSP fp_sop_mac_muladdjbC_U20/fp_sop_mac_muladdjbC_DSP48_8_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_20_V_re_reg_2111_pp0_iter8_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U20/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register kernel_patch_20_V_re_reg_2111_pp0_iter9_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U20/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U20/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U20/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U20/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U20/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U20/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U20/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U20/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP fp_sop_mac_muladdjbC_U20/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: Generating DSP p_Val2_69_reg_2256_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_21_V_re_reg_2106_pp0_iter8_reg_reg is absorbed into DSP p_Val2_69_reg_2256_reg.
DSP Report: register kernel_patch_21_V_re_reg_2106_pp0_iter9_reg_reg is absorbed into DSP p_Val2_69_reg_2256_reg.
DSP Report: register p_Val2_69_reg_2256_reg is absorbed into DSP p_Val2_69_reg_2256_reg.
DSP Report: register p_Val2_69_reg_2256_reg is absorbed into DSP p_Val2_69_reg_2256_reg.
DSP Report: register p_Val2_69_reg_2256_reg is absorbed into DSP p_Val2_69_reg_2256_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U21/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP p_Val2_69_reg_2256_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U21/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP p_Val2_69_reg_2256_reg.
DSP Report: Generating DSP fp_sop_mac_muladdjbC_U22/fp_sop_mac_muladdjbC_DSP48_8_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_22_V_re_reg_2101_pp0_iter9_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U22/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register kernel_patch_22_V_re_reg_2101_pp0_iter10_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U22/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U22/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U22/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U22/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U22/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U22/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U22/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U22/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP fp_sop_mac_muladdjbC_U22/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: Generating DSP p_Val2_71_reg_2261_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_23_V_re_reg_2096_pp0_iter9_reg_reg is absorbed into DSP p_Val2_71_reg_2261_reg.
DSP Report: register kernel_patch_23_V_re_reg_2096_pp0_iter10_reg_reg is absorbed into DSP p_Val2_71_reg_2261_reg.
DSP Report: register p_Val2_71_reg_2261_reg is absorbed into DSP p_Val2_71_reg_2261_reg.
DSP Report: register p_Val2_71_reg_2261_reg is absorbed into DSP p_Val2_71_reg_2261_reg.
DSP Report: register p_Val2_71_reg_2261_reg is absorbed into DSP p_Val2_71_reg_2261_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U23/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP p_Val2_71_reg_2261_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U23/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP p_Val2_71_reg_2261_reg.
DSP Report: Generating DSP fp_sop_mac_muladdjbC_U24/fp_sop_mac_muladdjbC_DSP48_8_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_24_V_re_reg_2091_pp0_iter10_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U24/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register kernel_patch_24_V_re_reg_2091_pp0_iter11_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U24/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U24/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U24/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U24/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U24/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U24/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U24/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U24/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP fp_sop_mac_muladdjbC_U24/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: Generating DSP p_Val2_73_reg_2266_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_25_V_re_reg_2086_pp0_iter10_reg_reg is absorbed into DSP p_Val2_73_reg_2266_reg.
DSP Report: register kernel_patch_25_V_re_reg_2086_pp0_iter11_reg_reg is absorbed into DSP p_Val2_73_reg_2266_reg.
DSP Report: register p_Val2_73_reg_2266_reg is absorbed into DSP p_Val2_73_reg_2266_reg.
DSP Report: register p_Val2_73_reg_2266_reg is absorbed into DSP p_Val2_73_reg_2266_reg.
DSP Report: register p_Val2_73_reg_2266_reg is absorbed into DSP p_Val2_73_reg_2266_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U25/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP p_Val2_73_reg_2266_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U25/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP p_Val2_73_reg_2266_reg.
DSP Report: Generating DSP fp_sop_mac_muladdjbC_U26/fp_sop_mac_muladdjbC_DSP48_8_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_26_V_re_reg_2081_pp0_iter11_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U26/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register kernel_patch_26_V_re_reg_2081_pp0_iter12_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U26/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U26/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U26/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U26/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U26/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U26/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U26/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U26/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP fp_sop_mac_muladdjbC_U26/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: Generating DSP p_Val2_75_reg_2271_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_27_V_re_reg_2076_pp0_iter11_reg_reg is absorbed into DSP p_Val2_75_reg_2271_reg.
DSP Report: register kernel_patch_27_V_re_reg_2076_pp0_iter12_reg_reg is absorbed into DSP p_Val2_75_reg_2271_reg.
DSP Report: register p_Val2_75_reg_2271_reg is absorbed into DSP p_Val2_75_reg_2271_reg.
DSP Report: register p_Val2_75_reg_2271_reg is absorbed into DSP p_Val2_75_reg_2271_reg.
DSP Report: register p_Val2_75_reg_2271_reg is absorbed into DSP p_Val2_75_reg_2271_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U27/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP p_Val2_75_reg_2271_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U27/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP p_Val2_75_reg_2271_reg.
DSP Report: Generating DSP fp_sop_mac_muladdjbC_U28/fp_sop_mac_muladdjbC_DSP48_8_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_28_V_re_reg_2071_pp0_iter12_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U28/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register kernel_patch_28_V_re_reg_2071_pp0_iter13_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U28/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U28/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U28/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U28/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U28/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U28/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U28/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U28/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP fp_sop_mac_muladdjbC_U28/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: Generating DSP p_Val2_77_reg_2276_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_29_V_re_reg_2066_pp0_iter12_reg_reg is absorbed into DSP p_Val2_77_reg_2276_reg.
DSP Report: register kernel_patch_29_V_re_reg_2066_pp0_iter13_reg_reg is absorbed into DSP p_Val2_77_reg_2276_reg.
DSP Report: register p_Val2_77_reg_2276_reg is absorbed into DSP p_Val2_77_reg_2276_reg.
DSP Report: register p_Val2_77_reg_2276_reg is absorbed into DSP p_Val2_77_reg_2276_reg.
DSP Report: register p_Val2_77_reg_2276_reg is absorbed into DSP p_Val2_77_reg_2276_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U29/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP p_Val2_77_reg_2276_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U29/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP p_Val2_77_reg_2276_reg.
DSP Report: Generating DSP fp_sop_mac_muladdjbC_U30/fp_sop_mac_muladdjbC_DSP48_8_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_30_V_re_reg_2061_pp0_iter13_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U30/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register kernel_patch_30_V_re_reg_2061_pp0_iter14_reg_reg is absorbed into DSP fp_sop_mac_muladdjbC_U30/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U30/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U30/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: register fp_sop_mac_muladdjbC_U30/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U30/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U30/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP fp_sop_mac_muladdjbC_U30/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: operator fp_sop_mac_muladdjbC_U30/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP fp_sop_mac_muladdjbC_U30/fp_sop_mac_muladdjbC_DSP48_8_U/p.
DSP Report: Generating DSP p_Val2_79_reg_2281_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_31_V_re_reg_2056_pp0_iter13_reg_reg is absorbed into DSP p_Val2_79_reg_2281_reg.
DSP Report: register kernel_patch_31_V_re_reg_2056_pp0_iter14_reg_reg is absorbed into DSP p_Val2_79_reg_2281_reg.
DSP Report: register p_Val2_79_reg_2281_reg is absorbed into DSP p_Val2_79_reg_2281_reg.
DSP Report: register p_Val2_79_reg_2281_reg is absorbed into DSP p_Val2_79_reg_2281_reg.
DSP Report: register p_Val2_79_reg_2281_reg is absorbed into DSP p_Val2_79_reg_2281_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U31/fp_sop_mac_muladdjbC_DSP48_8_U/p is absorbed into DSP p_Val2_79_reg_2281_reg.
DSP Report: operator fp_sop_mac_muladdjbC_U31/fp_sop_mac_muladdjbC_DSP48_8_U/m is absorbed into DSP p_Val2_79_reg_2281_reg.
DSP Report: Generating DSP fp_sop_mac_muladdkbM_U32/fp_sop_mac_muladdkbM_DSP48_9_U/p, operation Mode is: C+A''*B''.
DSP Report: register kernel_patch_32_V_re_reg_2051_pp0_iter14_reg_reg is absorbed into DSP fp_sop_mac_muladdkbM_U32/fp_sop_mac_muladdkbM_DSP48_9_U/p.
DSP Report: register kernel_patch_32_V_re_reg_2051_pp0_iter15_reg_reg is absorbed into DSP fp_sop_mac_muladdkbM_U32/fp_sop_mac_muladdkbM_DSP48_9_U/p.
DSP Report: register fp_sop_mac_muladdkbM_U32/fp_sop_mac_muladdkbM_DSP48_9_U/p is absorbed into DSP fp_sop_mac_muladdkbM_U32/fp_sop_mac_muladdkbM_DSP48_9_U/p.
DSP Report: register fp_sop_mac_muladdkbM_U32/fp_sop_mac_muladdkbM_DSP48_9_U/p is absorbed into DSP fp_sop_mac_muladdkbM_U32/fp_sop_mac_muladdkbM_DSP48_9_U/p.
DSP Report: operator fp_sop_mac_muladdkbM_U32/fp_sop_mac_muladdkbM_DSP48_9_U/p is absorbed into DSP fp_sop_mac_muladdkbM_U32/fp_sop_mac_muladdkbM_DSP48_9_U/p.
DSP Report: operator fp_sop_mac_muladdkbM_U32/fp_sop_mac_muladdkbM_DSP48_9_U/m is absorbed into DSP fp_sop_mac_muladdkbM_U32/fp_sop_mac_muladdkbM_DSP48_9_U/p.
DSP Report: Generating DSP p_Val2_81_reg_2286_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_33_V_re_reg_2046_pp0_iter14_reg_reg is absorbed into DSP p_Val2_81_reg_2286_reg.
DSP Report: register kernel_patch_33_V_re_reg_2046_pp0_iter15_reg_reg is absorbed into DSP p_Val2_81_reg_2286_reg.
DSP Report: register p_Val2_81_reg_2286_reg is absorbed into DSP p_Val2_81_reg_2286_reg.
DSP Report: register p_Val2_81_reg_2286_reg is absorbed into DSP p_Val2_81_reg_2286_reg.
DSP Report: register p_Val2_81_reg_2286_reg is absorbed into DSP p_Val2_81_reg_2286_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U33/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP p_Val2_81_reg_2286_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U33/fp_sop_mac_muladdlbW_DSP48_10_U/m is absorbed into DSP p_Val2_81_reg_2286_reg.
DSP Report: Generating DSP fp_sop_mac_muladdlbW_U34/fp_sop_mac_muladdlbW_DSP48_10_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_34_V_re_reg_2041_pp0_iter15_reg_reg is absorbed into DSP fp_sop_mac_muladdlbW_U34/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register kernel_patch_34_V_re_reg_2041_pp0_iter16_reg_reg is absorbed into DSP fp_sop_mac_muladdlbW_U34/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register fp_sop_mac_muladdlbW_U34/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U34/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register fp_sop_mac_muladdlbW_U34/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U34/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: operator fp_sop_mac_muladdlbW_U34/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U34/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: operator fp_sop_mac_muladdlbW_U34/fp_sop_mac_muladdlbW_DSP48_10_U/m is absorbed into DSP fp_sop_mac_muladdlbW_U34/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: Generating DSP p_Val2_83_reg_2291_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_35_V_re_reg_2036_pp0_iter15_reg_reg is absorbed into DSP p_Val2_83_reg_2291_reg.
DSP Report: register kernel_patch_35_V_re_reg_2036_pp0_iter16_reg_reg is absorbed into DSP p_Val2_83_reg_2291_reg.
DSP Report: register p_Val2_83_reg_2291_reg is absorbed into DSP p_Val2_83_reg_2291_reg.
DSP Report: register p_Val2_83_reg_2291_reg is absorbed into DSP p_Val2_83_reg_2291_reg.
DSP Report: register p_Val2_83_reg_2291_reg is absorbed into DSP p_Val2_83_reg_2291_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U35/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP p_Val2_83_reg_2291_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U35/fp_sop_mac_muladdlbW_DSP48_10_U/m is absorbed into DSP p_Val2_83_reg_2291_reg.
DSP Report: Generating DSP fp_sop_mac_muladdlbW_U36/fp_sop_mac_muladdlbW_DSP48_10_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_36_V_re_reg_2031_pp0_iter16_reg_reg is absorbed into DSP fp_sop_mac_muladdlbW_U36/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register kernel_patch_36_V_re_reg_2031_pp0_iter17_reg_reg is absorbed into DSP fp_sop_mac_muladdlbW_U36/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register fp_sop_mac_muladdlbW_U36/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U36/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register fp_sop_mac_muladdlbW_U36/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U36/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: operator fp_sop_mac_muladdlbW_U36/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U36/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: operator fp_sop_mac_muladdlbW_U36/fp_sop_mac_muladdlbW_DSP48_10_U/m is absorbed into DSP fp_sop_mac_muladdlbW_U36/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: Generating DSP p_Val2_85_reg_2296_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_37_V_re_reg_2026_pp0_iter16_reg_reg is absorbed into DSP p_Val2_85_reg_2296_reg.
DSP Report: register kernel_patch_37_V_re_reg_2026_pp0_iter17_reg_reg is absorbed into DSP p_Val2_85_reg_2296_reg.
DSP Report: register p_Val2_85_reg_2296_reg is absorbed into DSP p_Val2_85_reg_2296_reg.
DSP Report: register p_Val2_85_reg_2296_reg is absorbed into DSP p_Val2_85_reg_2296_reg.
DSP Report: register p_Val2_85_reg_2296_reg is absorbed into DSP p_Val2_85_reg_2296_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U37/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP p_Val2_85_reg_2296_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U37/fp_sop_mac_muladdlbW_DSP48_10_U/m is absorbed into DSP p_Val2_85_reg_2296_reg.
DSP Report: Generating DSP fp_sop_mac_muladdlbW_U38/fp_sop_mac_muladdlbW_DSP48_10_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_38_V_re_reg_2021_pp0_iter17_reg_reg is absorbed into DSP fp_sop_mac_muladdlbW_U38/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register kernel_patch_38_V_re_reg_2021_pp0_iter18_reg_reg is absorbed into DSP fp_sop_mac_muladdlbW_U38/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register fp_sop_mac_muladdlbW_U38/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U38/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register fp_sop_mac_muladdlbW_U38/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U38/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: operator fp_sop_mac_muladdlbW_U38/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U38/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: operator fp_sop_mac_muladdlbW_U38/fp_sop_mac_muladdlbW_DSP48_10_U/m is absorbed into DSP fp_sop_mac_muladdlbW_U38/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: Generating DSP p_Val2_87_reg_2301_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_39_V_re_reg_2016_pp0_iter17_reg_reg is absorbed into DSP p_Val2_87_reg_2301_reg.
DSP Report: register kernel_patch_39_V_re_reg_2016_pp0_iter18_reg_reg is absorbed into DSP p_Val2_87_reg_2301_reg.
DSP Report: register p_Val2_87_reg_2301_reg is absorbed into DSP p_Val2_87_reg_2301_reg.
DSP Report: register p_Val2_87_reg_2301_reg is absorbed into DSP p_Val2_87_reg_2301_reg.
DSP Report: register p_Val2_87_reg_2301_reg is absorbed into DSP p_Val2_87_reg_2301_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U39/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP p_Val2_87_reg_2301_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U39/fp_sop_mac_muladdlbW_DSP48_10_U/m is absorbed into DSP p_Val2_87_reg_2301_reg.
DSP Report: Generating DSP fp_sop_mac_muladdlbW_U40/fp_sop_mac_muladdlbW_DSP48_10_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_40_V_re_reg_2011_pp0_iter18_reg_reg is absorbed into DSP fp_sop_mac_muladdlbW_U40/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register kernel_patch_40_V_re_reg_2011_pp0_iter19_reg_reg is absorbed into DSP fp_sop_mac_muladdlbW_U40/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register fp_sop_mac_muladdlbW_U40/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U40/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register fp_sop_mac_muladdlbW_U40/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U40/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: operator fp_sop_mac_muladdlbW_U40/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U40/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: operator fp_sop_mac_muladdlbW_U40/fp_sop_mac_muladdlbW_DSP48_10_U/m is absorbed into DSP fp_sop_mac_muladdlbW_U40/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: Generating DSP p_Val2_89_reg_2306_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_41_V_re_reg_2006_pp0_iter18_reg_reg is absorbed into DSP p_Val2_89_reg_2306_reg.
DSP Report: register kernel_patch_41_V_re_reg_2006_pp0_iter19_reg_reg is absorbed into DSP p_Val2_89_reg_2306_reg.
DSP Report: register p_Val2_89_reg_2306_reg is absorbed into DSP p_Val2_89_reg_2306_reg.
DSP Report: register p_Val2_89_reg_2306_reg is absorbed into DSP p_Val2_89_reg_2306_reg.
DSP Report: register p_Val2_89_reg_2306_reg is absorbed into DSP p_Val2_89_reg_2306_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U41/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP p_Val2_89_reg_2306_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U41/fp_sop_mac_muladdlbW_DSP48_10_U/m is absorbed into DSP p_Val2_89_reg_2306_reg.
DSP Report: Generating DSP fp_sop_mac_muladdlbW_U42/fp_sop_mac_muladdlbW_DSP48_10_U/p, operation Mode is: PCIN+A''*B''.
DSP Report: register kernel_patch_42_V_re_reg_2001_pp0_iter19_reg_reg is absorbed into DSP fp_sop_mac_muladdlbW_U42/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register kernel_patch_42_V_re_reg_2001_pp0_iter20_reg_reg is absorbed into DSP fp_sop_mac_muladdlbW_U42/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register fp_sop_mac_muladdlbW_U42/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U42/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: register fp_sop_mac_muladdlbW_U42/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U42/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: operator fp_sop_mac_muladdlbW_U42/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP fp_sop_mac_muladdlbW_U42/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: operator fp_sop_mac_muladdlbW_U42/fp_sop_mac_muladdlbW_DSP48_10_U/m is absorbed into DSP fp_sop_mac_muladdlbW_U42/fp_sop_mac_muladdlbW_DSP48_10_U/p.
DSP Report: Generating DSP p_Val2_91_reg_2311_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_43_V_re_reg_1996_pp0_iter19_reg_reg is absorbed into DSP p_Val2_91_reg_2311_reg.
DSP Report: register kernel_patch_43_V_re_reg_1996_pp0_iter20_reg_reg is absorbed into DSP p_Val2_91_reg_2311_reg.
DSP Report: register p_Val2_91_reg_2311_reg is absorbed into DSP p_Val2_91_reg_2311_reg.
DSP Report: register p_Val2_91_reg_2311_reg is absorbed into DSP p_Val2_91_reg_2311_reg.
DSP Report: register p_Val2_91_reg_2311_reg is absorbed into DSP p_Val2_91_reg_2311_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U43/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP p_Val2_91_reg_2311_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U43/fp_sop_mac_muladdlbW_DSP48_10_U/m is absorbed into DSP p_Val2_91_reg_2311_reg.
DSP Report: Generating DSP p_Val2_92_reg_2339_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register kernel_patch_44_V_re_reg_1991_pp0_iter20_reg_reg is absorbed into DSP p_Val2_92_reg_2339_reg.
DSP Report: register kernel_patch_44_V_re_reg_1991_pp0_iter21_reg_reg is absorbed into DSP p_Val2_92_reg_2339_reg.
DSP Report: register p_Val2_92_reg_2339_reg is absorbed into DSP p_Val2_92_reg_2339_reg.
DSP Report: register p_Val2_92_reg_2339_reg is absorbed into DSP p_Val2_92_reg_2339_reg.
DSP Report: register p_Val2_92_reg_2339_reg is absorbed into DSP p_Val2_92_reg_2339_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U44/fp_sop_mac_muladdlbW_DSP48_10_U/p is absorbed into DSP p_Val2_92_reg_2339_reg.
DSP Report: operator fp_sop_mac_muladdlbW_U44/fp_sop_mac_muladdlbW_DSP48_10_U/m is absorbed into DSP p_Val2_92_reg_2339_reg.
DSP Report: Generating DSP p_Val2_46_reg_2322_reg, operation Mode is: (A''*B'')'.
DSP Report: register kernel_patch_46_V_re_reg_1981_pp0_iter20_reg_reg is absorbed into DSP p_Val2_46_reg_2322_reg.
DSP Report: register kernel_patch_46_V_re_reg_1981_pp0_iter21_reg_reg is absorbed into DSP p_Val2_46_reg_2322_reg.
DSP Report: register p_Val2_46_reg_2322_reg is absorbed into DSP p_Val2_46_reg_2322_reg.
DSP Report: register p_Val2_46_reg_2322_reg is absorbed into DSP p_Val2_46_reg_2322_reg.
DSP Report: register p_Val2_46_reg_2322_reg is absorbed into DSP p_Val2_46_reg_2322_reg.
DSP Report: operator p_Val2_46_fu_1156_p2 is absorbed into DSP p_Val2_46_reg_2322_reg.
INFO: [Synth 8-3886] merging instance 'inst/tmp_s_reg_2352_reg[21]' (FDE) to 'inst/newsignbit_reg_2357_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1216.527 ; gain = 475.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fp_sop      | (A''*B'')'      | 9      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fp_sop      | (A''*B'')'      | 9      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fp_sop      | (A''*B'')'      | 9      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|fp_sop      | A*B             | 9      | 8      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (C+A*B)'        | 9      | 8      | 16     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|fp_sop      | C+A2*B2         | 9      | 8      | 17     | -      | 18     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A2*B2)'   | 9      | 8      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|fp_sop      | C+A''*B''       | 9      | 8      | 18     | -      | 19     | 2    | 2    | 0    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 19     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 19     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 19     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | C+A''*B''       | 9      | 8      | 19     | -      | 20     | 2    | 2    | 0    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 20     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 20     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 20     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 20     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 20     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 20     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 20     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | C+A''*B''       | 9      | 8      | 20     | -      | 21     | 2    | 2    | 0    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 21     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | C+A''*B''       | 9      | 8      | 21     | -      | 22     | 2    | 2    | 0    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | PCIN+A''*B''    | 9      | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | (PCIN+A''*B'')' | 9      | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|fp_sop      | (A''*B'')'      | 9      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 1    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1222.992 ; gain = 481.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1258.465 ; gain = 517.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1265.637 ; gain = 524.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1276.629 ; gain = 535.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1276.629 ; gain = 535.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1276.629 ; gain = 535.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1276.629 ; gain = 535.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1276.629 ; gain = 535.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1276.629 ; gain = 535.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fp_sop      | pixel_window_48_V_re_reg_1736_pp0_iter19_reg_reg[7] | 20     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | kernel_patch_48_V_re_reg_1971_pp0_iter19_reg_reg[7] | 20     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | pixel_window_45_V_re_reg_1751_pp0_iter19_reg_reg[7] | 20     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | kernel_patch_45_V_re_reg_1986_pp0_iter19_reg_reg[7] | 20     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | pixel_window_47_V_re_reg_1741_pp0_iter19_reg_reg[7] | 20     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | kernel_patch_47_V_re_reg_1976_pp0_iter19_reg_reg[7] | 20     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | pixel_window_12_V_re_reg_1916_pp0_iter3_reg_reg[7]  | 4      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_12_V_re_reg_2151_pp0_iter3_reg_reg[7]  | 4      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_13_V_re_reg_1911_pp0_iter3_reg_reg[7]  | 4      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_13_V_re_reg_2146_pp0_iter3_reg_reg[7]  | 4      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_14_V_re_reg_1906_pp0_iter4_reg_reg[7]  | 5      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_14_V_re_reg_2141_pp0_iter4_reg_reg[7]  | 5      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_15_V_re_reg_1901_pp0_iter4_reg_reg[7]  | 5      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_15_V_re_reg_2136_pp0_iter4_reg_reg[7]  | 5      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_16_V_re_reg_1896_pp0_iter5_reg_reg[7]  | 6      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_16_V_re_reg_2131_pp0_iter5_reg_reg[7]  | 6      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_17_V_re_reg_1891_pp0_iter5_reg_reg[7]  | 6      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_17_V_re_reg_2126_pp0_iter5_reg_reg[7]  | 6      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_18_V_re_reg_1886_pp0_iter6_reg_reg[7]  | 7      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_18_V_re_reg_2121_pp0_iter6_reg_reg[7]  | 7      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_19_V_re_reg_1881_pp0_iter6_reg_reg[7]  | 7      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_19_V_re_reg_2116_pp0_iter6_reg_reg[7]  | 7      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_20_V_re_reg_1876_pp0_iter7_reg_reg[7]  | 8      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_20_V_re_reg_2111_pp0_iter7_reg_reg[7]  | 8      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_21_V_re_reg_1871_pp0_iter7_reg_reg[7]  | 8      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_21_V_re_reg_2106_pp0_iter7_reg_reg[7]  | 8      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_22_V_re_reg_1866_pp0_iter8_reg_reg[7]  | 9      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_22_V_re_reg_2101_pp0_iter8_reg_reg[7]  | 9      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_23_V_re_reg_1861_pp0_iter8_reg_reg[7]  | 9      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_23_V_re_reg_2096_pp0_iter8_reg_reg[7]  | 9      | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_24_V_re_reg_1856_pp0_iter9_reg_reg[7]  | 10     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_24_V_re_reg_2091_pp0_iter9_reg_reg[7]  | 10     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_25_V_re_reg_1851_pp0_iter9_reg_reg[7]  | 10     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_25_V_re_reg_2086_pp0_iter9_reg_reg[7]  | 10     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_26_V_re_reg_1846_pp0_iter10_reg_reg[7] | 11     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_26_V_re_reg_2081_pp0_iter10_reg_reg[7] | 11     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_27_V_re_reg_1841_pp0_iter10_reg_reg[7] | 11     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_27_V_re_reg_2076_pp0_iter10_reg_reg[7] | 11     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_28_V_re_reg_1836_pp0_iter11_reg_reg[7] | 12     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_28_V_re_reg_2071_pp0_iter11_reg_reg[7] | 12     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_29_V_re_reg_1831_pp0_iter11_reg_reg[7] | 12     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_29_V_re_reg_2066_pp0_iter11_reg_reg[7] | 12     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_30_V_re_reg_1826_pp0_iter12_reg_reg[7] | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_30_V_re_reg_2061_pp0_iter12_reg_reg[7] | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_31_V_re_reg_1821_pp0_iter12_reg_reg[7] | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_31_V_re_reg_2056_pp0_iter12_reg_reg[7] | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_32_V_re_reg_1816_pp0_iter13_reg_reg[7] | 14     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_32_V_re_reg_2051_pp0_iter13_reg_reg[7] | 14     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_33_V_re_reg_1811_pp0_iter13_reg_reg[7] | 14     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_33_V_re_reg_2046_pp0_iter13_reg_reg[7] | 14     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_34_V_re_reg_1806_pp0_iter14_reg_reg[7] | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_34_V_re_reg_2041_pp0_iter14_reg_reg[7] | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_35_V_re_reg_1801_pp0_iter14_reg_reg[7] | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_35_V_re_reg_2036_pp0_iter14_reg_reg[7] | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_36_V_re_reg_1796_pp0_iter15_reg_reg[7] | 16     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_36_V_re_reg_2031_pp0_iter15_reg_reg[7] | 16     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_37_V_re_reg_1791_pp0_iter15_reg_reg[7] | 16     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_37_V_re_reg_2026_pp0_iter15_reg_reg[7] | 16     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_38_V_re_reg_1786_pp0_iter16_reg_reg[7] | 17     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_38_V_re_reg_2021_pp0_iter16_reg_reg[7] | 17     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_39_V_re_reg_1781_pp0_iter16_reg_reg[7] | 17     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_39_V_re_reg_2016_pp0_iter16_reg_reg[7] | 17     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_40_V_re_reg_1776_pp0_iter17_reg_reg[7] | 18     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_40_V_re_reg_2011_pp0_iter17_reg_reg[7] | 18     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_41_V_re_reg_1771_pp0_iter17_reg_reg[7] | 18     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | kernel_patch_41_V_re_reg_2006_pp0_iter17_reg_reg[7] | 18     | 8     | NO           | YES                | YES               | 8      | 0       | 
|fp_sop      | pixel_window_42_V_re_reg_1766_pp0_iter18_reg_reg[7] | 19     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | kernel_patch_42_V_re_reg_2001_pp0_iter18_reg_reg[7] | 19     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | pixel_window_43_V_re_reg_1761_pp0_iter18_reg_reg[7] | 19     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | kernel_patch_43_V_re_reg_1996_pp0_iter18_reg_reg[7] | 19     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | pixel_window_44_V_re_reg_1756_pp0_iter19_reg_reg[7] | 20     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | kernel_patch_44_V_re_reg_1991_pp0_iter19_reg_reg[7] | 20     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | pixel_window_46_V_re_reg_1746_pp0_iter19_reg_reg[7] | 20     | 8     | NO           | YES                | YES               | 0      | 8       | 
|fp_sop      | kernel_patch_46_V_re_reg_1981_pp0_iter19_reg_reg[7] | 20     | 8     | NO           | YES                | YES               | 0      | 8       | 
+------------+-----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    38|
|2     |DSP48E1_1  |     1|
|3     |DSP48E1_10 |     1|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     1|
|7     |DSP48E1_5  |     4|
|8     |DSP48E1_7  |    16|
|9     |DSP48E1_8  |     4|
|10    |DSP48E1_9  |    20|
|11    |LUT1       |     6|
|12    |LUT2       |   104|
|13    |LUT3       |    43|
|14    |LUT4       |     4|
|15    |LUT5       |    17|
|16    |LUT6       |    20|
|17    |SRL16E     |   480|
|18    |SRLC32E    |   112|
|19    |FDRE       |  1033|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------+---------------------------------+------+
|      |Instance                              |Module                           |Cells |
+------+--------------------------------------+---------------------------------+------+
|1     |top                                   |                                 |  1906|
|2     |  inst                                |fp_sop                           |  1906|
|3     |    fp_sop_mac_muladdcud_U2           |fp_sop_mac_muladdcud             |     1|
|4     |      fp_sop_mac_muladdcud_DSP48_1_U  |fp_sop_mac_muladdcud_DSP48_1     |     1|
|5     |    fp_sop_mac_muladdeOg_U4           |fp_sop_mac_muladdeOg             |     1|
|6     |      fp_sop_mac_muladdeOg_DSP48_3_U  |fp_sop_mac_muladdeOg_DSP48_3     |     1|
|7     |    fp_sop_mac_muladdfYi_U6           |fp_sop_mac_muladdfYi             |     1|
|8     |      fp_sop_mac_muladdfYi_DSP48_4_U  |fp_sop_mac_muladdfYi_DSP48_4     |     1|
|9     |    fp_sop_mac_muladdg8j_U8           |fp_sop_mac_muladdg8j             |     1|
|10    |      fp_sop_mac_muladdg8j_DSP48_5_U  |fp_sop_mac_muladdg8j_DSP48_5     |     1|
|11    |    fp_sop_mac_muladdhbi_U10          |fp_sop_mac_muladdhbi             |     1|
|12    |      fp_sop_mac_muladdhbi_DSP48_6_U  |fp_sop_mac_muladdhbi_DSP48_6_23  |     1|
|13    |    fp_sop_mac_muladdhbi_U12          |fp_sop_mac_muladdhbi_0           |     1|
|14    |      fp_sop_mac_muladdhbi_DSP48_6_U  |fp_sop_mac_muladdhbi_DSP48_6_22  |     1|
|15    |    fp_sop_mac_muladdhbi_U14          |fp_sop_mac_muladdhbi_1           |     1|
|16    |      fp_sop_mac_muladdhbi_DSP48_6_U  |fp_sop_mac_muladdhbi_DSP48_6     |     1|
|17    |    fp_sop_mac_muladdibs_U16          |fp_sop_mac_muladdibs             |     1|
|18    |      fp_sop_mac_muladdibs_DSP48_7_U  |fp_sop_mac_muladdibs_DSP48_7     |     1|
|19    |    fp_sop_mac_muladdjbC_U18          |fp_sop_mac_muladdjbC             |     1|
|20    |      fp_sop_mac_muladdjbC_DSP48_8_U  |fp_sop_mac_muladdjbC_DSP48_8_21  |     1|
|21    |    fp_sop_mac_muladdjbC_U20          |fp_sop_mac_muladdjbC_2           |     1|
|22    |      fp_sop_mac_muladdjbC_DSP48_8_U  |fp_sop_mac_muladdjbC_DSP48_8_20  |     1|
|23    |    fp_sop_mac_muladdjbC_U22          |fp_sop_mac_muladdjbC_3           |     1|
|24    |      fp_sop_mac_muladdjbC_DSP48_8_U  |fp_sop_mac_muladdjbC_DSP48_8_19  |     1|
|25    |    fp_sop_mac_muladdjbC_U24          |fp_sop_mac_muladdjbC_4           |     1|
|26    |      fp_sop_mac_muladdjbC_DSP48_8_U  |fp_sop_mac_muladdjbC_DSP48_8_18  |     1|
|27    |    fp_sop_mac_muladdjbC_U26          |fp_sop_mac_muladdjbC_5           |     1|
|28    |      fp_sop_mac_muladdjbC_DSP48_8_U  |fp_sop_mac_muladdjbC_DSP48_8_17  |     1|
|29    |    fp_sop_mac_muladdjbC_U28          |fp_sop_mac_muladdjbC_6           |     1|
|30    |      fp_sop_mac_muladdjbC_DSP48_8_U  |fp_sop_mac_muladdjbC_DSP48_8_16  |     1|
|31    |    fp_sop_mac_muladdjbC_U30          |fp_sop_mac_muladdjbC_7           |     1|
|32    |      fp_sop_mac_muladdjbC_DSP48_8_U  |fp_sop_mac_muladdjbC_DSP48_8     |     1|
|33    |    fp_sop_mac_muladdkbM_U32          |fp_sop_mac_muladdkbM             |     1|
|34    |      fp_sop_mac_muladdkbM_DSP48_9_U  |fp_sop_mac_muladdkbM_DSP48_9     |     1|
|35    |    fp_sop_mac_muladdlbW_U34          |fp_sop_mac_muladdlbW             |     1|
|36    |      fp_sop_mac_muladdlbW_DSP48_10_U |fp_sop_mac_muladdlbW_DSP48_10_15 |     1|
|37    |    fp_sop_mac_muladdlbW_U36          |fp_sop_mac_muladdlbW_8           |     1|
|38    |      fp_sop_mac_muladdlbW_DSP48_10_U |fp_sop_mac_muladdlbW_DSP48_10_14 |     1|
|39    |    fp_sop_mac_muladdlbW_U38          |fp_sop_mac_muladdlbW_9           |     1|
|40    |      fp_sop_mac_muladdlbW_DSP48_10_U |fp_sop_mac_muladdlbW_DSP48_10_13 |     1|
|41    |    fp_sop_mac_muladdlbW_U40          |fp_sop_mac_muladdlbW_10          |     1|
|42    |      fp_sop_mac_muladdlbW_DSP48_10_U |fp_sop_mac_muladdlbW_DSP48_10_12 |     1|
|43    |    fp_sop_mac_muladdlbW_U42          |fp_sop_mac_muladdlbW_11          |     1|
|44    |      fp_sop_mac_muladdlbW_DSP48_10_U |fp_sop_mac_muladdlbW_DSP48_10    |     1|
+------+--------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1276.629 ; gain = 535.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:12 . Memory (MB): peak = 1276.629 ; gain = 400.656
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1276.629 ; gain = 535.379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1288.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_fp_sop_0_0' is not ideal for floorplanning, since the cellview 'fp_sop' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1291.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 1291.922 ; gain = 836.352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1291.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/top_fp_sop_0_0_synth_1/top_fp_sop_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_fp_sop_0_0, cache-ID = 0cef0e8fb18a882c
INFO: [Coretcl 2-1174] Renamed 43 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1291.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hkhaj/Documents/senior-project/hardware/518/518/BUILD/dccn_proj/bdprj.runs/top_fp_sop_0_0_synth_1/top_fp_sop_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_fp_sop_0_0_utilization_synth.rpt -pb top_fp_sop_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 30 13:00:15 2020...
