

================================================================
== Vitis HLS Report for 'FFT_Pipeline_VITIS_LOOP_58_1'
================================================================
* Date:           Fri Feb  4 03:54:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        fft_32
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.748 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1  |       32|       32|         1|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     28|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|      8|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      8|     64|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_98_p2                 |         +|   0|  0|  14|           6|           1|
    |ap_condition_114                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_92_p2                |      icmp|   0|  0|  10|           6|           7|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  28|          14|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3  |   9|          2|    6|         12|
    |data_IN_TDATA_blk_n   |   9|          2|    1|          2|
    |i_fu_48               |   9|          2|    6|         12|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  36|          8|   14|         28|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_48      |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  FFT_Pipeline_VITIS_LOOP_58_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  FFT_Pipeline_VITIS_LOOP_58_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  FFT_Pipeline_VITIS_LOOP_58_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  FFT_Pipeline_VITIS_LOOP_58_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  FFT_Pipeline_VITIS_LOOP_58_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  FFT_Pipeline_VITIS_LOOP_58_1|  return value|
|data_IN_TVALID         |   in|    1|        axis|                       data_IN|       pointer|
|data_IN_TDATA          |   in|   32|        axis|                       data_IN|       pointer|
|data_IN_TREADY         |  out|    1|        axis|                       data_IN|       pointer|
|xin_M_real_V_address0  |  out|    5|   ap_memory|                  xin_M_real_V|         array|
|xin_M_real_V_ce0       |  out|    1|   ap_memory|                  xin_M_real_V|         array|
|xin_M_real_V_we0       |  out|    1|   ap_memory|                  xin_M_real_V|         array|
|xin_M_real_V_d0        |  out|   16|   ap_memory|                  xin_M_real_V|         array|
|xin_M_imag_V_address0  |  out|    5|   ap_memory|                  xin_M_imag_V|         array|
|xin_M_imag_V_ce0       |  out|    1|   ap_memory|                  xin_M_imag_V|         array|
|xin_M_imag_V_we0       |  out|    1|   ap_memory|                  xin_M_imag_V|         array|
|xin_M_imag_V_d0        |  out|   16|   ap_memory|                  xin_M_imag_V|         array|
+-----------------------+-----+-----+------------+------------------------------+--------------+

