{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.817295",
   "Default View_TopLeft":"1089,-458",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x -190 -y -200 -defaultsOSRD
preplace port port-id_regWrite -pg 1 -lvl 10 -x 3160 -y 260 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -190 -y -50 -defaultsOSRD
preplace portBus rd -pg 1 -lvl 10 -x 3160 -y 280 -defaultsOSRD
preplace portBus dataToReg -pg 1 -lvl 10 -x 3160 -y 240 -defaultsOSRD
preplace portBus toEdge01 -pg 1 -lvl 10 -x 3160 -y 210 -defaultsOSRD
preplace inst PC_0 -pg 1 -lvl 1 -x -40 -y -30 -defaultsOSRD
preplace inst Not_0 -pg 1 -lvl 2 -x 290 -y 660 -defaultsOSRD
preplace inst aluMuxComb_0 -pg 1 -lvl 6 -x 1940 -y 150 -defaultsOSRD
preplace inst Decode_0 -pg 1 -lvl 3 -x 650 -y 90 -defaultsOSRD
preplace inst bypassMux_0 -pg 1 -lvl 5 -x 1570 -y -40 -defaultsOSRD
preplace inst opLatch_0 -pg 1 -lvl 4 -x 1130 -y 340 -defaultsOSRD
preplace inst execLatch_0 -pg 1 -lvl 8 -x 2560 -y 260 -defaultsOSRD
preplace inst writeBackLatch_0 -pg 1 -lvl 9 -x 2960 -y 260 -defaultsOSRD
preplace inst RegFile_0 -pg 1 -lvl 4 -x 1130 -y -40 -defaultsOSRD
preplace inst alu_0 -pg 1 -lvl 7 -x 2230 -y 140 -defaultsOSRD
preplace inst ROMRAM_0 -pg 1 -lvl 2 -x 290 -y 490 -defaultsOSRD
preplace netloc Decode_0_aluOp 1 3 1 850 30n
preplace netloc Decode_0_aluToReg 1 3 1 820 90n
preplace netloc Decode_0_imm 1 3 1 910 10n
preplace netloc Decode_0_memOp 1 3 1 870 110n
preplace netloc Decode_0_memSize 1 3 1 860 130n
preplace netloc Decode_0_pc 1 3 1 830 230n
preplace netloc Decode_0_rd 1 3 1 900 -10n
preplace netloc Decode_0_rs1 1 3 1 930 -50n
preplace netloc Decode_0_rs2 1 3 1 910 -30n
preplace netloc Decode_0_selA 1 3 1 880 50n
preplace netloc Decode_0_selB 1 3 1 840 70n
preplace netloc Not_0_out 1 0 9 -150 -110 NJ -110 460J -110 920 140 N 140 1740 -20 N -20 2400 110 2790
preplace netloc PC_0_ena 1 1 1 70 -20n
preplace netloc PC_0_pc 1 1 1 80 -40n
preplace netloc ROMRAM_0_addrAOut 1 2 1 480 130n
preplace netloc ROMRAM_0_doutA 1 2 1 470 110n
preplace netloc ROMRAM_0_doutB 1 2 7 NJ 500 820J 530 1330J 410 N 410 NJ 410 NJ 410 2780
preplace netloc ROMRAM_0_readValidB 1 2 7 NJ 540 N 540 1410 420 N 420 N 420 N 420 2800
preplace netloc ROMRAM_0_ready 1 1 2 130 720 450
preplace netloc RegFile_0_ra1Out 1 4 1 1290 -130n
preplace netloc RegFile_0_ra2Out 1 4 1 1300 -110n
preplace netloc RegFile_0_rd1 1 4 1 1360 -80n
preplace netloc RegFile_0_rd2 1 4 1 1350 -60n
preplace netloc RegFile_0_toEdge 1 4 6 1310 110 1730 0 NJ 0 NJ 0 NJ 0 3140J
preplace netloc aluMuxComb_0_a 1 6 1 2070 120n
preplace netloc aluMuxComb_0_b 1 6 1 2080 140n
preplace netloc alu_0_aluOut 1 7 1 2370 140n
preplace netloc bypassMux_0_r1Val 1 5 1 1790 -50n
preplace netloc bypassMux_0_r2Val 1 5 3 1770 -10 N -10 2380
preplace netloc clk_1 1 0 9 -160 80 110J 80 450 -120 940 150 N 150 1780 20 N 20 2390 120 2760
preplace netloc execLatch_0_alu 1 1 8 120 730 N 730 N 730 1340 430 N 430 N 430 N 430 2760
preplace netloc execLatch_0_aluToReg 1 8 1 2770 230n
preplace netloc execLatch_0_memOp 1 1 8 110 740 NJ 740 NJ 740 1370J 450 N 450 NJ 450 NJ 450 2750
preplace netloc execLatch_0_memSize 1 1 8 100 750 NJ 750 NJ 750 NJ 750 N 750 NJ 750 NJ 750 2730
preplace netloc execLatch_0_rd 1 4 5 1410 400 N 400 N 400 N 400 2740
preplace netloc execLatch_0_rs2Val 1 1 8 90 760 NJ 760 NJ 760 NJ 760 N 760 NJ 760 NJ 760 2720
preplace netloc opLatch_0_aluOp 1 4 3 1380J 250 1800 40 2090
preplace netloc opLatch_0_aluToReg 1 4 4 1400J 270 N 270 NJ 270 2400
preplace netloc opLatch_0_imm 1 4 2 1290 160 N
preplace netloc opLatch_0_memOp 1 4 4 NJ 300 N 300 NJ 300 N
preplace netloc opLatch_0_memSize 1 4 4 NJ 280 N 280 NJ 280 N
preplace netloc opLatch_0_pc 1 4 2 1300 170 1810
preplace netloc opLatch_0_rd 1 4 4 NJ 320 N 320 NJ 320 N
preplace netloc opLatch_0_selA 1 4 2 1350 180 N
preplace netloc opLatch_0_selB 1 4 2 1390 260 1810
preplace netloc reset_1 1 0 9 -170 90 90 90 480 -130 890 510 1400 440 N 440 N 440 2390 440 2790
preplace netloc writeBackLatch_0_dataToReg 1 3 7 970 90 1390 130 1750 10 N 10 N 10 N 10 3130
preplace netloc writeBackLatch_0_rd 1 3 7 960 100 1400 120 1760 30 N 30 N 30 N 30 3120
preplace netloc writeBackLatch_0_regWrite 1 3 7 950 520 N 520 N 520 N 520 N 520 N 520 3140
levelinfo -pg 1 -190 -40 290 650 1130 1570 1940 2230 2560 2960 3160
pagesize -pg 1 -db -bbox -sgen -280 -440 3330 850
"
}
{
   "da_clkrst_cnt":"3"
}
