# Reading D:/Programas/intelFPGA_lite/Quartus_II_18.1/modelsim_ase/tcl/vsim/pref.tcl
# do LS194_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/Programas/intelFPGA_lite/Quartus_II_18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {LS194.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:24 on Apr 17,2021
# vcom -reportprogress 300 -93 -work work LS194.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity ls194
# -- Compiling architecture structure of ls194
# End time: 19:01:25 on Apr 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Programas/intelFPGA_lite/Projects_MAX10/Modelsim_LS194/LS194_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:25 on Apr 17,2021
# vcom -reportprogress 300 -93 -work work D:/Programas/intelFPGA_lite/Projects_MAX10/Modelsim_LS194/LS194_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LS194_tb
# -- Compiling architecture tb of LS194_tb
# End time: 19:01:25 on Apr 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /uut=LS194_vhd.sdo -L altera -L altera_lnsim -L fiftyfivenm -L gate_work -L work -voptargs="+acc"  LS194_tb
# ** Error (suppressible): (vsim-SDF-3196) Failed to find SDF file "LS194_vhd.sdo".
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /uut=LS194_vhd.sdo -L altera -L altera_lnsim -L fiftyfivenm -L gate_work -L work -voptargs=""+acc"" LS194_tb 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./LS194_run_msim_gate_vhdl.do PAUSED at line 12
vsim work.ls194_tb
# vsim work.ls194_tb 
# Start time: 19:01:26 on Apr 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ls194_tb(tb)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.ls194(structure)
# Loading work.hard_block(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_clkctrl(vital_clkctrl)
# Loading fiftyfivenm.fiftyfivenm_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
run
# Simulation may not continue after final blocks are run.
add wave -position end  sim:/ls194_tb/clk_tb
add wave -position end  sim:/ls194_tb/s0_tb
add wave -position end  sim:/ls194_tb/s1_tb
add wave -position end  sim:/ls194_tb/mr_tb_n
add wave -position end  sim:/ls194_tb/dsr_tb
add wave -position end  sim:/ls194_tb/dsl_tb
add wave -position end  sim:/ls194_tb/p_tb
add wave -position end  sim:/ls194_tb/q_tb
add wave -position end  sim:/ls194_tb/clk_period
run
# Simulation may not continue after final blocks are run.
# Break key hit
vsim work.ls194_tb
# End time: 19:05:17 on Apr 17,2021, Elapsed time: 0:03:51
# Errors: 1, Warnings: 0
# vsim work.ls194_tb 
# Start time: 19:05:17 on Apr 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ls194_tb(tb)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.ls194(structure)
# Loading work.hard_block(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_clkctrl(vital_clkctrl)
# Loading fiftyfivenm.fiftyfivenm_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
add wave -position end  sim:/ls194_tb/clk_tb
add wave -position end  sim:/ls194_tb/s0_tb
add wave -position end  sim:/ls194_tb/s1_tb
add wave -position end  sim:/ls194_tb/mr_tb_n
add wave -position end  sim:/ls194_tb/dsr_tb
add wave -position end  sim:/ls194_tb/dsl_tb
add wave -position end  sim:/ls194_tb/p_tb
add wave -position end  sim:/ls194_tb/q_tb
add wave -position end  sim:/ls194_tb/clk_period
run
run
# ** Error: Error: serial left shift failed 
#    Time: 90 ns  Iteration: 0  Instance: /ls194_tb
add wave -position end  sim:/ls194_tb/clk_tb
add wave -position end  sim:/ls194_tb/s0_tb
add wave -position end  sim:/ls194_tb/s1_tb
add wave -position end  sim:/ls194_tb/mr_tb_n
add wave -position end  sim:/ls194_tb/dsr_tb
add wave -position end  sim:/ls194_tb/dsl_tb
add wave -position end  sim:/ls194_tb/p_tb
add wave -position end  sim:/ls194_tb/q_tb
add wave -position end  sim:/ls194_tb/clk_period
run
vsim work.ls194_tb
# End time: 19:07:09 on Apr 17,2021, Elapsed time: 0:01:52
# Errors: 1, Warnings: 0
# vsim work.ls194_tb 
# Start time: 19:07:09 on Apr 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ls194_tb(tb)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.ls194(structure)
# Loading work.hard_block(structure)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_clkctrl(vital_clkctrl)
# Loading fiftyfivenm.fiftyfivenm_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)
add wave -position end  sim:/ls194_tb/clk_tb
add wave -position end  sim:/ls194_tb/s0_tb
add wave -position end  sim:/ls194_tb/s1_tb
add wave -position end  sim:/ls194_tb/mr_tb_n
add wave -position end  sim:/ls194_tb/dsr_tb
add wave -position end  sim:/ls194_tb/dsl_tb
add wave -position end  sim:/ls194_tb/p_tb
add wave -position end  sim:/ls194_tb/q_tb
add wave -position end  sim:/ls194_tb/clk_period
run
# ** Error: Error: serial left shift failed 
#    Time: 90 ns  Iteration: 0  Instance: /ls194_tb
# Break key hit
# End time: 19:10:51 on Apr 17,2021, Elapsed time: 0:03:42
# Errors: 1, Warnings: 0
