{
  "design": {
    "design_info": {
      "boundary_crc": "0x4929549B6F216052",
      "device": "xc7k160tffg676-2L",
      "gen_directory": "../../../../simCPU.gen/sources_1/bd/simCPU",
      "name": "simCPU",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "ROM": "",
      "addr11_2": "",
      "RAM_B_0": "",
      "pc11_2": "",
      "util_vector_logic_0": "",
      "SCPUC_0": ""
    },
    "ports": {
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "simCPU_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "INT0": {
        "direction": "I"
      }
    },
    "components": {
      "ROM": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "simCPU_dist_mem_gen_0_0",
        "xci_path": "ip\\simCPU_dist_mem_gen_0_0\\simCPU_dist_mem_gen_0_0.xci",
        "inst_hier_path": "ROM",
        "parameters": {
          "coefficient_file": {
            "value": "../../../../../../../inter_mem.coe"
          },
          "data_width": {
            "value": "32"
          },
          "depth": {
            "value": "1024"
          },
          "memory_type": {
            "value": "rom"
          }
        }
      },
      "addr11_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "simCPU_xlslice_0_0",
        "xci_path": "ip\\simCPU_xlslice_0_0\\simCPU_xlslice_0_0.xci",
        "inst_hier_path": "addr11_2",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "10"
          }
        }
      },
      "RAM_B_0": {
        "vlnv": "xilinx.com:user:RAM_B:1.0",
        "xci_name": "simCPU_RAM_B_0_0",
        "xci_path": "ip\\simCPU_RAM_B_0_0\\simCPU_RAM_B_0_0.xci",
        "inst_hier_path": "RAM_B_0"
      },
      "pc11_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "simCPU_xlslice_0_1",
        "xci_path": "ip\\simCPU_xlslice_0_1\\simCPU_xlslice_0_1.xci",
        "inst_hier_path": "pc11_2",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "10"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "simCPU_util_vector_logic_0_0",
        "xci_path": "ip\\simCPU_util_vector_logic_0_0\\simCPU_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "SCPUC_0": {
        "vlnv": "xilinx.com:user:SCPUC:1.0",
        "xci_name": "simCPU_SCPUC_0_0",
        "xci_path": "ip\\simCPU_SCPUC_0_0\\simCPU_SCPUC_0_0.xci",
        "inst_hier_path": "SCPUC_0"
      }
    },
    "nets": {
      "dist_mem_gen_0_spo": {
        "ports": [
          "ROM/spo",
          "SCPUC_0/Inst_in"
        ]
      },
      "addr11_2_Dout": {
        "ports": [
          "addr11_2/Dout",
          "RAM_B_0/addra"
        ]
      },
      "RAM_B_0_douta": {
        "ports": [
          "RAM_B_0/douta",
          "SCPUC_0/Data_in"
        ]
      },
      "pc11_2_Dout": {
        "ports": [
          "pc11_2/Dout",
          "ROM/a"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "RAM_B_0/clka"
        ]
      },
      "rst_0_1": {
        "ports": [
          "rst",
          "SCPUC_0/rst"
        ]
      },
      "clk": {
        "ports": [
          "clk",
          "util_vector_logic_0/Op1",
          "SCPUC_0/clk"
        ]
      },
      "SCPUC_0_PC_out": {
        "ports": [
          "SCPUC_0/PC_out",
          "pc11_2/Din"
        ]
      },
      "SCPUC_0_Addr_out": {
        "ports": [
          "SCPUC_0/Addr_out",
          "addr11_2/Din"
        ]
      },
      "SCPUC_0_Data_out": {
        "ports": [
          "SCPUC_0/Data_out",
          "RAM_B_0/dina"
        ]
      },
      "SCPUC_0_MemRW": {
        "ports": [
          "SCPUC_0/MemRW",
          "RAM_B_0/wea"
        ]
      },
      "SCPUC_0_CPU_MIO": {
        "ports": [
          "SCPUC_0/CPU_MIO",
          "SCPUC_0/MIO_ready"
        ]
      },
      "INT0": {
        "ports": [
          "INT0",
          "SCPUC_0/INT0"
        ]
      }
    }
  }
}