INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kjjarvis/project_2/project_2.sim/sim_1/impl/func/xsim/test_alu_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/kjjarvis/project_2/project_2.srcs/sources_1/new/RF8_16TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_alu
