
\documentclass{resume}
\usepackage{enumitem}
\usepackage[left = 0.4in,right=0.4in,top=-0.1in,bottom=0.1in]{geometry} 
\usepackage{relsize}
\usepackage{scrextend}
\usepackage{hyperref}

\hypersetup{
	colorlinks=true,
	linkcolor=blue,
	filecolor=magenta,      
	urlcolor=cyan,
}

\urlstyle{same}
%\name{Prathu Baronia}

%\usepackage{graphicx}
%\renewcommand\footnoterule{\rule{\linewidth}{0.1pt}}
%\usepackage[left = 0.75in,right=0.75in,top=0.6in,bottom=0.6in]{geometry} % Old Document margins

\newcommand{\sepval}{-0.5em}

\begin{document}

%\vspace{3.5cm}

%----------------------------------------------------------------------------------------
%	CONTACT DETAILS SECTION
%----------------------------------------------------------------------------------------

%\begin{contact_details}
{\bf Name: Prathu Baronia} \hfill {\bf Email: prathu.baronia@praton.me}\\
{\bf Electrical Engineering, IIT Bombay} \hfill {\bf Dual Degree(B.Tech+M.Tech),
	2014 - 2019}\\
{\bf Specialization: Microelectronics} \hfill {\bf DOB:28-5-96}\\
{\bf Current Location: Hyderabad} \hfill {\bf Mob no: 7738695845}\\

%\end{contact_details}

%----------------------------------------------------------------------------------------
%	WORK EXPERIENCE SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Work Experience}

\vspace{-.4cm}
 
\item{\bf {\bf Innovation System Engineer}}\hfill{(Jul'19 - Present)}\\
	\emph{Oneplus Software R\&D Centre Private Ltd, Hyderabad}\\
[-0.4cm]

\begin{itemize}[leftmargin=*]

	\itemsep \sepval

	\item {\bf Increased THP zeroing efficiency by 60\%} in the {\bf upstream
		Linux Kernel} with this
		\href{https://github.com/hnaz/linux-mm/commit/8d9c9dbbeb54b980971085f1696758389e5d0675}{patch}
		in {\bf memory subsystem}

	\item Held the {\bf Innovation and Research POC position} for the {\bf BSP Stability
		and Performance team} for 3 months
	
	\item {\bf Individually} carried out the {\bf complete kernel and device tree
		porting} for {\bf Android R for Oneplus-Nord}
	
	\item {\bf Reduced process time by 5x} by developing {\bf auto-porting tools}. Received {\bf Employee of the month award} for
		it
		
	\item Have been awarded {\bf Employee of the month} award {\bf thrice} for {\bf innovative and exceptional
		contributions}

	\item Initiated a {\bf documentation drive} in BSP team, was the
		{\bf knowledge wiki maintainer} and the {\bf highest
		contributor}

\end{itemize}

\end{rSection}

%----------------------------------------------------------------------------------------
%	TECHNICAL STRENGTHS SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Technical Skills}

\begin{tabular}{@{} >{\bfseries}l @{\hspace{6ex}} l}

	{\bf Programming Languages \& HDL} &  {\bf ARM Assembly, C, Shell
	Scripting}, C++, Python, VHDL \\ \vspace{-0.4cm}

	%\\{\bf Hardware Platforms} & FPGA, STM, ARM, AVR, BeagleBone, Raspberry Pi\\ \vspace{-0.3cm}

	\\{\bf Debug and Design Tools} &  {\bf T32, Crash utility, GDB}, Vivado HLS, Xilinx SDK, TI CCS, Intel Quartus \\ \vspace{-0.4cm}

	%{\bf Post Graduation} & {\bf EE Dept, IIT Bombay} & Microelectronics & 9\\

\end{tabular}

\end{rSection}

%----------------------------------------------------------------------------------------
%	EDUCATION SECTION
%----------------------------------------------------------------------------------------

%%\renewcommand\labelitemi{\raisebox{0.45ex}{\tiny$\bullet$}}
%%
%%\begin{rSection}{Education}
%%
%%\begin{itemize}[leftmargin=*]
%%	
%%	\itemsep \sepval
%%
%%	\item {\bf Post-graduated} from {\bf Electrical Engineering Dept. IIT
%%		Bombay}
%%		specializing in {\bf Microelectronics} in 2019 with a {\bf CGPA
%%		of 9}.
%%	\item {\bf Graduated} from {\bf Electrical Engineering Dept. IIT Bombay} in 2018
%%		with a {\bf CGPA of 8.3}. 
%%	
%%\end{itemize}
%%
%%\end{rSection}

%----------------------------------------------------------------------------------------
%	ACHIEVEMENTS SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Scholastic Achievements}

\begin{itemize}[leftmargin=*]
	
	\itemsep \sepval

	\item Secured {\bf All India Rank 241} in {\bf JEE-Advanced-2014} with a percentile of {\bf 99.8} among {\bf 1.2 lakh} candidates
	
	\item Scored {\bf 342 out of 360} in {\bf JEE-MAIN-2014} with a percentile of {\bf 99.92} among {\bf 12.7 lakh} candidates

	\item  Achieved {\bf All India Rank 163} in prestigious {\bf KVPY fellowship, 2014} conducted by {\bf DST, Govt. of India}

	\item Awarded {\bf Merit Certificate} in {\bf National Standard Examination in Astronomy-2014} and 
	      {\bf National Standard Examination in Chemistry-2014} for being among Top 300 students across the country
	
\end{itemize}

\end{rSection}

%----------------------------------------------------------------------------------------
%	ACADEMIC AND INTERN WORK EXPERIENCE SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Professional \& Research Experience}

\vspace{-.4cm}
 
\item{\bf {\bf Embedded System Engineer}}\hfill{(May'17 - Jul'17)}\\ \emph{Greetude Energy Pvt. Ltd, Bangalore}\\
[-0.4cm]
  
\begin{itemize}[leftmargin=*]
    
	\itemsep \sepval
 
	%\item Received a {\bf Letter of Appreciation} for {\bf exceptional value additions} and {\bf strong  work ethics} in assigned projects
	
	\item Designed a {\bf Remote Billboard Surveillance System}, providing periodic images on {\bf Google drive} and {\bf AWS Bucket}
	 
	\item Developed a {\bf control and debug interface} for the site and {\bf circular logs} for {\bf energy consumption and crashes}

	\item Devised a {\bf Smart Metering System} for transmission \& logging of standard power parameters onto the main server logs
 
	\item System included {\bf synchronously reading internal registers} and {\bf space efficient circular logging} of the parameters
	      
 
\end{itemize}

\vspace{-0.1cm}
\item {\bf{Linux Port to Indigenous AJIT Processor}} \hfill {(Jul'18 - Jun'19)}\\

\emph{Guide: Prof. Madhav P. Desai, IIT-Bombay}\\
[-0.6cm]

\begin{itemize}[leftmargin=*]
		
	\itemsep \sepval

	\item Member of {\bf Embedded Software Design} team of {\bf India's first} in-house {\bf designed and fabricated processor}
	
	\item Generated and tested an {\bf exclusive AXI-Lite interface DDR
		Memory controller} for a {\bf 32-bit Sparc V8 processor}
	      
	\item Conducted {\bf memory marching tests} on the Xilinx Virtex 7 Series {\bf FPGA} board with a prototype Microblaze processor
	
	\item Developed a {\bf PCIe - AXI interface} and verified it with a {\bf
		custom userspace C driver for PCIe-AXI peripherals}

	\item Generated {\bf exclusive Memory mapped AXI Stream FIFOs} through {\bf High Level Synthesis} tools

\end{itemize}

\end{rSection}

\begin{rSection}{Key Course Projects}

\vspace{-.4cm}

\item {\bf Android 5 Port to ZedBoard} \hfill {(Jan'18 - May'18)}\\
[-0.4cm]
%\emph{Guide: Prof. Sachin Patkar, IIT-Bombay}\\

\begin{itemize}[leftmargin=*]

	\itemsep \sepval

	\item {\bf Ported Android 5}(Lollipop) to {\bf ARM Cortex A9} to build a {\bf bare bone IoT infrastructure} on Zedboard
	
	\item Developed {\bf First Stage bootloader}, {\bf Second Stage
		bootloader and an Android patched Kernel} for the Zedboard
	
	\item Designed {\bf exclusive HDMI hardware block} and a {\bf GPIO core} using programmable logic segments
	
\end{itemize}

\vspace{-0.1cm}
\item {\bf Hexapod Navigation using WiFi RSSI}  \hfill{(Feb'18 - Apr'18)}\\
[-0.4cm]
%\emph{Guide: Prof. Kavi Arya, IIT-Bombay}\\

\begin{itemize}[leftmargin=*]

	\itemsep \sepval

	\item Designed a {\bf 1.5m $\times$ 1.5m indoor localization} network using {\bf Xbee radios} for closed space settings
	     
	\item Achieved an {\bf average location accuracy of 90\%} for indoor setting with an {\bf error bound of $\pm$10cm}
	
	\item Calculated location by taking a {\bf moving average} of {\bf Trilateration algorithm} results on target to node distances

	%\item Fabricated and assembled a {\bf Hexapod} with 18 degrees of freedom from ground up as a target object.  

	%\item Demonstrated scenario where Hexapod was guided by the coordinates from the localization system.

\end{itemize}

%\item {\bf LoRaWAN Network} \hfill {(Apr'17-Nov'17)} \\
% 
%\emph{(Guide: Prof. Maryam S.Baghineni, IIT-Bombay)}\\
%[-0.6cm]
%
%\begin{itemize}
%  
%	\itemsep \sepval
%
%	\item Tested and utilized {\bf newly emerging radio technology LoRaWAN} to develop an {\bf agricultural monitoring system} on the LoRaWAN kit provided by {\bf Microchip Technologies}.
%  	
%	\item Deployed one {\bf Gateway} and two {\bf end nodes} in field to collect and publish data such as {\bf soil moisture and air humidity}.
%  	
%	\item The network can encapsulate up to {\bf 1 million devices} in the field located in a radius of 10 km.
% 
%\end{itemize}

\vspace{-0.1cm}
\item {\bf Walk Smart Vision} \hfill {(Jan'17 - Apr'17)}\\
[-0.4cm]
%\emph{Guide: Prof. Kushal R.Tuckley, IIT-Bombay}\\
%[-0.6cm]

\begin{itemize}[leftmargin=*]

	\itemsep \sepval

	
	\item Designed a {\bf 3-level navigation} system for the visually impaired people using a {\bf Star network of Xbee radios}
	
	\item Conveyed {\bf critical obstacle} information to the user through {\bf surficial vibrations proportional} to the {\bf proximity}
      
	\item Demonstrated performance in a {\bf populous setting} with successful navigation by {\bf blindfolded novice} users   
	      %{\bf able to navigate his path} on his own {\bf without colliding} with any object.
	
\end{itemize}

%-------------------------------------------------
%	Key Course Projects
%-------------------------------------------------

%\begin{rSection}{Key Course Projects}
\vspace{-0.1cm}

\item {\bf{Real Time Audio Compression using MDCT}} \hfill{(Mar'17 - Apr'17)}\\
[-0.4cm]
%\emph{Guide: Prof. V.M Gadre, IIT-Bombay}\\
%[-0.6cm]

\begin{itemize}[leftmargin=*]

	\itemsep \sepval

	\item Achieved {\bf 5x} compression by {\bf redundant data removal} using {\bf{Modified Discrete Cosine Transform}}

	\item Improved {\bf 80\% efficiency} for storage and transmission of audio signals while conserving {\bf 95\% signal information}

	\item Developed a {\bf compression block} and a {\bf wireless socket block} to compress \& transmit the audio in {\bf real time}

\end{itemize}

%\item {\bf Data Abstraction Layer} \hfill {Mar'15 - Apr'15}\\
%
%\emph{(Guide: Prof. Saurabh Lodha, IIT-Bombay)}\\
%[-0.6cm]
%
%\begin{itemize}
%
%	\item Interfaced {\bf MAX V CPLD} board with {\bf SRAM, ADC and DAC} to sample, store and display mixed signals.
%
%	\item Developed {\bf SRAM, ADC and DAC drivers} from scratch in {\bf VHDL} and verified them through simulations on {\bf GTKWave}.
%
%\end{itemize}
%
%\item {\bf Processor Designing \& Testing} \hfill {Sep'16 - Nov'16}\\
%
%\emph{(Guide: Prof. Virendra Singh, IIT-Bombay)}\\
%[-0.6cm]
%
%\begin{itemize}
%
%	\item Designed \& implemented an {\bf 8-bit multi-cycle RISC processor} in VHDL \& verified it by simulating in Quartus ModelSim.
%
%	\item Validated the design for all 14 instructions of the ISA on Altera {\bf DE0 Nano FPGA} using the {\bf Signal-Tap Analyzer}. 
%
%\end{itemize}

\end{rSection}

\end{document}
