<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>Python-on-a-chip: src/platform/at91sam7s-ek/AT91SAM7S64.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_ff1f71d793b0515fd7dbd2b1cc3fec2f.html">src</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_2c625301b0ca3cea9e351d6d9d508db6.html">platform</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_bb714c4c9f7484c3b3f5542f769b785f.html">at91sam7s-ek</a>
  </div>
</div>
<div class="contents">
<h1>AT91SAM7S64.h</h1><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">//  ----------------------------------------------------------------------------</span>
<a name="l00002"></a>00002 <span class="comment">//          ATMEL Microcontroller Software Support  -  ROUSSET  -</span>
<a name="l00003"></a>00003 <span class="comment">//  ----------------------------------------------------------------------------</span>
<a name="l00004"></a>00004 <span class="comment">//  DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR</span>
<a name="l00005"></a>00005 <span class="comment">//  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<a name="l00006"></a>00006 <span class="comment">//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span>
<a name="l00007"></a>00007 <span class="comment">//  DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00008"></a>00008 <span class="comment">//  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00009"></a>00009 <span class="comment">//  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span>
<a name="l00010"></a>00010 <span class="comment">//  OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span>
<a name="l00011"></a>00011 <span class="comment">//  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span>
<a name="l00012"></a>00012 <span class="comment">//  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span>
<a name="l00013"></a>00013 <span class="comment">//  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00014"></a>00014 <span class="comment">//  ----------------------------------------------------------------------------</span>
<a name="l00015"></a>00015 <span class="comment">// File Name           : AT91SAM7S64.h</span>
<a name="l00016"></a>00016 <span class="comment">// Object              : AT91SAM7S64 definitions</span>
<a name="l00017"></a>00017 <span class="comment">// Generated           : AT91 SW Application Group  03/08/2005 (15:46:05)</span>
<a name="l00018"></a>00018 <span class="comment">// </span>
<a name="l00019"></a>00019 <span class="comment">// CVS Reference       : /AT91SAM7S64.pl/1.18/Wed Feb  9 15:26:02 2005//</span>
<a name="l00020"></a>00020 <span class="comment">// CVS Reference       : /SYS_SAM7S.pl/1.2/Tue Feb  1 17:01:52 2005//</span>
<a name="l00021"></a>00021 <span class="comment">// CVS Reference       : /MC_SAM7S.pl/1.2/Tue Feb  1 17:01:00 2005//</span>
<a name="l00022"></a>00022 <span class="comment">// CVS Reference       : /PMC_SAM7S_USB.pl/1.4/Tue Feb  8 13:58:22 2005//</span>
<a name="l00023"></a>00023 <span class="comment">// CVS Reference       : /RSTC_SAM7S.pl/1.1/Tue Feb  1 16:16:35 2005//</span>
<a name="l00024"></a>00024 <span class="comment">// CVS Reference       : /RTTC_6081A.pl/1.2/Tue Nov  9 14:43:58 2004//</span>
<a name="l00025"></a>00025 <span class="comment">// CVS Reference       : /PITC_6079A.pl/1.2/Tue Nov  9 14:43:56 2004//</span>
<a name="l00026"></a>00026 <span class="comment">// CVS Reference       : /WDTC_6080A.pl/1.3/Tue Nov  9 14:44:00 2004//</span>
<a name="l00027"></a>00027 <span class="comment">// CVS Reference       : /VREG_6085B.pl/1.1/Tue Feb  1 16:05:48 2005//</span>
<a name="l00028"></a>00028 <span class="comment">// CVS Reference       : /UDP_6083C.pl/1.1/Mon Jan 31 13:01:46 2005//</span>
<a name="l00029"></a>00029 <span class="comment">// CVS Reference       : /AIC_6075A.pl/1.1/Fri Jun 28 10:36:48 2002//</span>
<a name="l00030"></a>00030 <span class="comment">// CVS Reference       : /PIO_6057A.pl/1.2/Thu Feb  3 10:18:28 2005//</span>
<a name="l00031"></a>00031 <span class="comment">// CVS Reference       : /DBGU_6059D.pl/1.1/Mon Jan 31 13:15:32 2005//</span>
<a name="l00032"></a>00032 <span class="comment">// CVS Reference       : /US_6089C.pl/1.1/Mon Jul 12 18:23:26 2004//</span>
<a name="l00033"></a>00033 <span class="comment">// CVS Reference       : /SPI_6088D.pl/1.2/Mon Feb 14 07:24:18 2005//</span>
<a name="l00034"></a>00034 <span class="comment">// CVS Reference       : /SSC_6078A.pl/1.1/Tue Jul 13 07:45:40 2004//</span>
<a name="l00035"></a>00035 <span class="comment">// CVS Reference       : /TC_6082A.pl/1.6/Fri Feb 18 13:53:30 2005//</span>
<a name="l00036"></a>00036 <span class="comment">// CVS Reference       : /TWI_6061A.pl/1.1/Tue Jul 13 07:38:06 2004//</span>
<a name="l00037"></a>00037 <span class="comment">// CVS Reference       : /PDC_6074C.pl/1.2/Thu Feb  3 08:48:54 2005//</span>
<a name="l00038"></a>00038 <span class="comment">// CVS Reference       : /ADC_6051C.pl/1.1/Fri Oct 17 09:12:38 2003//</span>
<a name="l00039"></a>00039 <span class="comment">// CVS Reference       : /PWM_6044D.pl/1.1/Tue Apr 27 14:53:52 2004//</span>
<a name="l00040"></a>00040 <span class="comment">//  ----------------------------------------------------------------------------</span>
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="preprocessor">#ifndef AT91SAM7S64_H</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define AT91SAM7S64_H</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> AT91_REG;<span class="comment">// Hardware register definition</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="comment">// *****************************************************************************</span>
<a name="l00048"></a>00048 <span class="comment">//              SOFTWARE API DEFINITION  FOR System Peripherals</span>
<a name="l00049"></a>00049 <span class="comment">// *****************************************************************************</span>
<a name="l00050"></a>00050 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_SYS {
<a name="l00051"></a>00051         AT91_REG         AIC_SMR[32];   <span class="comment">// Source Mode Register</span>
<a name="l00052"></a>00052         AT91_REG         AIC_SVR[32];   <span class="comment">// Source Vector Register</span>
<a name="l00053"></a>00053         AT91_REG         AIC_IVR;       <span class="comment">// IRQ Vector Register</span>
<a name="l00054"></a>00054         AT91_REG         AIC_FVR;       <span class="comment">// FIQ Vector Register</span>
<a name="l00055"></a>00055         AT91_REG         AIC_ISR;       <span class="comment">// Interrupt Status Register</span>
<a name="l00056"></a>00056         AT91_REG         AIC_IPR;       <span class="comment">// Interrupt Pending Register</span>
<a name="l00057"></a>00057         AT91_REG         AIC_IMR;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00058"></a>00058         AT91_REG         AIC_CISR;      <span class="comment">// Core Interrupt Status Register</span>
<a name="l00059"></a>00059         AT91_REG         Reserved0[2];  <span class="comment">// </span>
<a name="l00060"></a>00060         AT91_REG         AIC_IECR;      <span class="comment">// Interrupt Enable Command Register</span>
<a name="l00061"></a>00061         AT91_REG         AIC_IDCR;      <span class="comment">// Interrupt Disable Command Register</span>
<a name="l00062"></a>00062         AT91_REG         AIC_ICCR;      <span class="comment">// Interrupt Clear Command Register</span>
<a name="l00063"></a>00063         AT91_REG         AIC_ISCR;      <span class="comment">// Interrupt Set Command Register</span>
<a name="l00064"></a>00064         AT91_REG         AIC_EOICR;     <span class="comment">// End of Interrupt Command Register</span>
<a name="l00065"></a>00065         AT91_REG         AIC_SPU;       <span class="comment">// Spurious Vector Register</span>
<a name="l00066"></a>00066         AT91_REG         AIC_DCR;       <span class="comment">// Debug Control Register (Protect)</span>
<a name="l00067"></a>00067         AT91_REG         Reserved1[1];  <span class="comment">// </span>
<a name="l00068"></a>00068         AT91_REG         AIC_FFER;      <span class="comment">// Fast Forcing Enable Register</span>
<a name="l00069"></a>00069         AT91_REG         AIC_FFDR;      <span class="comment">// Fast Forcing Disable Register</span>
<a name="l00070"></a>00070         AT91_REG         AIC_FFSR;      <span class="comment">// Fast Forcing Status Register</span>
<a name="l00071"></a>00071         AT91_REG         Reserved2[45];         <span class="comment">// </span>
<a name="l00072"></a>00072         AT91_REG         DBGU_CR;       <span class="comment">// Control Register</span>
<a name="l00073"></a>00073         AT91_REG         DBGU_MR;       <span class="comment">// Mode Register</span>
<a name="l00074"></a>00074         AT91_REG         DBGU_IER;      <span class="comment">// Interrupt Enable Register</span>
<a name="l00075"></a>00075         AT91_REG         DBGU_IDR;      <span class="comment">// Interrupt Disable Register</span>
<a name="l00076"></a>00076         AT91_REG         DBGU_IMR;      <span class="comment">// Interrupt Mask Register</span>
<a name="l00077"></a>00077         AT91_REG         DBGU_CSR;      <span class="comment">// Channel Status Register</span>
<a name="l00078"></a>00078         AT91_REG         DBGU_RHR;      <span class="comment">// Receiver Holding Register</span>
<a name="l00079"></a>00079         AT91_REG         DBGU_THR;      <span class="comment">// Transmitter Holding Register</span>
<a name="l00080"></a>00080         AT91_REG         DBGU_BRGR;     <span class="comment">// Baud Rate Generator Register</span>
<a name="l00081"></a>00081         AT91_REG         Reserved3[7];  <span class="comment">// </span>
<a name="l00082"></a>00082         AT91_REG         DBGU_CIDR;     <span class="comment">// Chip ID Register</span>
<a name="l00083"></a>00083         AT91_REG         DBGU_EXID;     <span class="comment">// Chip ID Extension Register</span>
<a name="l00084"></a>00084         AT91_REG         DBGU_FNTR;     <span class="comment">// Force NTRST Register</span>
<a name="l00085"></a>00085         AT91_REG         Reserved4[45];         <span class="comment">// </span>
<a name="l00086"></a>00086         AT91_REG         DBGU_RPR;      <span class="comment">// Receive Pointer Register</span>
<a name="l00087"></a>00087         AT91_REG         DBGU_RCR;      <span class="comment">// Receive Counter Register</span>
<a name="l00088"></a>00088         AT91_REG         DBGU_TPR;      <span class="comment">// Transmit Pointer Register</span>
<a name="l00089"></a>00089         AT91_REG         DBGU_TCR;      <span class="comment">// Transmit Counter Register</span>
<a name="l00090"></a>00090         AT91_REG         DBGU_RNPR;     <span class="comment">// Receive Next Pointer Register</span>
<a name="l00091"></a>00091         AT91_REG         DBGU_RNCR;     <span class="comment">// Receive Next Counter Register</span>
<a name="l00092"></a>00092         AT91_REG         DBGU_TNPR;     <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00093"></a>00093         AT91_REG         DBGU_TNCR;     <span class="comment">// Transmit Next Counter Register</span>
<a name="l00094"></a>00094         AT91_REG         DBGU_PTCR;     <span class="comment">// PDC Transfer Control Register</span>
<a name="l00095"></a>00095         AT91_REG         DBGU_PTSR;     <span class="comment">// PDC Transfer Status Register</span>
<a name="l00096"></a>00096         AT91_REG         Reserved5[54];         <span class="comment">// </span>
<a name="l00097"></a>00097         AT91_REG         PIOA_PER;      <span class="comment">// PIO Enable Register</span>
<a name="l00098"></a>00098         AT91_REG         PIOA_PDR;      <span class="comment">// PIO Disable Register</span>
<a name="l00099"></a>00099         AT91_REG         PIOA_PSR;      <span class="comment">// PIO Status Register</span>
<a name="l00100"></a>00100         AT91_REG         Reserved6[1];  <span class="comment">// </span>
<a name="l00101"></a>00101         AT91_REG         PIOA_OER;      <span class="comment">// Output Enable Register</span>
<a name="l00102"></a>00102         AT91_REG         PIOA_ODR;      <span class="comment">// Output Disable Registerr</span>
<a name="l00103"></a>00103         AT91_REG         PIOA_OSR;      <span class="comment">// Output Status Register</span>
<a name="l00104"></a>00104         AT91_REG         Reserved7[1];  <span class="comment">// </span>
<a name="l00105"></a>00105         AT91_REG         PIOA_IFER;     <span class="comment">// Input Filter Enable Register</span>
<a name="l00106"></a>00106         AT91_REG         PIOA_IFDR;     <span class="comment">// Input Filter Disable Register</span>
<a name="l00107"></a>00107         AT91_REG         PIOA_IFSR;     <span class="comment">// Input Filter Status Register</span>
<a name="l00108"></a>00108         AT91_REG         Reserved8[1];  <span class="comment">// </span>
<a name="l00109"></a>00109         AT91_REG         PIOA_SODR;     <span class="comment">// Set Output Data Register</span>
<a name="l00110"></a>00110         AT91_REG         PIOA_CODR;     <span class="comment">// Clear Output Data Register</span>
<a name="l00111"></a>00111         AT91_REG         PIOA_ODSR;     <span class="comment">// Output Data Status Register</span>
<a name="l00112"></a>00112         AT91_REG         PIOA_PDSR;     <span class="comment">// Pin Data Status Register</span>
<a name="l00113"></a>00113         AT91_REG         PIOA_IER;      <span class="comment">// Interrupt Enable Register</span>
<a name="l00114"></a>00114         AT91_REG         PIOA_IDR;      <span class="comment">// Interrupt Disable Register</span>
<a name="l00115"></a>00115         AT91_REG         PIOA_IMR;      <span class="comment">// Interrupt Mask Register</span>
<a name="l00116"></a>00116         AT91_REG         PIOA_ISR;      <span class="comment">// Interrupt Status Register</span>
<a name="l00117"></a>00117         AT91_REG         PIOA_MDER;     <span class="comment">// Multi-driver Enable Register</span>
<a name="l00118"></a>00118         AT91_REG         PIOA_MDDR;     <span class="comment">// Multi-driver Disable Register</span>
<a name="l00119"></a>00119         AT91_REG         PIOA_MDSR;     <span class="comment">// Multi-driver Status Register</span>
<a name="l00120"></a>00120         AT91_REG         Reserved9[1];  <span class="comment">// </span>
<a name="l00121"></a>00121         AT91_REG         PIOA_PPUDR;    <span class="comment">// Pull-up Disable Register</span>
<a name="l00122"></a>00122         AT91_REG         PIOA_PPUER;    <span class="comment">// Pull-up Enable Register</span>
<a name="l00123"></a>00123         AT91_REG         PIOA_PPUSR;    <span class="comment">// Pull-up Status Register</span>
<a name="l00124"></a>00124         AT91_REG         Reserved10[1];         <span class="comment">// </span>
<a name="l00125"></a>00125         AT91_REG         PIOA_ASR;      <span class="comment">// Select A Register</span>
<a name="l00126"></a>00126         AT91_REG         PIOA_BSR;      <span class="comment">// Select B Register</span>
<a name="l00127"></a>00127         AT91_REG         PIOA_ABSR;     <span class="comment">// AB Select Status Register</span>
<a name="l00128"></a>00128         AT91_REG         Reserved11[9];         <span class="comment">// </span>
<a name="l00129"></a>00129         AT91_REG         PIOA_OWER;     <span class="comment">// Output Write Enable Register</span>
<a name="l00130"></a>00130         AT91_REG         PIOA_OWDR;     <span class="comment">// Output Write Disable Register</span>
<a name="l00131"></a>00131         AT91_REG         PIOA_OWSR;     <span class="comment">// Output Write Status Register</span>
<a name="l00132"></a>00132         AT91_REG         Reserved12[469];       <span class="comment">// </span>
<a name="l00133"></a>00133         AT91_REG         PMC_SCER;      <span class="comment">// System Clock Enable Register</span>
<a name="l00134"></a>00134         AT91_REG         PMC_SCDR;      <span class="comment">// System Clock Disable Register</span>
<a name="l00135"></a>00135         AT91_REG         PMC_SCSR;      <span class="comment">// System Clock Status Register</span>
<a name="l00136"></a>00136         AT91_REG         Reserved13[1];         <span class="comment">// </span>
<a name="l00137"></a>00137         AT91_REG         PMC_PCER;      <span class="comment">// Peripheral Clock Enable Register</span>
<a name="l00138"></a>00138         AT91_REG         PMC_PCDR;      <span class="comment">// Peripheral Clock Disable Register</span>
<a name="l00139"></a>00139         AT91_REG         PMC_PCSR;      <span class="comment">// Peripheral Clock Status Register</span>
<a name="l00140"></a>00140         AT91_REG         Reserved14[1];         <span class="comment">// </span>
<a name="l00141"></a>00141         AT91_REG         PMC_MOR;       <span class="comment">// Main Oscillator Register</span>
<a name="l00142"></a>00142         AT91_REG         PMC_MCFR;      <span class="comment">// Main Clock  Frequency Register</span>
<a name="l00143"></a>00143         AT91_REG         Reserved15[1];         <span class="comment">// </span>
<a name="l00144"></a>00144         AT91_REG         PMC_PLLR;      <span class="comment">// PLL Register</span>
<a name="l00145"></a>00145         AT91_REG         PMC_MCKR;      <span class="comment">// Master Clock Register</span>
<a name="l00146"></a>00146         AT91_REG         Reserved16[3];         <span class="comment">// </span>
<a name="l00147"></a>00147         AT91_REG         PMC_PCKR[3];   <span class="comment">// Programmable Clock Register</span>
<a name="l00148"></a>00148         AT91_REG         Reserved17[5];         <span class="comment">// </span>
<a name="l00149"></a>00149         AT91_REG         PMC_IER;       <span class="comment">// Interrupt Enable Register</span>
<a name="l00150"></a>00150         AT91_REG         PMC_IDR;       <span class="comment">// Interrupt Disable Register</span>
<a name="l00151"></a>00151         AT91_REG         PMC_SR;        <span class="comment">// Status Register</span>
<a name="l00152"></a>00152         AT91_REG         PMC_IMR;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00153"></a>00153         AT91_REG         Reserved18[36];        <span class="comment">// </span>
<a name="l00154"></a>00154         AT91_REG         RSTC_RCR;      <span class="comment">// Reset Control Register</span>
<a name="l00155"></a>00155         AT91_REG         RSTC_RSR;      <span class="comment">// Reset Status Register</span>
<a name="l00156"></a>00156         AT91_REG         RSTC_RMR;      <span class="comment">// Reset Mode Register</span>
<a name="l00157"></a>00157         AT91_REG         Reserved19[5];         <span class="comment">// </span>
<a name="l00158"></a>00158         AT91_REG         RTTC_RTMR;     <span class="comment">// Real-time Mode Register</span>
<a name="l00159"></a>00159         AT91_REG         RTTC_RTAR;     <span class="comment">// Real-time Alarm Register</span>
<a name="l00160"></a>00160         AT91_REG         RTTC_RTVR;     <span class="comment">// Real-time Value Register</span>
<a name="l00161"></a>00161         AT91_REG         RTTC_RTSR;     <span class="comment">// Real-time Status Register</span>
<a name="l00162"></a>00162         AT91_REG         PITC_PIMR;     <span class="comment">// Period Interval Mode Register</span>
<a name="l00163"></a>00163         AT91_REG         PITC_PISR;     <span class="comment">// Period Interval Status Register</span>
<a name="l00164"></a>00164         AT91_REG         PITC_PIVR;     <span class="comment">// Period Interval Value Register</span>
<a name="l00165"></a>00165         AT91_REG         PITC_PIIR;     <span class="comment">// Period Interval Image Register</span>
<a name="l00166"></a>00166         AT91_REG         WDTC_WDCR;     <span class="comment">// Watchdog Control Register</span>
<a name="l00167"></a>00167         AT91_REG         WDTC_WDMR;     <span class="comment">// Watchdog Mode Register</span>
<a name="l00168"></a>00168         AT91_REG         WDTC_WDSR;     <span class="comment">// Watchdog Status Register</span>
<a name="l00169"></a>00169         AT91_REG         Reserved20[5];         <span class="comment">// </span>
<a name="l00170"></a>00170         AT91_REG         VREG_MR;       <span class="comment">// Voltage Regulator Mode Register</span>
<a name="l00171"></a>00171 } AT91S_SYS, *AT91PS_SYS;
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 
<a name="l00174"></a>00174 <span class="comment">// *****************************************************************************</span>
<a name="l00175"></a>00175 <span class="comment">//              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller</span>
<a name="l00176"></a>00176 <span class="comment">// *****************************************************************************</span>
<a name="l00177"></a>00177 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_AIC {
<a name="l00178"></a>00178         AT91_REG         AIC_SMR[32];   <span class="comment">// Source Mode Register</span>
<a name="l00179"></a>00179         AT91_REG         AIC_SVR[32];   <span class="comment">// Source Vector Register</span>
<a name="l00180"></a>00180         AT91_REG         AIC_IVR;       <span class="comment">// IRQ Vector Register</span>
<a name="l00181"></a>00181         AT91_REG         AIC_FVR;       <span class="comment">// FIQ Vector Register</span>
<a name="l00182"></a>00182         AT91_REG         AIC_ISR;       <span class="comment">// Interrupt Status Register</span>
<a name="l00183"></a>00183         AT91_REG         AIC_IPR;       <span class="comment">// Interrupt Pending Register</span>
<a name="l00184"></a>00184         AT91_REG         AIC_IMR;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00185"></a>00185         AT91_REG         AIC_CISR;      <span class="comment">// Core Interrupt Status Register</span>
<a name="l00186"></a>00186         AT91_REG         Reserved0[2];  <span class="comment">// </span>
<a name="l00187"></a>00187         AT91_REG         AIC_IECR;      <span class="comment">// Interrupt Enable Command Register</span>
<a name="l00188"></a>00188         AT91_REG         AIC_IDCR;      <span class="comment">// Interrupt Disable Command Register</span>
<a name="l00189"></a>00189         AT91_REG         AIC_ICCR;      <span class="comment">// Interrupt Clear Command Register</span>
<a name="l00190"></a>00190         AT91_REG         AIC_ISCR;      <span class="comment">// Interrupt Set Command Register</span>
<a name="l00191"></a>00191         AT91_REG         AIC_EOICR;     <span class="comment">// End of Interrupt Command Register</span>
<a name="l00192"></a>00192         AT91_REG         AIC_SPU;       <span class="comment">// Spurious Vector Register</span>
<a name="l00193"></a>00193         AT91_REG         AIC_DCR;       <span class="comment">// Debug Control Register (Protect)</span>
<a name="l00194"></a>00194         AT91_REG         Reserved1[1];  <span class="comment">// </span>
<a name="l00195"></a>00195         AT91_REG         AIC_FFER;      <span class="comment">// Fast Forcing Enable Register</span>
<a name="l00196"></a>00196         AT91_REG         AIC_FFDR;      <span class="comment">// Fast Forcing Disable Register</span>
<a name="l00197"></a>00197         AT91_REG         AIC_FFSR;      <span class="comment">// Fast Forcing Status Register</span>
<a name="l00198"></a>00198 } AT91S_AIC, *AT91PS_AIC;
<a name="l00199"></a>00199 
<a name="l00200"></a>00200 <span class="comment">// -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- </span>
<a name="l00201"></a>00201 <span class="preprocessor">#define AT91C_AIC_PRIOR       ((unsigned int) 0x7 &lt;&lt;  0) // (AIC) Priority Level</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_AIC_PRIOR_LOWEST               ((unsigned int) 0x0) // (AIC) Lowest priority level</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_AIC_PRIOR_HIGHEST              ((unsigned int) 0x7) // (AIC) Highest priority level</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_SRCTYPE     ((unsigned int) 0x3 &lt;&lt;  5) // (AIC) Interrupt Source Type</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE  ((unsigned int) 0x0 &lt;&lt;  5) // (AIC) Internal Sources Code Label Level Sensitive</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED   ((unsigned int) 0x1 &lt;&lt;  5) // (AIC) Internal Sources Code Label Edge triggered</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL       ((unsigned int) 0x2 &lt;&lt;  5) // (AIC) External Sources Code Label High-level Sensitive</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE    ((unsigned int) 0x3 &lt;&lt;  5) // (AIC) External Sources Code Label Positive Edge triggered</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="comment">// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- </span>
<a name="l00210"></a>00210 <span class="preprocessor">#define AT91C_AIC_NFIQ        ((unsigned int) 0x1 &lt;&lt;  0) // (AIC) NFIQ Status</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_NIRQ        ((unsigned int) 0x1 &lt;&lt;  1) // (AIC) NIRQ Status</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="comment">// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- </span>
<a name="l00213"></a>00213 <span class="preprocessor">#define AT91C_AIC_DCR_PROT    ((unsigned int) 0x1 &lt;&lt;  0) // (AIC) Protection Mode</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_DCR_GMSK    ((unsigned int) 0x1 &lt;&lt;  1) // (AIC) General Mask</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span>
<a name="l00216"></a>00216 <span class="comment">// *****************************************************************************</span>
<a name="l00217"></a>00217 <span class="comment">//              SOFTWARE API DEFINITION  FOR Peripheral DMA Controller</span>
<a name="l00218"></a>00218 <span class="comment">// *****************************************************************************</span>
<a name="l00219"></a>00219 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_PDC {
<a name="l00220"></a>00220         AT91_REG         PDC_RPR;       <span class="comment">// Receive Pointer Register</span>
<a name="l00221"></a>00221         AT91_REG         PDC_RCR;       <span class="comment">// Receive Counter Register</span>
<a name="l00222"></a>00222         AT91_REG         PDC_TPR;       <span class="comment">// Transmit Pointer Register</span>
<a name="l00223"></a>00223         AT91_REG         PDC_TCR;       <span class="comment">// Transmit Counter Register</span>
<a name="l00224"></a>00224         AT91_REG         PDC_RNPR;      <span class="comment">// Receive Next Pointer Register</span>
<a name="l00225"></a>00225         AT91_REG         PDC_RNCR;      <span class="comment">// Receive Next Counter Register</span>
<a name="l00226"></a>00226         AT91_REG         PDC_TNPR;      <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00227"></a>00227         AT91_REG         PDC_TNCR;      <span class="comment">// Transmit Next Counter Register</span>
<a name="l00228"></a>00228         AT91_REG         PDC_PTCR;      <span class="comment">// PDC Transfer Control Register</span>
<a name="l00229"></a>00229         AT91_REG         PDC_PTSR;      <span class="comment">// PDC Transfer Status Register</span>
<a name="l00230"></a>00230 } AT91S_PDC, *AT91PS_PDC;
<a name="l00231"></a>00231 
<a name="l00232"></a>00232 <span class="comment">// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- </span>
<a name="l00233"></a>00233 <span class="preprocessor">#define AT91C_PDC_RXTEN       ((unsigned int) 0x1 &lt;&lt;  0) // (PDC) Receiver Transfer Enable</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PDC_RXTDIS      ((unsigned int) 0x1 &lt;&lt;  1) // (PDC) Receiver Transfer Disable</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PDC_TXTEN       ((unsigned int) 0x1 &lt;&lt;  8) // (PDC) Transmitter Transfer Enable</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PDC_TXTDIS      ((unsigned int) 0x1 &lt;&lt;  9) // (PDC) Transmitter Transfer Disable</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="comment">// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- </span>
<a name="l00238"></a>00238 
<a name="l00239"></a>00239 <span class="comment">// *****************************************************************************</span>
<a name="l00240"></a>00240 <span class="comment">//              SOFTWARE API DEFINITION  FOR Debug Unit</span>
<a name="l00241"></a>00241 <span class="comment">// *****************************************************************************</span>
<a name="l00242"></a>00242 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_DBGU {
<a name="l00243"></a>00243         AT91_REG         DBGU_CR;       <span class="comment">// Control Register</span>
<a name="l00244"></a>00244         AT91_REG         DBGU_MR;       <span class="comment">// Mode Register</span>
<a name="l00245"></a>00245         AT91_REG         DBGU_IER;      <span class="comment">// Interrupt Enable Register</span>
<a name="l00246"></a>00246         AT91_REG         DBGU_IDR;      <span class="comment">// Interrupt Disable Register</span>
<a name="l00247"></a>00247         AT91_REG         DBGU_IMR;      <span class="comment">// Interrupt Mask Register</span>
<a name="l00248"></a>00248         AT91_REG         DBGU_CSR;      <span class="comment">// Channel Status Register</span>
<a name="l00249"></a>00249         AT91_REG         DBGU_RHR;      <span class="comment">// Receiver Holding Register</span>
<a name="l00250"></a>00250         AT91_REG         DBGU_THR;      <span class="comment">// Transmitter Holding Register</span>
<a name="l00251"></a>00251         AT91_REG         DBGU_BRGR;     <span class="comment">// Baud Rate Generator Register</span>
<a name="l00252"></a>00252         AT91_REG         Reserved0[7];  <span class="comment">// </span>
<a name="l00253"></a>00253         AT91_REG         DBGU_CIDR;     <span class="comment">// Chip ID Register</span>
<a name="l00254"></a>00254         AT91_REG         DBGU_EXID;     <span class="comment">// Chip ID Extension Register</span>
<a name="l00255"></a>00255         AT91_REG         DBGU_FNTR;     <span class="comment">// Force NTRST Register</span>
<a name="l00256"></a>00256         AT91_REG         Reserved1[45];         <span class="comment">// </span>
<a name="l00257"></a>00257         AT91_REG         DBGU_RPR;      <span class="comment">// Receive Pointer Register</span>
<a name="l00258"></a>00258         AT91_REG         DBGU_RCR;      <span class="comment">// Receive Counter Register</span>
<a name="l00259"></a>00259         AT91_REG         DBGU_TPR;      <span class="comment">// Transmit Pointer Register</span>
<a name="l00260"></a>00260         AT91_REG         DBGU_TCR;      <span class="comment">// Transmit Counter Register</span>
<a name="l00261"></a>00261         AT91_REG         DBGU_RNPR;     <span class="comment">// Receive Next Pointer Register</span>
<a name="l00262"></a>00262         AT91_REG         DBGU_RNCR;     <span class="comment">// Receive Next Counter Register</span>
<a name="l00263"></a>00263         AT91_REG         DBGU_TNPR;     <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00264"></a>00264         AT91_REG         DBGU_TNCR;     <span class="comment">// Transmit Next Counter Register</span>
<a name="l00265"></a>00265         AT91_REG         DBGU_PTCR;     <span class="comment">// PDC Transfer Control Register</span>
<a name="l00266"></a>00266         AT91_REG         DBGU_PTSR;     <span class="comment">// PDC Transfer Status Register</span>
<a name="l00267"></a>00267 } AT91S_DBGU, *AT91PS_DBGU;
<a name="l00268"></a>00268 
<a name="l00269"></a>00269 <span class="comment">// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- </span>
<a name="l00270"></a>00270 <span class="preprocessor">#define AT91C_US_RSTRX        ((unsigned int) 0x1 &lt;&lt;  2) // (DBGU) Reset Receiver</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RSTTX        ((unsigned int) 0x1 &lt;&lt;  3) // (DBGU) Reset Transmitter</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RXEN         ((unsigned int) 0x1 &lt;&lt;  4) // (DBGU) Receiver Enable</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RXDIS        ((unsigned int) 0x1 &lt;&lt;  5) // (DBGU) Receiver Disable</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_TXEN         ((unsigned int) 0x1 &lt;&lt;  6) // (DBGU) Transmitter Enable</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_TXDIS        ((unsigned int) 0x1 &lt;&lt;  7) // (DBGU) Transmitter Disable</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RSTSTA       ((unsigned int) 0x1 &lt;&lt;  8) // (DBGU) Reset Status Bits</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="comment">// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- </span>
<a name="l00278"></a>00278 <span class="preprocessor">#define AT91C_US_PAR          ((unsigned int) 0x7 &lt;&lt;  9) // (DBGU) Parity type</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_PAR_EVEN                 ((unsigned int) 0x0 &lt;&lt;  9) // (DBGU) Even Parity</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_PAR_ODD                  ((unsigned int) 0x1 &lt;&lt;  9) // (DBGU) Odd Parity</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_PAR_SPACE                ((unsigned int) 0x2 &lt;&lt;  9) // (DBGU) Parity forced to 0 (Space)</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_PAR_MARK                 ((unsigned int) 0x3 &lt;&lt;  9) // (DBGU) Parity forced to 1 (Mark)</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_PAR_NONE                 ((unsigned int) 0x4 &lt;&lt;  9) // (DBGU) No Parity</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_PAR_MULTI_DROP           ((unsigned int) 0x6 &lt;&lt;  9) // (DBGU) Multi-drop mode</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_CHMODE       ((unsigned int) 0x3 &lt;&lt; 14) // (DBGU) Channel Mode</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHMODE_NORMAL               ((unsigned int) 0x0 &lt;&lt; 14) // (DBGU) Normal Mode: The USART channel operates as an RX/TX USART.</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHMODE_AUTO                 ((unsigned int) 0x1 &lt;&lt; 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHMODE_LOCAL                ((unsigned int) 0x2 &lt;&lt; 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHMODE_REMOTE               ((unsigned int) 0x3 &lt;&lt; 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="comment">// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- </span>
<a name="l00291"></a>00291 <span class="preprocessor">#define AT91C_US_RXRDY        ((unsigned int) 0x1 &lt;&lt;  0) // (DBGU) RXRDY Interrupt</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_TXRDY        ((unsigned int) 0x1 &lt;&lt;  1) // (DBGU) TXRDY Interrupt</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_ENDRX        ((unsigned int) 0x1 &lt;&lt;  3) // (DBGU) End of Receive Transfer Interrupt</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_ENDTX        ((unsigned int) 0x1 &lt;&lt;  4) // (DBGU) End of Transmit Interrupt</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_OVRE         ((unsigned int) 0x1 &lt;&lt;  5) // (DBGU) Overrun Interrupt</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_FRAME        ((unsigned int) 0x1 &lt;&lt;  6) // (DBGU) Framing Error Interrupt</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_PARE         ((unsigned int) 0x1 &lt;&lt;  7) // (DBGU) Parity Error Interrupt</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_TXEMPTY      ((unsigned int) 0x1 &lt;&lt;  9) // (DBGU) TXEMPTY Interrupt</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_TXBUFE       ((unsigned int) 0x1 &lt;&lt; 11) // (DBGU) TXBUFE Interrupt</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RXBUFF       ((unsigned int) 0x1 &lt;&lt; 12) // (DBGU) RXBUFF Interrupt</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_COMM_TX      ((unsigned int) 0x1 &lt;&lt; 30) // (DBGU) COMM_TX Interrupt</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_COMM_RX      ((unsigned int) 0x1 &lt;&lt; 31) // (DBGU) COMM_RX Interrupt</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="comment">// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- </span>
<a name="l00304"></a>00304 <span class="comment">// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- </span>
<a name="l00305"></a>00305 <span class="comment">// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- </span>
<a name="l00306"></a>00306 <span class="comment">// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- </span>
<a name="l00307"></a>00307 <span class="preprocessor">#define AT91C_US_FORCE_NTRST  ((unsigned int) 0x1 &lt;&lt;  0) // (DBGU) Force NTRST in JTAG</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span>
<a name="l00309"></a>00309 <span class="comment">// *****************************************************************************</span>
<a name="l00310"></a>00310 <span class="comment">//              SOFTWARE API DEFINITION  FOR Parallel Input Output Controler</span>
<a name="l00311"></a>00311 <span class="comment">// *****************************************************************************</span>
<a name="l00312"></a>00312 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_PIO {
<a name="l00313"></a>00313         AT91_REG         PIO_PER;       <span class="comment">// PIO Enable Register</span>
<a name="l00314"></a>00314         AT91_REG         PIO_PDR;       <span class="comment">// PIO Disable Register</span>
<a name="l00315"></a>00315         AT91_REG         PIO_PSR;       <span class="comment">// PIO Status Register</span>
<a name="l00316"></a>00316         AT91_REG         Reserved0[1];  <span class="comment">// </span>
<a name="l00317"></a>00317         AT91_REG         PIO_OER;       <span class="comment">// Output Enable Register</span>
<a name="l00318"></a>00318         AT91_REG         PIO_ODR;       <span class="comment">// Output Disable Registerr</span>
<a name="l00319"></a>00319         AT91_REG         PIO_OSR;       <span class="comment">// Output Status Register</span>
<a name="l00320"></a>00320         AT91_REG         Reserved1[1];  <span class="comment">// </span>
<a name="l00321"></a>00321         AT91_REG         PIO_IFER;      <span class="comment">// Input Filter Enable Register</span>
<a name="l00322"></a>00322         AT91_REG         PIO_IFDR;      <span class="comment">// Input Filter Disable Register</span>
<a name="l00323"></a>00323         AT91_REG         PIO_IFSR;      <span class="comment">// Input Filter Status Register</span>
<a name="l00324"></a>00324         AT91_REG         Reserved2[1];  <span class="comment">// </span>
<a name="l00325"></a>00325         AT91_REG         PIO_SODR;      <span class="comment">// Set Output Data Register</span>
<a name="l00326"></a>00326         AT91_REG         PIO_CODR;      <span class="comment">// Clear Output Data Register</span>
<a name="l00327"></a>00327         AT91_REG         PIO_ODSR;      <span class="comment">// Output Data Status Register</span>
<a name="l00328"></a>00328         AT91_REG         PIO_PDSR;      <span class="comment">// Pin Data Status Register</span>
<a name="l00329"></a>00329         AT91_REG         PIO_IER;       <span class="comment">// Interrupt Enable Register</span>
<a name="l00330"></a>00330         AT91_REG         PIO_IDR;       <span class="comment">// Interrupt Disable Register</span>
<a name="l00331"></a>00331         AT91_REG         PIO_IMR;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00332"></a>00332         AT91_REG         PIO_ISR;       <span class="comment">// Interrupt Status Register</span>
<a name="l00333"></a>00333         AT91_REG         PIO_MDER;      <span class="comment">// Multi-driver Enable Register</span>
<a name="l00334"></a>00334         AT91_REG         PIO_MDDR;      <span class="comment">// Multi-driver Disable Register</span>
<a name="l00335"></a>00335         AT91_REG         PIO_MDSR;      <span class="comment">// Multi-driver Status Register</span>
<a name="l00336"></a>00336         AT91_REG         Reserved3[1];  <span class="comment">// </span>
<a name="l00337"></a>00337         AT91_REG         PIO_PPUDR;     <span class="comment">// Pull-up Disable Register</span>
<a name="l00338"></a>00338         AT91_REG         PIO_PPUER;     <span class="comment">// Pull-up Enable Register</span>
<a name="l00339"></a>00339         AT91_REG         PIO_PPUSR;     <span class="comment">// Pull-up Status Register</span>
<a name="l00340"></a>00340         AT91_REG         Reserved4[1];  <span class="comment">// </span>
<a name="l00341"></a>00341         AT91_REG         PIO_ASR;       <span class="comment">// Select A Register</span>
<a name="l00342"></a>00342         AT91_REG         PIO_BSR;       <span class="comment">// Select B Register</span>
<a name="l00343"></a>00343         AT91_REG         PIO_ABSR;      <span class="comment">// AB Select Status Register</span>
<a name="l00344"></a>00344         AT91_REG         Reserved5[9];  <span class="comment">// </span>
<a name="l00345"></a>00345         AT91_REG         PIO_OWER;      <span class="comment">// Output Write Enable Register</span>
<a name="l00346"></a>00346         AT91_REG         PIO_OWDR;      <span class="comment">// Output Write Disable Register</span>
<a name="l00347"></a>00347         AT91_REG         PIO_OWSR;      <span class="comment">// Output Write Status Register</span>
<a name="l00348"></a>00348 } AT91S_PIO, *AT91PS_PIO;
<a name="l00349"></a>00349 
<a name="l00350"></a>00350 
<a name="l00351"></a>00351 <span class="comment">// *****************************************************************************</span>
<a name="l00352"></a>00352 <span class="comment">//              SOFTWARE API DEFINITION  FOR Clock Generator Controler</span>
<a name="l00353"></a>00353 <span class="comment">// *****************************************************************************</span>
<a name="l00354"></a>00354 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_CKGR {
<a name="l00355"></a>00355         AT91_REG         CKGR_MOR;      <span class="comment">// Main Oscillator Register</span>
<a name="l00356"></a>00356         AT91_REG         CKGR_MCFR;     <span class="comment">// Main Clock  Frequency Register</span>
<a name="l00357"></a>00357         AT91_REG         Reserved0[1];  <span class="comment">// </span>
<a name="l00358"></a>00358         AT91_REG         CKGR_PLLR;     <span class="comment">// PLL Register</span>
<a name="l00359"></a>00359 } AT91S_CKGR, *AT91PS_CKGR;
<a name="l00360"></a>00360 
<a name="l00361"></a>00361 <span class="comment">// -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- </span>
<a name="l00362"></a>00362 <span class="preprocessor">#define AT91C_CKGR_MOSCEN     ((unsigned int) 0x1 &lt;&lt;  0) // (CKGR) Main Oscillator Enable</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_OSCBYPASS  ((unsigned int) 0x1 &lt;&lt;  1) // (CKGR) Main Oscillator Bypass</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_OSCOUNT    ((unsigned int) 0xFF &lt;&lt;  8) // (CKGR) Main Oscillator Start-up Time</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="comment">// -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- </span>
<a name="l00366"></a>00366 <span class="preprocessor">#define AT91C_CKGR_MAINF      ((unsigned int) 0xFFFF &lt;&lt;  0) // (CKGR) Main Clock Frequency</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_MAINRDY    ((unsigned int) 0x1 &lt;&lt; 16) // (CKGR) Main Clock Ready</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="comment">// -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register -------- </span>
<a name="l00369"></a>00369 <span class="preprocessor">#define AT91C_CKGR_DIV        ((unsigned int) 0xFF &lt;&lt;  0) // (CKGR) Divider Selected</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_DIV_0                    ((unsigned int) 0x0) // (CKGR) Divider output is 0</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_DIV_BYPASS               ((unsigned int) 0x1) // (CKGR) Divider is bypassed</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_PLLCOUNT   ((unsigned int) 0x3F &lt;&lt;  8) // (CKGR) PLL Counter</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_OUT        ((unsigned int) 0x3 &lt;&lt; 14) // (CKGR) PLL Output Frequency Range</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_OUT_0                    ((unsigned int) 0x0 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_OUT_1                    ((unsigned int) 0x1 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_OUT_2                    ((unsigned int) 0x2 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_OUT_3                    ((unsigned int) 0x3 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_MUL        ((unsigned int) 0x7FF &lt;&lt; 16) // (CKGR) PLL Multiplier</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_USBDIV     ((unsigned int) 0x3 &lt;&lt; 28) // (CKGR) Divider for USB Clocks</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_USBDIV_0                    ((unsigned int) 0x0 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_USBDIV_1                    ((unsigned int) 0x1 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output divided by 2</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_CKGR_USBDIV_2                    ((unsigned int) 0x2 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output divided by 4</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span>
<a name="l00384"></a>00384 <span class="comment">// *****************************************************************************</span>
<a name="l00385"></a>00385 <span class="comment">//              SOFTWARE API DEFINITION  FOR Power Management Controler</span>
<a name="l00386"></a>00386 <span class="comment">// *****************************************************************************</span>
<a name="l00387"></a>00387 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_PMC {
<a name="l00388"></a>00388         AT91_REG         PMC_SCER;      <span class="comment">// System Clock Enable Register</span>
<a name="l00389"></a>00389         AT91_REG         PMC_SCDR;      <span class="comment">// System Clock Disable Register</span>
<a name="l00390"></a>00390         AT91_REG         PMC_SCSR;      <span class="comment">// System Clock Status Register</span>
<a name="l00391"></a>00391         AT91_REG         Reserved0[1];  <span class="comment">// </span>
<a name="l00392"></a>00392         AT91_REG         PMC_PCER;      <span class="comment">// Peripheral Clock Enable Register</span>
<a name="l00393"></a>00393         AT91_REG         PMC_PCDR;      <span class="comment">// Peripheral Clock Disable Register</span>
<a name="l00394"></a>00394         AT91_REG         PMC_PCSR;      <span class="comment">// Peripheral Clock Status Register</span>
<a name="l00395"></a>00395         AT91_REG         Reserved1[1];  <span class="comment">// </span>
<a name="l00396"></a>00396         AT91_REG         PMC_MOR;       <span class="comment">// Main Oscillator Register</span>
<a name="l00397"></a>00397         AT91_REG         PMC_MCFR;      <span class="comment">// Main Clock  Frequency Register</span>
<a name="l00398"></a>00398         AT91_REG         Reserved2[1];  <span class="comment">// </span>
<a name="l00399"></a>00399         AT91_REG         PMC_PLLR;      <span class="comment">// PLL Register</span>
<a name="l00400"></a>00400         AT91_REG         PMC_MCKR;      <span class="comment">// Master Clock Register</span>
<a name="l00401"></a>00401         AT91_REG         Reserved3[3];  <span class="comment">// </span>
<a name="l00402"></a>00402         AT91_REG         PMC_PCKR[3];   <span class="comment">// Programmable Clock Register</span>
<a name="l00403"></a>00403         AT91_REG         Reserved4[5];  <span class="comment">// </span>
<a name="l00404"></a>00404         AT91_REG         PMC_IER;       <span class="comment">// Interrupt Enable Register</span>
<a name="l00405"></a>00405         AT91_REG         PMC_IDR;       <span class="comment">// Interrupt Disable Register</span>
<a name="l00406"></a>00406         AT91_REG         PMC_SR;        <span class="comment">// Status Register</span>
<a name="l00407"></a>00407         AT91_REG         PMC_IMR;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00408"></a>00408 } AT91S_PMC, *AT91PS_PMC;
<a name="l00409"></a>00409 
<a name="l00410"></a>00410 <span class="comment">// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- </span>
<a name="l00411"></a>00411 <span class="preprocessor">#define AT91C_PMC_PCK         ((unsigned int) 0x1 &lt;&lt;  0) // (PMC) Processor Clock</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_UDP         ((unsigned int) 0x1 &lt;&lt;  7) // (PMC) USB Device Port Clock</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCK0        ((unsigned int) 0x1 &lt;&lt;  8) // (PMC) Programmable Clock Output</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCK1        ((unsigned int) 0x1 &lt;&lt;  9) // (PMC) Programmable Clock Output</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCK2        ((unsigned int) 0x1 &lt;&lt; 10) // (PMC) Programmable Clock Output</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="comment">// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- </span>
<a name="l00417"></a>00417 <span class="comment">// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- </span>
<a name="l00418"></a>00418 <span class="comment">// -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register -------- </span>
<a name="l00419"></a>00419 <span class="comment">// -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -------- </span>
<a name="l00420"></a>00420 <span class="comment">// -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register -------- </span>
<a name="l00421"></a>00421 <span class="comment">// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- </span>
<a name="l00422"></a>00422 <span class="preprocessor">#define AT91C_PMC_CSS         ((unsigned int) 0x3 &lt;&lt;  0) // (PMC) Programmable Clock Selection</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_CSS_SLOW_CLK             ((unsigned int) 0x0) // (PMC) Slow Clock is selected</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_CSS_MAIN_CLK             ((unsigned int) 0x1) // (PMC) Main Clock is selected</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_CSS_PLL_CLK              ((unsigned int) 0x3) // (PMC) Clock from PLL is selected</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PRES        ((unsigned int) 0x7 &lt;&lt;  2) // (PMC) Programmable Clock Prescaler</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK                  ((unsigned int) 0x0 &lt;&lt;  2) // (PMC) Selected clock</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK_2                ((unsigned int) 0x1 &lt;&lt;  2) // (PMC) Selected clock divided by 2</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK_4                ((unsigned int) 0x2 &lt;&lt;  2) // (PMC) Selected clock divided by 4</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK_8                ((unsigned int) 0x3 &lt;&lt;  2) // (PMC) Selected clock divided by 8</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK_16               ((unsigned int) 0x4 &lt;&lt;  2) // (PMC) Selected clock divided by 16</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK_32               ((unsigned int) 0x5 &lt;&lt;  2) // (PMC) Selected clock divided by 32</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PMC_PRES_CLK_64               ((unsigned int) 0x6 &lt;&lt;  2) // (PMC) Selected clock divided by 64</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="comment">// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- </span>
<a name="l00435"></a>00435 <span class="comment">// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- </span>
<a name="l00436"></a>00436 <span class="preprocessor">#define AT91C_PMC_MOSCS       ((unsigned int) 0x1 &lt;&lt;  0) // (PMC) MOSC Status/Enable/Disable/Mask</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_LOCK        ((unsigned int) 0x1 &lt;&lt;  2) // (PMC) PLL Status/Enable/Disable/Mask</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_MCKRDY      ((unsigned int) 0x1 &lt;&lt;  3) // (PMC) MCK_RDY Status/Enable/Disable/Mask</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCK0RDY     ((unsigned int) 0x1 &lt;&lt;  8) // (PMC) PCK0_RDY Status/Enable/Disable/Mask</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCK1RDY     ((unsigned int) 0x1 &lt;&lt;  9) // (PMC) PCK1_RDY Status/Enable/Disable/Mask</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCK2RDY     ((unsigned int) 0x1 &lt;&lt; 10) // (PMC) PCK2_RDY Status/Enable/Disable/Mask</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="comment">// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- </span>
<a name="l00443"></a>00443 <span class="comment">// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- </span>
<a name="l00444"></a>00444 <span class="comment">// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- </span>
<a name="l00445"></a>00445 
<a name="l00446"></a>00446 <span class="comment">// *****************************************************************************</span>
<a name="l00447"></a>00447 <span class="comment">//              SOFTWARE API DEFINITION  FOR Reset Controller Interface</span>
<a name="l00448"></a>00448 <span class="comment">// *****************************************************************************</span>
<a name="l00449"></a>00449 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_RSTC {
<a name="l00450"></a>00450         AT91_REG         RSTC_RCR;      <span class="comment">// Reset Control Register</span>
<a name="l00451"></a>00451         AT91_REG         RSTC_RSR;      <span class="comment">// Reset Status Register</span>
<a name="l00452"></a>00452         AT91_REG         RSTC_RMR;      <span class="comment">// Reset Mode Register</span>
<a name="l00453"></a>00453 } AT91S_RSTC, *AT91PS_RSTC;
<a name="l00454"></a>00454 
<a name="l00455"></a>00455 <span class="comment">// -------- RSTC_RCR : (RSTC Offset: 0x0) Reset Control Register -------- </span>
<a name="l00456"></a>00456 <span class="preprocessor">#define AT91C_RSTC_PROCRST    ((unsigned int) 0x1 &lt;&lt;  0) // (RSTC) Processor Reset</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_PERRST     ((unsigned int) 0x1 &lt;&lt;  2) // (RSTC) Peripheral Reset</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_EXTRST     ((unsigned int) 0x1 &lt;&lt;  3) // (RSTC) External Reset</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_KEY        ((unsigned int) 0xFF &lt;&lt; 24) // (RSTC) Password</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="comment">// -------- RSTC_RSR : (RSTC Offset: 0x4) Reset Status Register -------- </span>
<a name="l00461"></a>00461 <span class="preprocessor">#define AT91C_RSTC_URSTS      ((unsigned int) 0x1 &lt;&lt;  0) // (RSTC) User Reset Status</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_BODSTS     ((unsigned int) 0x1 &lt;&lt;  1) // (RSTC) Brownout Detection Status</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_RSTTYP     ((unsigned int) 0x7 &lt;&lt;  8) // (RSTC) Reset Type</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_RSTC_RSTTYP_POWERUP              ((unsigned int) 0x0 &lt;&lt;  8) // (RSTC) Power-up Reset. VDDCORE rising.</span>
<a name="l00465"></a>00465 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_RSTC_RSTTYP_WAKEUP               ((unsigned int) 0x1 &lt;&lt;  8) // (RSTC) WakeUp Reset. VDDCORE rising.</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_RSTC_RSTTYP_WATCHDOG             ((unsigned int) 0x2 &lt;&lt;  8) // (RSTC) Watchdog Reset. Watchdog overflow occured.</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_RSTC_RSTTYP_SOFTWARE             ((unsigned int) 0x3 &lt;&lt;  8) // (RSTC) Software Reset. Processor reset required by the software.</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_RSTC_RSTTYP_USER                 ((unsigned int) 0x4 &lt;&lt;  8) // (RSTC) User Reset. NRST pin detected low.</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_RSTC_RSTTYP_BROWNOUT             ((unsigned int) 0x5 &lt;&lt;  8) // (RSTC) Brownout Reset occured.</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_NRSTL      ((unsigned int) 0x1 &lt;&lt; 16) // (RSTC) NRST pin level</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_SRCMP      ((unsigned int) 0x1 &lt;&lt; 17) // (RSTC) Software Reset Command in Progress.</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="comment">// -------- RSTC_RMR : (RSTC Offset: 0x8) Reset Mode Register -------- </span>
<a name="l00473"></a>00473 <span class="preprocessor">#define AT91C_RSTC_URSTEN     ((unsigned int) 0x1 &lt;&lt;  0) // (RSTC) User Reset Enable</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_URSTIEN    ((unsigned int) 0x1 &lt;&lt;  4) // (RSTC) User Reset Interrupt Enable</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_ERSTL      ((unsigned int) 0xF &lt;&lt;  8) // (RSTC) User Reset Enable</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_BODIEN     ((unsigned int) 0x1 &lt;&lt; 16) // (RSTC) Brownout Detection Interrupt Enable</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span>
<a name="l00478"></a>00478 <span class="comment">// *****************************************************************************</span>
<a name="l00479"></a>00479 <span class="comment">//              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface</span>
<a name="l00480"></a>00480 <span class="comment">// *****************************************************************************</span>
<a name="l00481"></a>00481 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_RTTC {
<a name="l00482"></a>00482         AT91_REG         RTTC_RTMR;     <span class="comment">// Real-time Mode Register</span>
<a name="l00483"></a>00483         AT91_REG         RTTC_RTAR;     <span class="comment">// Real-time Alarm Register</span>
<a name="l00484"></a>00484         AT91_REG         RTTC_RTVR;     <span class="comment">// Real-time Value Register</span>
<a name="l00485"></a>00485         AT91_REG         RTTC_RTSR;     <span class="comment">// Real-time Status Register</span>
<a name="l00486"></a>00486 } AT91S_RTTC, *AT91PS_RTTC;
<a name="l00487"></a>00487 
<a name="l00488"></a>00488 <span class="comment">// -------- RTTC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register -------- </span>
<a name="l00489"></a>00489 <span class="preprocessor">#define AT91C_RTTC_RTPRES     ((unsigned int) 0xFFFF &lt;&lt;  0) // (RTTC) Real-time Timer Prescaler Value</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_ALMIEN     ((unsigned int) 0x1 &lt;&lt; 16) // (RTTC) Alarm Interrupt Enable</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_RTTINCIEN  ((unsigned int) 0x1 &lt;&lt; 17) // (RTTC) Real Time Timer Increment Interrupt Enable</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_RTTRST     ((unsigned int) 0x1 &lt;&lt; 18) // (RTTC) Real Time Timer Restart</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span><span class="comment">// -------- RTTC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register -------- </span>
<a name="l00494"></a>00494 <span class="preprocessor">#define AT91C_RTTC_ALMV       ((unsigned int) 0x0 &lt;&lt;  0) // (RTTC) Alarm Value</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="comment">// -------- RTTC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register -------- </span>
<a name="l00496"></a>00496 <span class="preprocessor">#define AT91C_RTTC_CRTV       ((unsigned int) 0x0 &lt;&lt;  0) // (RTTC) Current Real-time Value</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="comment">// -------- RTTC_RTSR : (RTTC Offset: 0xc) Real-time Status Register -------- </span>
<a name="l00498"></a>00498 <span class="preprocessor">#define AT91C_RTTC_ALMS       ((unsigned int) 0x1 &lt;&lt;  0) // (RTTC) Real-time Alarm Status</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_RTTINC     ((unsigned int) 0x1 &lt;&lt;  1) // (RTTC) Real-time Timer Increment</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span>
<a name="l00501"></a>00501 <span class="comment">// *****************************************************************************</span>
<a name="l00502"></a>00502 <span class="comment">//              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface</span>
<a name="l00503"></a>00503 <span class="comment">// *****************************************************************************</span>
<a name="l00504"></a>00504 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_PITC {
<a name="l00505"></a>00505         AT91_REG         PITC_PIMR;     <span class="comment">// Period Interval Mode Register</span>
<a name="l00506"></a>00506         AT91_REG         PITC_PISR;     <span class="comment">// Period Interval Status Register</span>
<a name="l00507"></a>00507         AT91_REG         PITC_PIVR;     <span class="comment">// Period Interval Value Register</span>
<a name="l00508"></a>00508         AT91_REG         PITC_PIIR;     <span class="comment">// Period Interval Image Register</span>
<a name="l00509"></a>00509 } AT91S_PITC, *AT91PS_PITC;
<a name="l00510"></a>00510 
<a name="l00511"></a>00511 <span class="comment">// -------- PITC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register -------- </span>
<a name="l00512"></a>00512 <span class="preprocessor">#define AT91C_PITC_PIV        ((unsigned int) 0xFFFFF &lt;&lt;  0) // (PITC) Periodic Interval Value</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PITC_PITEN      ((unsigned int) 0x1 &lt;&lt; 24) // (PITC) Periodic Interval Timer Enabled</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PITC_PITIEN     ((unsigned int) 0x1 &lt;&lt; 25) // (PITC) Periodic Interval Timer Interrupt Enable</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span><span class="comment">// -------- PITC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register -------- </span>
<a name="l00516"></a>00516 <span class="preprocessor">#define AT91C_PITC_PITS       ((unsigned int) 0x1 &lt;&lt;  0) // (PITC) Periodic Interval Timer Status</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="comment">// -------- PITC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register -------- </span>
<a name="l00518"></a>00518 <span class="preprocessor">#define AT91C_PITC_CPIV       ((unsigned int) 0xFFFFF &lt;&lt;  0) // (PITC) Current Periodic Interval Value</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PITC_PICNT      ((unsigned int) 0xFFF &lt;&lt; 20) // (PITC) Periodic Interval Counter</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span><span class="comment">// -------- PITC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register -------- </span>
<a name="l00521"></a>00521 
<a name="l00522"></a>00522 <span class="comment">// *****************************************************************************</span>
<a name="l00523"></a>00523 <span class="comment">//              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface</span>
<a name="l00524"></a>00524 <span class="comment">// *****************************************************************************</span>
<a name="l00525"></a>00525 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_WDTC {
<a name="l00526"></a>00526         AT91_REG         WDTC_WDCR;     <span class="comment">// Watchdog Control Register</span>
<a name="l00527"></a>00527         AT91_REG         WDTC_WDMR;     <span class="comment">// Watchdog Mode Register</span>
<a name="l00528"></a>00528         AT91_REG         WDTC_WDSR;     <span class="comment">// Watchdog Status Register</span>
<a name="l00529"></a>00529 } AT91S_WDTC, *AT91PS_WDTC;
<a name="l00530"></a>00530 
<a name="l00531"></a>00531 <span class="comment">// -------- WDTC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -------- </span>
<a name="l00532"></a>00532 <span class="preprocessor">#define AT91C_WDTC_WDRSTT     ((unsigned int) 0x1 &lt;&lt;  0) // (WDTC) Watchdog Restart</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_KEY        ((unsigned int) 0xFF &lt;&lt; 24) // (WDTC) Watchdog KEY Password</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span><span class="comment">// -------- WDTC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -------- </span>
<a name="l00535"></a>00535 <span class="preprocessor">#define AT91C_WDTC_WDV        ((unsigned int) 0xFFF &lt;&lt;  0) // (WDTC) Watchdog Timer Restart</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDFIEN     ((unsigned int) 0x1 &lt;&lt; 12) // (WDTC) Watchdog Fault Interrupt Enable</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDRSTEN    ((unsigned int) 0x1 &lt;&lt; 13) // (WDTC) Watchdog Reset Enable</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDRPROC    ((unsigned int) 0x1 &lt;&lt; 14) // (WDTC) Watchdog Timer Restart</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDDIS      ((unsigned int) 0x1 &lt;&lt; 15) // (WDTC) Watchdog Disable</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDD        ((unsigned int) 0xFFF &lt;&lt; 16) // (WDTC) Watchdog Delta Value</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDDBGHLT   ((unsigned int) 0x1 &lt;&lt; 28) // (WDTC) Watchdog Debug Halt</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDIDLEHLT  ((unsigned int) 0x1 &lt;&lt; 29) // (WDTC) Watchdog Idle Halt</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="comment">// -------- WDTC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -------- </span>
<a name="l00544"></a>00544 <span class="preprocessor">#define AT91C_WDTC_WDUNF      ((unsigned int) 0x1 &lt;&lt;  0) // (WDTC) Watchdog Underflow</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDERR      ((unsigned int) 0x1 &lt;&lt;  1) // (WDTC) Watchdog Error</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span>
<a name="l00547"></a>00547 <span class="comment">// *****************************************************************************</span>
<a name="l00548"></a>00548 <span class="comment">//              SOFTWARE API DEFINITION  FOR Voltage Regulator Mode Controller Interface</span>
<a name="l00549"></a>00549 <span class="comment">// *****************************************************************************</span>
<a name="l00550"></a>00550 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_VREG {
<a name="l00551"></a>00551         AT91_REG         VREG_MR;       <span class="comment">// Voltage Regulator Mode Register</span>
<a name="l00552"></a>00552 } AT91S_VREG, *AT91PS_VREG;
<a name="l00553"></a>00553 
<a name="l00554"></a>00554 <span class="comment">// -------- VREG_MR : (VREG Offset: 0x0) Voltage Regulator Mode Register -------- </span>
<a name="l00555"></a>00555 <span class="preprocessor">#define AT91C_VREG_PSTDBY     ((unsigned int) 0x1 &lt;&lt;  0) // (VREG) Voltage Regulator Power Standby Mode</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span>
<a name="l00557"></a>00557 <span class="comment">// *****************************************************************************</span>
<a name="l00558"></a>00558 <span class="comment">//              SOFTWARE API DEFINITION  FOR Memory Controller Interface</span>
<a name="l00559"></a>00559 <span class="comment">// *****************************************************************************</span>
<a name="l00560"></a>00560 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_MC {
<a name="l00561"></a>00561         AT91_REG         MC_RCR;        <span class="comment">// MC Remap Control Register</span>
<a name="l00562"></a>00562         AT91_REG         MC_ASR;        <span class="comment">// MC Abort Status Register</span>
<a name="l00563"></a>00563         AT91_REG         MC_AASR;       <span class="comment">// MC Abort Address Status Register</span>
<a name="l00564"></a>00564         AT91_REG         Reserved0[21];         <span class="comment">// </span>
<a name="l00565"></a>00565         AT91_REG         MC_FMR;        <span class="comment">// MC Flash Mode Register</span>
<a name="l00566"></a>00566         AT91_REG         MC_FCR;        <span class="comment">// MC Flash Command Register</span>
<a name="l00567"></a>00567         AT91_REG         MC_FSR;        <span class="comment">// MC Flash Status Register</span>
<a name="l00568"></a>00568 } AT91S_MC, *AT91PS_MC;
<a name="l00569"></a>00569 
<a name="l00570"></a>00570 <span class="comment">// -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- </span>
<a name="l00571"></a>00571 <span class="preprocessor">#define AT91C_MC_RCB          ((unsigned int) 0x1 &lt;&lt;  0) // (MC) Remap Command Bit</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="comment">// -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- </span>
<a name="l00573"></a>00573 <span class="preprocessor">#define AT91C_MC_UNDADD       ((unsigned int) 0x1 &lt;&lt;  0) // (MC) Undefined Addess Abort Status</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_MISADD       ((unsigned int) 0x1 &lt;&lt;  1) // (MC) Misaligned Addess Abort Status</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_ABTSZ        ((unsigned int) 0x3 &lt;&lt;  8) // (MC) Abort Size Status</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_ABTSZ_BYTE                 ((unsigned int) 0x0 &lt;&lt;  8) // (MC) Byte</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_ABTSZ_HWORD                ((unsigned int) 0x1 &lt;&lt;  8) // (MC) Half-word</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_ABTSZ_WORD                 ((unsigned int) 0x2 &lt;&lt;  8) // (MC) Word</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_ABTTYP       ((unsigned int) 0x3 &lt;&lt; 10) // (MC) Abort Type Status</span>
<a name="l00580"></a>00580 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_ABTTYP_DATAR                ((unsigned int) 0x0 &lt;&lt; 10) // (MC) Data Read</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_ABTTYP_DATAW                ((unsigned int) 0x1 &lt;&lt; 10) // (MC) Data Write</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_ABTTYP_FETCH                ((unsigned int) 0x2 &lt;&lt; 10) // (MC) Code Fetch</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_MST0         ((unsigned int) 0x1 &lt;&lt; 16) // (MC) Master 0 Abort Source</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_MST1         ((unsigned int) 0x1 &lt;&lt; 17) // (MC) Master 1 Abort Source</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_SVMST0       ((unsigned int) 0x1 &lt;&lt; 24) // (MC) Saved Master 0 Abort Source</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_SVMST1       ((unsigned int) 0x1 &lt;&lt; 25) // (MC) Saved Master 1 Abort Source</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="comment">// -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register -------- </span>
<a name="l00588"></a>00588 <span class="preprocessor">#define AT91C_MC_FRDY         ((unsigned int) 0x1 &lt;&lt;  0) // (MC) Flash Ready</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKE        ((unsigned int) 0x1 &lt;&lt;  2) // (MC) Lock Error</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_PROGE        ((unsigned int) 0x1 &lt;&lt;  3) // (MC) Programming Error</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_NEBP         ((unsigned int) 0x1 &lt;&lt;  7) // (MC) No Erase Before Programming</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_FWS          ((unsigned int) 0x3 &lt;&lt;  8) // (MC) Flash Wait State</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FWS_0FWS                 ((unsigned int) 0x0 &lt;&lt;  8) // (MC) 1 cycle for Read, 2 for Write operations</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FWS_1FWS                 ((unsigned int) 0x1 &lt;&lt;  8) // (MC) 2 cycles for Read, 3 for Write operations</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FWS_2FWS                 ((unsigned int) 0x2 &lt;&lt;  8) // (MC) 3 cycles for Read, 4 for Write operations</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FWS_3FWS                 ((unsigned int) 0x3 &lt;&lt;  8) // (MC) 4 cycles for Read, 4 for Write operations</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_FMCN         ((unsigned int) 0xFF &lt;&lt; 16) // (MC) Flash Microsecond Cycle Number</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span><span class="comment">// -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register -------- </span>
<a name="l00599"></a>00599 <span class="preprocessor">#define AT91C_MC_FCMD         ((unsigned int) 0xF &lt;&lt;  0) // (MC) Flash Command</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_START_PROG           ((unsigned int) 0x1) // (MC) Starts the programming of th epage specified by PAGEN.</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_LOCK                 ((unsigned int) 0x2) // (MC) Starts a lock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_PROG_AND_LOCK        ((unsigned int) 0x3) // (MC) The lock sequence automatically happens after the programming sequence is completed.</span>
<a name="l00603"></a>00603 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_UNLOCK               ((unsigned int) 0x4) // (MC) Starts an unlock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_ERASE_ALL            ((unsigned int) 0x8) // (MC) Starts the erase of the entire flash.If at least a page is locked, the command is cancelled.</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_SET_GP_NVM           ((unsigned int) 0xB) // (MC) Set General Purpose NVM bits.</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_CLR_GP_NVM           ((unsigned int) 0xD) // (MC) Clear General Purpose NVM bits.</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_MC_FCMD_SET_SECURITY         ((unsigned int) 0xF) // (MC) Set Security Bit.</span>
<a name="l00608"></a>00608 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_PAGEN        ((unsigned int) 0x3FF &lt;&lt;  8) // (MC) Page Number</span>
<a name="l00609"></a>00609 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_KEY          ((unsigned int) 0xFF &lt;&lt; 24) // (MC) Writing Protect Key</span>
<a name="l00610"></a>00610 <span class="preprocessor"></span><span class="comment">// -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register -------- </span>
<a name="l00611"></a>00611 <span class="preprocessor">#define AT91C_MC_SECURITY     ((unsigned int) 0x1 &lt;&lt;  4) // (MC) Security Bit Status</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM0       ((unsigned int) 0x1 &lt;&lt;  8) // (MC) Sector 0 Lock Status</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM1       ((unsigned int) 0x1 &lt;&lt;  9) // (MC) Sector 1 Lock Status</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM2       ((unsigned int) 0x1 &lt;&lt; 10) // (MC) Sector 2 Lock Status</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM3       ((unsigned int) 0x1 &lt;&lt; 11) // (MC) Sector 3 Lock Status</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM4       ((unsigned int) 0x1 &lt;&lt; 12) // (MC) Sector 4 Lock Status</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM5       ((unsigned int) 0x1 &lt;&lt; 13) // (MC) Sector 5 Lock Status</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM6       ((unsigned int) 0x1 &lt;&lt; 14) // (MC) Sector 6 Lock Status</span>
<a name="l00619"></a>00619 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_GPNVM7       ((unsigned int) 0x1 &lt;&lt; 15) // (MC) Sector 7 Lock Status</span>
<a name="l00620"></a>00620 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS0       ((unsigned int) 0x1 &lt;&lt; 16) // (MC) Sector 0 Lock Status</span>
<a name="l00621"></a>00621 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS1       ((unsigned int) 0x1 &lt;&lt; 17) // (MC) Sector 1 Lock Status</span>
<a name="l00622"></a>00622 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS2       ((unsigned int) 0x1 &lt;&lt; 18) // (MC) Sector 2 Lock Status</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS3       ((unsigned int) 0x1 &lt;&lt; 19) // (MC) Sector 3 Lock Status</span>
<a name="l00624"></a>00624 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS4       ((unsigned int) 0x1 &lt;&lt; 20) // (MC) Sector 4 Lock Status</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS5       ((unsigned int) 0x1 &lt;&lt; 21) // (MC) Sector 5 Lock Status</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS6       ((unsigned int) 0x1 &lt;&lt; 22) // (MC) Sector 6 Lock Status</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS7       ((unsigned int) 0x1 &lt;&lt; 23) // (MC) Sector 7 Lock Status</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS8       ((unsigned int) 0x1 &lt;&lt; 24) // (MC) Sector 8 Lock Status</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS9       ((unsigned int) 0x1 &lt;&lt; 25) // (MC) Sector 9 Lock Status</span>
<a name="l00630"></a>00630 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS10      ((unsigned int) 0x1 &lt;&lt; 26) // (MC) Sector 10 Lock Status</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS11      ((unsigned int) 0x1 &lt;&lt; 27) // (MC) Sector 11 Lock Status</span>
<a name="l00632"></a>00632 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS12      ((unsigned int) 0x1 &lt;&lt; 28) // (MC) Sector 12 Lock Status</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS13      ((unsigned int) 0x1 &lt;&lt; 29) // (MC) Sector 13 Lock Status</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS14      ((unsigned int) 0x1 &lt;&lt; 30) // (MC) Sector 14 Lock Status</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_LOCKS15      ((unsigned int) 0x1 &lt;&lt; 31) // (MC) Sector 15 Lock Status</span>
<a name="l00636"></a>00636 <span class="preprocessor"></span>
<a name="l00637"></a>00637 <span class="comment">// *****************************************************************************</span>
<a name="l00638"></a>00638 <span class="comment">//              SOFTWARE API DEFINITION  FOR Serial Parallel Interface</span>
<a name="l00639"></a>00639 <span class="comment">// *****************************************************************************</span>
<a name="l00640"></a>00640 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_SPI {
<a name="l00641"></a>00641         AT91_REG         SPI_CR;        <span class="comment">// Control Register</span>
<a name="l00642"></a>00642         AT91_REG         SPI_MR;        <span class="comment">// Mode Register</span>
<a name="l00643"></a>00643         AT91_REG         SPI_RDR;       <span class="comment">// Receive Data Register</span>
<a name="l00644"></a>00644         AT91_REG         SPI_TDR;       <span class="comment">// Transmit Data Register</span>
<a name="l00645"></a>00645         AT91_REG         SPI_SR;        <span class="comment">// Status Register</span>
<a name="l00646"></a>00646         AT91_REG         SPI_IER;       <span class="comment">// Interrupt Enable Register</span>
<a name="l00647"></a>00647         AT91_REG         SPI_IDR;       <span class="comment">// Interrupt Disable Register</span>
<a name="l00648"></a>00648         AT91_REG         SPI_IMR;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00649"></a>00649         AT91_REG         Reserved0[4];  <span class="comment">// </span>
<a name="l00650"></a>00650         AT91_REG         SPI_CSR[4];    <span class="comment">// Chip Select Register</span>
<a name="l00651"></a>00651         AT91_REG         Reserved1[48];         <span class="comment">// </span>
<a name="l00652"></a>00652         AT91_REG         SPI_RPR;       <span class="comment">// Receive Pointer Register</span>
<a name="l00653"></a>00653         AT91_REG         SPI_RCR;       <span class="comment">// Receive Counter Register</span>
<a name="l00654"></a>00654         AT91_REG         SPI_TPR;       <span class="comment">// Transmit Pointer Register</span>
<a name="l00655"></a>00655         AT91_REG         SPI_TCR;       <span class="comment">// Transmit Counter Register</span>
<a name="l00656"></a>00656         AT91_REG         SPI_RNPR;      <span class="comment">// Receive Next Pointer Register</span>
<a name="l00657"></a>00657         AT91_REG         SPI_RNCR;      <span class="comment">// Receive Next Counter Register</span>
<a name="l00658"></a>00658         AT91_REG         SPI_TNPR;      <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00659"></a>00659         AT91_REG         SPI_TNCR;      <span class="comment">// Transmit Next Counter Register</span>
<a name="l00660"></a>00660         AT91_REG         SPI_PTCR;      <span class="comment">// PDC Transfer Control Register</span>
<a name="l00661"></a>00661         AT91_REG         SPI_PTSR;      <span class="comment">// PDC Transfer Status Register</span>
<a name="l00662"></a>00662 } AT91S_SPI, *AT91PS_SPI;
<a name="l00663"></a>00663 
<a name="l00664"></a>00664 <span class="comment">// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- </span>
<a name="l00665"></a>00665 <span class="preprocessor">#define AT91C_SPI_SPIEN       ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) SPI Enable</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_SPIDIS      ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) SPI Disable</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_SWRST       ((unsigned int) 0x1 &lt;&lt;  7) // (SPI) SPI Software reset</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_LASTXFER    ((unsigned int) 0x1 &lt;&lt; 24) // (SPI) SPI Last Transfer</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span><span class="comment">// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- </span>
<a name="l00670"></a>00670 <span class="preprocessor">#define AT91C_SPI_MSTR        ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) Master/Slave Mode</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_PS          ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Peripheral Select</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_PS_FIXED                ((unsigned int) 0x0 &lt;&lt;  1) // (SPI) Fixed Peripheral Select</span>
<a name="l00673"></a>00673 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_PS_VARIABLE             ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Variable Peripheral Select</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_PCSDEC      ((unsigned int) 0x1 &lt;&lt;  2) // (SPI) Chip Select Decode</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_FDIV        ((unsigned int) 0x1 &lt;&lt;  3) // (SPI) Clock Selection</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_MODFDIS     ((unsigned int) 0x1 &lt;&lt;  4) // (SPI) Mode Fault Detection</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_LLB         ((unsigned int) 0x1 &lt;&lt;  7) // (SPI) Clock Selection</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_PCS         ((unsigned int) 0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_DLYBCS      ((unsigned int) 0xFF &lt;&lt; 24) // (SPI) Delay Between Chip Selects</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span><span class="comment">// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- </span>
<a name="l00681"></a>00681 <span class="preprocessor">#define AT91C_SPI_RD          ((unsigned int) 0xFFFF &lt;&lt;  0) // (SPI) Receive Data</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RPCS        ((unsigned int) 0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select Status</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="comment">// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- </span>
<a name="l00684"></a>00684 <span class="preprocessor">#define AT91C_SPI_TD          ((unsigned int) 0xFFFF &lt;&lt;  0) // (SPI) Transmit Data</span>
<a name="l00685"></a>00685 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TPCS        ((unsigned int) 0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select Status</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span><span class="comment">// -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- </span>
<a name="l00687"></a>00687 <span class="preprocessor">#define AT91C_SPI_RDRF        ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) Receive Data Register Full</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TDRE        ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Transmit Data Register Empty</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_MODF        ((unsigned int) 0x1 &lt;&lt;  2) // (SPI) Mode Fault Error</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_OVRES       ((unsigned int) 0x1 &lt;&lt;  3) // (SPI) Overrun Error Status</span>
<a name="l00691"></a>00691 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_ENDRX       ((unsigned int) 0x1 &lt;&lt;  4) // (SPI) End of Receiver Transfer</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_ENDTX       ((unsigned int) 0x1 &lt;&lt;  5) // (SPI) End of Receiver Transfer</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RXBUFF      ((unsigned int) 0x1 &lt;&lt;  6) // (SPI) RXBUFF Interrupt</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TXBUFE      ((unsigned int) 0x1 &lt;&lt;  7) // (SPI) TXBUFE Interrupt</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_NSSR        ((unsigned int) 0x1 &lt;&lt;  8) // (SPI) NSSR Interrupt</span>
<a name="l00696"></a>00696 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TXEMPTY     ((unsigned int) 0x1 &lt;&lt;  9) // (SPI) TXEMPTY Interrupt</span>
<a name="l00697"></a>00697 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_SPIENS      ((unsigned int) 0x1 &lt;&lt; 16) // (SPI) Enable Status</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="comment">// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- </span>
<a name="l00699"></a>00699 <span class="comment">// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- </span>
<a name="l00700"></a>00700 <span class="comment">// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- </span>
<a name="l00701"></a>00701 <span class="comment">// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- </span>
<a name="l00702"></a>00702 <span class="preprocessor">#define AT91C_SPI_CPOL        ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) Clock Polarity</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_NCPHA       ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Clock Phase</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_CSAAT       ((unsigned int) 0x1 &lt;&lt;  3) // (SPI) Chip Select Active After Transfer</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_BITS        ((unsigned int) 0xF &lt;&lt;  4) // (SPI) Bits Per Transfer</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_8                    ((unsigned int) 0x0 &lt;&lt;  4) // (SPI) 8 Bits Per transfer</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_9                    ((unsigned int) 0x1 &lt;&lt;  4) // (SPI) 9 Bits Per transfer</span>
<a name="l00708"></a>00708 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_10                   ((unsigned int) 0x2 &lt;&lt;  4) // (SPI) 10 Bits Per transfer</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_11                   ((unsigned int) 0x3 &lt;&lt;  4) // (SPI) 11 Bits Per transfer</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_12                   ((unsigned int) 0x4 &lt;&lt;  4) // (SPI) 12 Bits Per transfer</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_13                   ((unsigned int) 0x5 &lt;&lt;  4) // (SPI) 13 Bits Per transfer</span>
<a name="l00712"></a>00712 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_14                   ((unsigned int) 0x6 &lt;&lt;  4) // (SPI) 14 Bits Per transfer</span>
<a name="l00713"></a>00713 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_15                   ((unsigned int) 0x7 &lt;&lt;  4) // (SPI) 15 Bits Per transfer</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SPI_BITS_16                   ((unsigned int) 0x8 &lt;&lt;  4) // (SPI) 16 Bits Per transfer</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_SCBR        ((unsigned int) 0xFF &lt;&lt;  8) // (SPI) Serial Clock Baud Rate</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_DLYBS       ((unsigned int) 0xFF &lt;&lt; 16) // (SPI) Serial Clock Baud Rate</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_DLYBCT      ((unsigned int) 0xFF &lt;&lt; 24) // (SPI) Delay Between Consecutive Transfers</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span>
<a name="l00719"></a>00719 <span class="comment">// *****************************************************************************</span>
<a name="l00720"></a>00720 <span class="comment">//              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor</span>
<a name="l00721"></a>00721 <span class="comment">// *****************************************************************************</span>
<a name="l00722"></a>00722 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_ADC {
<a name="l00723"></a>00723         AT91_REG         ADC_CR;        <span class="comment">// ADC Control Register</span>
<a name="l00724"></a>00724         AT91_REG         ADC_MR;        <span class="comment">// ADC Mode Register</span>
<a name="l00725"></a>00725         AT91_REG         Reserved0[2];  <span class="comment">// </span>
<a name="l00726"></a>00726         AT91_REG         ADC_CHER;      <span class="comment">// ADC Channel Enable Register</span>
<a name="l00727"></a>00727         AT91_REG         ADC_CHDR;      <span class="comment">// ADC Channel Disable Register</span>
<a name="l00728"></a>00728         AT91_REG         ADC_CHSR;      <span class="comment">// ADC Channel Status Register</span>
<a name="l00729"></a>00729         AT91_REG         ADC_SR;        <span class="comment">// ADC Status Register</span>
<a name="l00730"></a>00730         AT91_REG         ADC_LCDR;      <span class="comment">// ADC Last Converted Data Register</span>
<a name="l00731"></a>00731         AT91_REG         ADC_IER;       <span class="comment">// ADC Interrupt Enable Register</span>
<a name="l00732"></a>00732         AT91_REG         ADC_IDR;       <span class="comment">// ADC Interrupt Disable Register</span>
<a name="l00733"></a>00733         AT91_REG         ADC_IMR;       <span class="comment">// ADC Interrupt Mask Register</span>
<a name="l00734"></a>00734         AT91_REG         ADC_CDR0;      <span class="comment">// ADC Channel Data Register 0</span>
<a name="l00735"></a>00735         AT91_REG         ADC_CDR1;      <span class="comment">// ADC Channel Data Register 1</span>
<a name="l00736"></a>00736         AT91_REG         ADC_CDR2;      <span class="comment">// ADC Channel Data Register 2</span>
<a name="l00737"></a>00737         AT91_REG         ADC_CDR3;      <span class="comment">// ADC Channel Data Register 3</span>
<a name="l00738"></a>00738         AT91_REG         ADC_CDR4;      <span class="comment">// ADC Channel Data Register 4</span>
<a name="l00739"></a>00739         AT91_REG         ADC_CDR5;      <span class="comment">// ADC Channel Data Register 5</span>
<a name="l00740"></a>00740         AT91_REG         ADC_CDR6;      <span class="comment">// ADC Channel Data Register 6</span>
<a name="l00741"></a>00741         AT91_REG         ADC_CDR7;      <span class="comment">// ADC Channel Data Register 7</span>
<a name="l00742"></a>00742         AT91_REG         Reserved1[44];         <span class="comment">// </span>
<a name="l00743"></a>00743         AT91_REG         ADC_RPR;       <span class="comment">// Receive Pointer Register</span>
<a name="l00744"></a>00744         AT91_REG         ADC_RCR;       <span class="comment">// Receive Counter Register</span>
<a name="l00745"></a>00745         AT91_REG         ADC_TPR;       <span class="comment">// Transmit Pointer Register</span>
<a name="l00746"></a>00746         AT91_REG         ADC_TCR;       <span class="comment">// Transmit Counter Register</span>
<a name="l00747"></a>00747         AT91_REG         ADC_RNPR;      <span class="comment">// Receive Next Pointer Register</span>
<a name="l00748"></a>00748         AT91_REG         ADC_RNCR;      <span class="comment">// Receive Next Counter Register</span>
<a name="l00749"></a>00749         AT91_REG         ADC_TNPR;      <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00750"></a>00750         AT91_REG         ADC_TNCR;      <span class="comment">// Transmit Next Counter Register</span>
<a name="l00751"></a>00751         AT91_REG         ADC_PTCR;      <span class="comment">// PDC Transfer Control Register</span>
<a name="l00752"></a>00752         AT91_REG         ADC_PTSR;      <span class="comment">// PDC Transfer Status Register</span>
<a name="l00753"></a>00753 } AT91S_ADC, *AT91PS_ADC;
<a name="l00754"></a>00754 
<a name="l00755"></a>00755 <span class="comment">// -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register -------- </span>
<a name="l00756"></a>00756 <span class="preprocessor">#define AT91C_ADC_SWRST       ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) Software Reset</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_START       ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) Start Conversion</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="comment">// -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register -------- </span>
<a name="l00759"></a>00759 <span class="preprocessor">#define AT91C_ADC_TRGEN       ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) Trigger Enable</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGEN_DIS                  ((unsigned int) 0x0) // (ADC) Hradware triggers are disabled. Starting a conversion is only possible by software</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGEN_EN                   ((unsigned int) 0x1) // (ADC) Hardware trigger selected by TRGSEL field is enabled.</span>
<a name="l00762"></a>00762 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_TRGSEL      ((unsigned int) 0x7 &lt;&lt;  1) // (ADC) Trigger Selection</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_TIOA0                ((unsigned int) 0x0 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO0</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_TIOA1                ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO1</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_TIOA2                ((unsigned int) 0x2 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO2</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_TIOA3                ((unsigned int) 0x3 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO3</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_TIOA4                ((unsigned int) 0x4 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO4</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_TIOA5                ((unsigned int) 0x5 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO5</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_TRGSEL_EXT                  ((unsigned int) 0x6 &lt;&lt;  1) // (ADC) Selected TRGSEL = External Trigger</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_LOWRES      ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) Resolution.</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_LOWRES_10_BIT               ((unsigned int) 0x0 &lt;&lt;  4) // (ADC) 10-bit resolution</span>
<a name="l00772"></a>00772 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_LOWRES_8_BIT                ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) 8-bit resolution</span>
<a name="l00773"></a>00773 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_SLEEP       ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) Sleep Mode</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_SLEEP_NORMAL_MODE          ((unsigned int) 0x0 &lt;&lt;  5) // (ADC) Normal Mode</span>
<a name="l00775"></a>00775 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_ADC_SLEEP_MODE                 ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) Sleep Mode</span>
<a name="l00776"></a>00776 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_PRESCAL     ((unsigned int) 0x3F &lt;&lt;  8) // (ADC) Prescaler rate selection</span>
<a name="l00777"></a>00777 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_STARTUP     ((unsigned int) 0x1F &lt;&lt; 16) // (ADC) Startup Time</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_SHTIM       ((unsigned int) 0xF &lt;&lt; 24) // (ADC) Sample &amp; Hold Time</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="comment">// --------     ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register -------- </span>
<a name="l00780"></a>00780 <span class="preprocessor">#define AT91C_ADC_CH0         ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) Channel 0</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH1         ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) Channel 1</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH2         ((unsigned int) 0x1 &lt;&lt;  2) // (ADC) Channel 2</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH3         ((unsigned int) 0x1 &lt;&lt;  3) // (ADC) Channel 3</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH4         ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) Channel 4</span>
<a name="l00785"></a>00785 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH5         ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) Channel 5</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH6         ((unsigned int) 0x1 &lt;&lt;  6) // (ADC) Channel 6</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CH7         ((unsigned int) 0x1 &lt;&lt;  7) // (ADC) Channel 7</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span><span class="comment">// --------     ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register -------- </span>
<a name="l00789"></a>00789 <span class="comment">// --------     ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register -------- </span>
<a name="l00790"></a>00790 <span class="comment">// -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register -------- </span>
<a name="l00791"></a>00791 <span class="preprocessor">#define AT91C_ADC_EOC0        ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) End of Conversion</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC1        ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) End of Conversion</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC2        ((unsigned int) 0x1 &lt;&lt;  2) // (ADC) End of Conversion</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC3        ((unsigned int) 0x1 &lt;&lt;  3) // (ADC) End of Conversion</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC4        ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) End of Conversion</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC5        ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) End of Conversion</span>
<a name="l00797"></a>00797 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC6        ((unsigned int) 0x1 &lt;&lt;  6) // (ADC) End of Conversion</span>
<a name="l00798"></a>00798 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_EOC7        ((unsigned int) 0x1 &lt;&lt;  7) // (ADC) End of Conversion</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE0       ((unsigned int) 0x1 &lt;&lt;  8) // (ADC) Overrun Error</span>
<a name="l00800"></a>00800 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE1       ((unsigned int) 0x1 &lt;&lt;  9) // (ADC) Overrun Error</span>
<a name="l00801"></a>00801 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE2       ((unsigned int) 0x1 &lt;&lt; 10) // (ADC) Overrun Error</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE3       ((unsigned int) 0x1 &lt;&lt; 11) // (ADC) Overrun Error</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE4       ((unsigned int) 0x1 &lt;&lt; 12) // (ADC) Overrun Error</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE5       ((unsigned int) 0x1 &lt;&lt; 13) // (ADC) Overrun Error</span>
<a name="l00805"></a>00805 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE6       ((unsigned int) 0x1 &lt;&lt; 14) // (ADC) Overrun Error</span>
<a name="l00806"></a>00806 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_OVRE7       ((unsigned int) 0x1 &lt;&lt; 15) // (ADC) Overrun Error</span>
<a name="l00807"></a>00807 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_DRDY        ((unsigned int) 0x1 &lt;&lt; 16) // (ADC) Data Ready</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_GOVRE       ((unsigned int) 0x1 &lt;&lt; 17) // (ADC) General Overrun</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_ENDRX       ((unsigned int) 0x1 &lt;&lt; 18) // (ADC) End of Receiver Transfer</span>
<a name="l00810"></a>00810 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_RXBUFF      ((unsigned int) 0x1 &lt;&lt; 19) // (ADC) RXBUFF Interrupt</span>
<a name="l00811"></a>00811 <span class="preprocessor"></span><span class="comment">// -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register -------- </span>
<a name="l00812"></a>00812 <span class="preprocessor">#define AT91C_ADC_LDATA       ((unsigned int) 0x3FF &lt;&lt;  0) // (ADC) Last Data Converted</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="comment">// -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register -------- </span>
<a name="l00814"></a>00814 <span class="comment">// -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register -------- </span>
<a name="l00815"></a>00815 <span class="comment">// -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register -------- </span>
<a name="l00816"></a>00816 <span class="comment">// -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 -------- </span>
<a name="l00817"></a>00817 <span class="preprocessor">#define AT91C_ADC_DATA        ((unsigned int) 0x3FF &lt;&lt;  0) // (ADC) Converted Data</span>
<a name="l00818"></a>00818 <span class="preprocessor"></span><span class="comment">// -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 -------- </span>
<a name="l00819"></a>00819 <span class="comment">// -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 -------- </span>
<a name="l00820"></a>00820 <span class="comment">// -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 -------- </span>
<a name="l00821"></a>00821 <span class="comment">// -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 -------- </span>
<a name="l00822"></a>00822 <span class="comment">// -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 -------- </span>
<a name="l00823"></a>00823 <span class="comment">// -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 -------- </span>
<a name="l00824"></a>00824 <span class="comment">// -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 -------- </span>
<a name="l00825"></a>00825 
<a name="l00826"></a>00826 <span class="comment">// *****************************************************************************</span>
<a name="l00827"></a>00827 <span class="comment">//              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface</span>
<a name="l00828"></a>00828 <span class="comment">// *****************************************************************************</span>
<a name="l00829"></a>00829 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_SSC {
<a name="l00830"></a>00830         AT91_REG         SSC_CR;        <span class="comment">// Control Register</span>
<a name="l00831"></a>00831         AT91_REG         SSC_CMR;       <span class="comment">// Clock Mode Register</span>
<a name="l00832"></a>00832         AT91_REG         Reserved0[2];  <span class="comment">// </span>
<a name="l00833"></a>00833         AT91_REG         SSC_RCMR;      <span class="comment">// Receive Clock ModeRegister</span>
<a name="l00834"></a>00834         AT91_REG         SSC_RFMR;      <span class="comment">// Receive Frame Mode Register</span>
<a name="l00835"></a>00835         AT91_REG         SSC_TCMR;      <span class="comment">// Transmit Clock Mode Register</span>
<a name="l00836"></a>00836         AT91_REG         SSC_TFMR;      <span class="comment">// Transmit Frame Mode Register</span>
<a name="l00837"></a>00837         AT91_REG         SSC_RHR;       <span class="comment">// Receive Holding Register</span>
<a name="l00838"></a>00838         AT91_REG         SSC_THR;       <span class="comment">// Transmit Holding Register</span>
<a name="l00839"></a>00839         AT91_REG         Reserved1[2];  <span class="comment">// </span>
<a name="l00840"></a>00840         AT91_REG         SSC_RSHR;      <span class="comment">// Receive Sync Holding Register</span>
<a name="l00841"></a>00841         AT91_REG         SSC_TSHR;      <span class="comment">// Transmit Sync Holding Register</span>
<a name="l00842"></a>00842         AT91_REG         Reserved2[2];  <span class="comment">// </span>
<a name="l00843"></a>00843         AT91_REG         SSC_SR;        <span class="comment">// Status Register</span>
<a name="l00844"></a>00844         AT91_REG         SSC_IER;       <span class="comment">// Interrupt Enable Register</span>
<a name="l00845"></a>00845         AT91_REG         SSC_IDR;       <span class="comment">// Interrupt Disable Register</span>
<a name="l00846"></a>00846         AT91_REG         SSC_IMR;       <span class="comment">// Interrupt Mask Register</span>
<a name="l00847"></a>00847         AT91_REG         Reserved3[44];         <span class="comment">// </span>
<a name="l00848"></a>00848         AT91_REG         SSC_RPR;       <span class="comment">// Receive Pointer Register</span>
<a name="l00849"></a>00849         AT91_REG         SSC_RCR;       <span class="comment">// Receive Counter Register</span>
<a name="l00850"></a>00850         AT91_REG         SSC_TPR;       <span class="comment">// Transmit Pointer Register</span>
<a name="l00851"></a>00851         AT91_REG         SSC_TCR;       <span class="comment">// Transmit Counter Register</span>
<a name="l00852"></a>00852         AT91_REG         SSC_RNPR;      <span class="comment">// Receive Next Pointer Register</span>
<a name="l00853"></a>00853         AT91_REG         SSC_RNCR;      <span class="comment">// Receive Next Counter Register</span>
<a name="l00854"></a>00854         AT91_REG         SSC_TNPR;      <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00855"></a>00855         AT91_REG         SSC_TNCR;      <span class="comment">// Transmit Next Counter Register</span>
<a name="l00856"></a>00856         AT91_REG         SSC_PTCR;      <span class="comment">// PDC Transfer Control Register</span>
<a name="l00857"></a>00857         AT91_REG         SSC_PTSR;      <span class="comment">// PDC Transfer Status Register</span>
<a name="l00858"></a>00858 } AT91S_SSC, *AT91PS_SSC;
<a name="l00859"></a>00859 
<a name="l00860"></a>00860 <span class="comment">// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- </span>
<a name="l00861"></a>00861 <span class="preprocessor">#define AT91C_SSC_RXEN        ((unsigned int) 0x1 &lt;&lt;  0) // (SSC) Receive Enable</span>
<a name="l00862"></a>00862 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RXDIS       ((unsigned int) 0x1 &lt;&lt;  1) // (SSC) Receive Disable</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TXEN        ((unsigned int) 0x1 &lt;&lt;  8) // (SSC) Transmit Enable</span>
<a name="l00864"></a>00864 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TXDIS       ((unsigned int) 0x1 &lt;&lt;  9) // (SSC) Transmit Disable</span>
<a name="l00865"></a>00865 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_SWRST       ((unsigned int) 0x1 &lt;&lt; 15) // (SSC) Software Reset</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span><span class="comment">// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- </span>
<a name="l00867"></a>00867 <span class="preprocessor">#define AT91C_SSC_CKS         ((unsigned int) 0x3 &lt;&lt;  0) // (SSC) Receive/Transmit Clock Selection</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_CKS_DIV                  ((unsigned int) 0x0) // (SSC) Divided Clock</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_CKS_TK                   ((unsigned int) 0x1) // (SSC) TK Clock signal</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_CKS_RK                   ((unsigned int) 0x2) // (SSC) RK pin</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_CKO         ((unsigned int) 0x7 &lt;&lt;  2) // (SSC) Receive/Transmit Clock Output Mode Selection</span>
<a name="l00872"></a>00872 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_CKO_NONE                 ((unsigned int) 0x0 &lt;&lt;  2) // (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only</span>
<a name="l00873"></a>00873 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_CKO_CONTINOUS            ((unsigned int) 0x1 &lt;&lt;  2) // (SSC) Continuous Receive/Transmit Clock RK pin: Output</span>
<a name="l00874"></a>00874 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_CKO_DATA_TX              ((unsigned int) 0x2 &lt;&lt;  2) // (SSC) Receive/Transmit Clock only during data transfers RK pin: Output</span>
<a name="l00875"></a>00875 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_CKI         ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Receive/Transmit Clock Inversion</span>
<a name="l00876"></a>00876 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_START       ((unsigned int) 0xF &lt;&lt;  8) // (SSC) Receive/Transmit Start Selection</span>
<a name="l00877"></a>00877 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_CONTINOUS            ((unsigned int) 0x0 &lt;&lt;  8) // (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_TX                   ((unsigned int) 0x1 &lt;&lt;  8) // (SSC) Transmit/Receive start</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_LOW_RF               ((unsigned int) 0x2 &lt;&lt;  8) // (SSC) Detection of a low level on RF input</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_HIGH_RF              ((unsigned int) 0x3 &lt;&lt;  8) // (SSC) Detection of a high level on RF input</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_FALL_RF              ((unsigned int) 0x4 &lt;&lt;  8) // (SSC) Detection of a falling edge on RF input</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_RISE_RF              ((unsigned int) 0x5 &lt;&lt;  8) // (SSC) Detection of a rising edge on RF input</span>
<a name="l00883"></a>00883 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_LEVEL_RF             ((unsigned int) 0x6 &lt;&lt;  8) // (SSC) Detection of any level change on RF input</span>
<a name="l00884"></a>00884 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_EDGE_RF              ((unsigned int) 0x7 &lt;&lt;  8) // (SSC) Detection of any edge on RF input</span>
<a name="l00885"></a>00885 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_START_0                    ((unsigned int) 0x8 &lt;&lt;  8) // (SSC) Compare 0</span>
<a name="l00886"></a>00886 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_STTDLY      ((unsigned int) 0xFF &lt;&lt; 16) // (SSC) Receive/Transmit Start Delay</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_PERIOD      ((unsigned int) 0xFF &lt;&lt; 24) // (SSC) Receive/Transmit Period Divider Selection</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span><span class="comment">// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- </span>
<a name="l00889"></a>00889 <span class="preprocessor">#define AT91C_SSC_DATLEN      ((unsigned int) 0x1F &lt;&lt;  0) // (SSC) Data Length</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_LOOP        ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Loop Mode</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_MSBF        ((unsigned int) 0x1 &lt;&lt;  7) // (SSC) Most Significant Bit First</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_DATNB       ((unsigned int) 0xF &lt;&lt;  8) // (SSC) Data Number per Frame</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_FSLEN       ((unsigned int) 0xF &lt;&lt; 16) // (SSC) Receive/Transmit Frame Sync length</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_FSOS        ((unsigned int) 0x7 &lt;&lt; 20) // (SSC) Receive/Transmit Frame Sync Output Selection</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_FSOS_NONE                 ((unsigned int) 0x0 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only</span>
<a name="l00896"></a>00896 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_FSOS_NEGATIVE             ((unsigned int) 0x1 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse</span>
<a name="l00897"></a>00897 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_FSOS_POSITIVE             ((unsigned int) 0x2 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse</span>
<a name="l00898"></a>00898 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_FSOS_LOW                  ((unsigned int) 0x3 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_FSOS_HIGH                 ((unsigned int) 0x4 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer</span>
<a name="l00900"></a>00900 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_SSC_FSOS_TOGGLE               ((unsigned int) 0x5 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_FSEDGE      ((unsigned int) 0x1 &lt;&lt; 24) // (SSC) Frame Sync Edge Detection</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="comment">// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- </span>
<a name="l00903"></a>00903 <span class="comment">// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- </span>
<a name="l00904"></a>00904 <span class="preprocessor">#define AT91C_SSC_DATDEF      ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Data Default Value</span>
<a name="l00905"></a>00905 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_FSDEN       ((unsigned int) 0x1 &lt;&lt; 23) // (SSC) Frame Sync Data Enable</span>
<a name="l00906"></a>00906 <span class="preprocessor"></span><span class="comment">// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- </span>
<a name="l00907"></a>00907 <span class="preprocessor">#define AT91C_SSC_TXRDY       ((unsigned int) 0x1 &lt;&lt;  0) // (SSC) Transmit Ready</span>
<a name="l00908"></a>00908 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TXEMPTY     ((unsigned int) 0x1 &lt;&lt;  1) // (SSC) Transmit Empty</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_ENDTX       ((unsigned int) 0x1 &lt;&lt;  2) // (SSC) End Of Transmission</span>
<a name="l00910"></a>00910 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TXBUFE      ((unsigned int) 0x1 &lt;&lt;  3) // (SSC) Transmit Buffer Empty</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RXRDY       ((unsigned int) 0x1 &lt;&lt;  4) // (SSC) Receive Ready</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_OVRUN       ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Receive Overrun</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_ENDRX       ((unsigned int) 0x1 &lt;&lt;  6) // (SSC) End of Reception</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RXBUFF      ((unsigned int) 0x1 &lt;&lt;  7) // (SSC) Receive Buffer Full</span>
<a name="l00915"></a>00915 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TXSYN       ((unsigned int) 0x1 &lt;&lt; 10) // (SSC) Transmit Sync</span>
<a name="l00916"></a>00916 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RXSYN       ((unsigned int) 0x1 &lt;&lt; 11) // (SSC) Receive Sync</span>
<a name="l00917"></a>00917 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TXENA       ((unsigned int) 0x1 &lt;&lt; 16) // (SSC) Transmit Enable</span>
<a name="l00918"></a>00918 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RXENA       ((unsigned int) 0x1 &lt;&lt; 17) // (SSC) Receive Enable</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span><span class="comment">// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- </span>
<a name="l00920"></a>00920 <span class="comment">// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- </span>
<a name="l00921"></a>00921 <span class="comment">// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- </span>
<a name="l00922"></a>00922 
<a name="l00923"></a>00923 <span class="comment">// *****************************************************************************</span>
<a name="l00924"></a>00924 <span class="comment">//              SOFTWARE API DEFINITION  FOR Usart</span>
<a name="l00925"></a>00925 <span class="comment">// *****************************************************************************</span>
<a name="l00926"></a>00926 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_USART {
<a name="l00927"></a>00927         AT91_REG         US_CR;         <span class="comment">// Control Register</span>
<a name="l00928"></a>00928         AT91_REG         US_MR;         <span class="comment">// Mode Register</span>
<a name="l00929"></a>00929         AT91_REG         US_IER;        <span class="comment">// Interrupt Enable Register</span>
<a name="l00930"></a>00930         AT91_REG         US_IDR;        <span class="comment">// Interrupt Disable Register</span>
<a name="l00931"></a>00931         AT91_REG         US_IMR;        <span class="comment">// Interrupt Mask Register</span>
<a name="l00932"></a>00932         AT91_REG         US_CSR;        <span class="comment">// Channel Status Register</span>
<a name="l00933"></a>00933         AT91_REG         US_RHR;        <span class="comment">// Receiver Holding Register</span>
<a name="l00934"></a>00934         AT91_REG         US_THR;        <span class="comment">// Transmitter Holding Register</span>
<a name="l00935"></a>00935         AT91_REG         US_BRGR;       <span class="comment">// Baud Rate Generator Register</span>
<a name="l00936"></a>00936         AT91_REG         US_RTOR;       <span class="comment">// Receiver Time-out Register</span>
<a name="l00937"></a>00937         AT91_REG         US_TTGR;       <span class="comment">// Transmitter Time-guard Register</span>
<a name="l00938"></a>00938         AT91_REG         Reserved0[5];  <span class="comment">// </span>
<a name="l00939"></a>00939         AT91_REG         US_FIDI;       <span class="comment">// FI_DI_Ratio Register</span>
<a name="l00940"></a>00940         AT91_REG         US_NER;        <span class="comment">// Nb Errors Register</span>
<a name="l00941"></a>00941         AT91_REG         Reserved1[1];  <span class="comment">// </span>
<a name="l00942"></a>00942         AT91_REG         US_IF;         <span class="comment">// IRDA_FILTER Register</span>
<a name="l00943"></a>00943         AT91_REG         Reserved2[44];         <span class="comment">// </span>
<a name="l00944"></a>00944         AT91_REG         US_RPR;        <span class="comment">// Receive Pointer Register</span>
<a name="l00945"></a>00945         AT91_REG         US_RCR;        <span class="comment">// Receive Counter Register</span>
<a name="l00946"></a>00946         AT91_REG         US_TPR;        <span class="comment">// Transmit Pointer Register</span>
<a name="l00947"></a>00947         AT91_REG         US_TCR;        <span class="comment">// Transmit Counter Register</span>
<a name="l00948"></a>00948         AT91_REG         US_RNPR;       <span class="comment">// Receive Next Pointer Register</span>
<a name="l00949"></a>00949         AT91_REG         US_RNCR;       <span class="comment">// Receive Next Counter Register</span>
<a name="l00950"></a>00950         AT91_REG         US_TNPR;       <span class="comment">// Transmit Next Pointer Register</span>
<a name="l00951"></a>00951         AT91_REG         US_TNCR;       <span class="comment">// Transmit Next Counter Register</span>
<a name="l00952"></a>00952         AT91_REG         US_PTCR;       <span class="comment">// PDC Transfer Control Register</span>
<a name="l00953"></a>00953         AT91_REG         US_PTSR;       <span class="comment">// PDC Transfer Status Register</span>
<a name="l00954"></a>00954 } AT91S_USART, *AT91PS_USART;
<a name="l00955"></a>00955 
<a name="l00956"></a>00956 <span class="comment">// -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- </span>
<a name="l00957"></a>00957 <span class="preprocessor">#define AT91C_US_STTBRK       ((unsigned int) 0x1 &lt;&lt;  9) // (USART) Start Break</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_STPBRK       ((unsigned int) 0x1 &lt;&lt; 10) // (USART) Stop Break</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_STTTO        ((unsigned int) 0x1 &lt;&lt; 11) // (USART) Start Time-out</span>
<a name="l00960"></a>00960 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_SENDA        ((unsigned int) 0x1 &lt;&lt; 12) // (USART) Send Address</span>
<a name="l00961"></a>00961 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RSTIT        ((unsigned int) 0x1 &lt;&lt; 13) // (USART) Reset Iterations</span>
<a name="l00962"></a>00962 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RSTNACK      ((unsigned int) 0x1 &lt;&lt; 14) // (USART) Reset Non Acknowledge</span>
<a name="l00963"></a>00963 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RETTO        ((unsigned int) 0x1 &lt;&lt; 15) // (USART) Rearm Time-out</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DTREN        ((unsigned int) 0x1 &lt;&lt; 16) // (USART) Data Terminal ready Enable</span>
<a name="l00965"></a>00965 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DTRDIS       ((unsigned int) 0x1 &lt;&lt; 17) // (USART) Data Terminal ready Disable</span>
<a name="l00966"></a>00966 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RTSEN        ((unsigned int) 0x1 &lt;&lt; 18) // (USART) Request to Send enable</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RTSDIS       ((unsigned int) 0x1 &lt;&lt; 19) // (USART) Request to Send Disable</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="comment">// -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- </span>
<a name="l00969"></a>00969 <span class="preprocessor">#define AT91C_US_USMODE       ((unsigned int) 0xF &lt;&lt;  0) // (USART) Usart mode</span>
<a name="l00970"></a>00970 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_NORMAL               ((unsigned int) 0x0) // (USART) Normal</span>
<a name="l00971"></a>00971 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_RS485                ((unsigned int) 0x1) // (USART) RS485</span>
<a name="l00972"></a>00972 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_HWHSH                ((unsigned int) 0x2) // (USART) Hardware Handshaking</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_MODEM                ((unsigned int) 0x3) // (USART) Modem</span>
<a name="l00974"></a>00974 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_ISO7816_0            ((unsigned int) 0x4) // (USART) ISO7816 protocol: T = 0</span>
<a name="l00975"></a>00975 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_ISO7816_1            ((unsigned int) 0x6) // (USART) ISO7816 protocol: T = 1</span>
<a name="l00976"></a>00976 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_IRDA                 ((unsigned int) 0x8) // (USART) IrDA</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_USMODE_SWHSH                ((unsigned int) 0xC) // (USART) Software Handshaking</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_CLKS         ((unsigned int) 0x3 &lt;&lt;  4) // (USART) Clock Selection (Baud Rate generator Input Clock</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CLKS_CLOCK                ((unsigned int) 0x0 &lt;&lt;  4) // (USART) Clock</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CLKS_FDIV1                ((unsigned int) 0x1 &lt;&lt;  4) // (USART) fdiv1</span>
<a name="l00981"></a>00981 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CLKS_SLOW                 ((unsigned int) 0x2 &lt;&lt;  4) // (USART) slow_clock (ARM)</span>
<a name="l00982"></a>00982 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CLKS_EXT                  ((unsigned int) 0x3 &lt;&lt;  4) // (USART) External (SCK)</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_CHRL         ((unsigned int) 0x3 &lt;&lt;  6) // (USART) Clock Selection (Baud Rate generator Input Clock</span>
<a name="l00984"></a>00984 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHRL_5_BITS               ((unsigned int) 0x0 &lt;&lt;  6) // (USART) Character Length: 5 bits</span>
<a name="l00985"></a>00985 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHRL_6_BITS               ((unsigned int) 0x1 &lt;&lt;  6) // (USART) Character Length: 6 bits</span>
<a name="l00986"></a>00986 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHRL_7_BITS               ((unsigned int) 0x2 &lt;&lt;  6) // (USART) Character Length: 7 bits</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_CHRL_8_BITS               ((unsigned int) 0x3 &lt;&lt;  6) // (USART) Character Length: 8 bits</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_SYNC         ((unsigned int) 0x1 &lt;&lt;  8) // (USART) Synchronous Mode Select</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_NBSTOP       ((unsigned int) 0x3 &lt;&lt; 12) // (USART) Number of Stop bits</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_NBSTOP_1_BIT                ((unsigned int) 0x0 &lt;&lt; 12) // (USART) 1 stop bit</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_NBSTOP_15_BIT               ((unsigned int) 0x1 &lt;&lt; 12) // (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_US_NBSTOP_2_BIT                ((unsigned int) 0x2 &lt;&lt; 12) // (USART) 2 stop bits</span>
<a name="l00993"></a>00993 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_MSBF         ((unsigned int) 0x1 &lt;&lt; 16) // (USART) Bit Order</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_MODE9        ((unsigned int) 0x1 &lt;&lt; 17) // (USART) 9-bit Character length</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_CKLO         ((unsigned int) 0x1 &lt;&lt; 18) // (USART) Clock Output Select</span>
<a name="l00996"></a>00996 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_OVER         ((unsigned int) 0x1 &lt;&lt; 19) // (USART) Over Sampling Mode</span>
<a name="l00997"></a>00997 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_INACK        ((unsigned int) 0x1 &lt;&lt; 20) // (USART) Inhibit Non Acknowledge</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DSNACK       ((unsigned int) 0x1 &lt;&lt; 21) // (USART) Disable Successive NACK</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_MAX_ITER     ((unsigned int) 0x1 &lt;&lt; 24) // (USART) Number of Repetitions</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_FILTER       ((unsigned int) 0x1 &lt;&lt; 28) // (USART) Receive Line Filter</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="comment">// -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- </span>
<a name="l01002"></a>01002 <span class="preprocessor">#define AT91C_US_RXBRK        ((unsigned int) 0x1 &lt;&lt;  2) // (USART) Break Received/End of Break</span>
<a name="l01003"></a>01003 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_TIMEOUT      ((unsigned int) 0x1 &lt;&lt;  8) // (USART) Receiver Time-out</span>
<a name="l01004"></a>01004 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_ITERATION    ((unsigned int) 0x1 &lt;&lt; 10) // (USART) Max number of Repetitions Reached</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_NACK         ((unsigned int) 0x1 &lt;&lt; 13) // (USART) Non Acknowledge</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_RIIC         ((unsigned int) 0x1 &lt;&lt; 16) // (USART) Ring INdicator Input Change Flag</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DSRIC        ((unsigned int) 0x1 &lt;&lt; 17) // (USART) Data Set Ready Input Change Flag</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DCDIC        ((unsigned int) 0x1 &lt;&lt; 18) // (USART) Data Carrier Flag</span>
<a name="l01009"></a>01009 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_CTSIC        ((unsigned int) 0x1 &lt;&lt; 19) // (USART) Clear To Send Input Change Flag</span>
<a name="l01010"></a>01010 <span class="preprocessor"></span><span class="comment">// -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- </span>
<a name="l01011"></a>01011 <span class="comment">// -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- </span>
<a name="l01012"></a>01012 <span class="comment">// -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- </span>
<a name="l01013"></a>01013 <span class="preprocessor">#define AT91C_US_RI           ((unsigned int) 0x1 &lt;&lt; 20) // (USART) Image of RI Input</span>
<a name="l01014"></a>01014 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DSR          ((unsigned int) 0x1 &lt;&lt; 21) // (USART) Image of DSR Input</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_DCD          ((unsigned int) 0x1 &lt;&lt; 22) // (USART) Image of DCD Input</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US_CTS          ((unsigned int) 0x1 &lt;&lt; 23) // (USART) Image of CTS Input</span>
<a name="l01017"></a>01017 <span class="preprocessor"></span>
<a name="l01018"></a>01018 <span class="comment">// *****************************************************************************</span>
<a name="l01019"></a>01019 <span class="comment">//              SOFTWARE API DEFINITION  FOR Two-wire Interface</span>
<a name="l01020"></a>01020 <span class="comment">// *****************************************************************************</span>
<a name="l01021"></a>01021 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_TWI {
<a name="l01022"></a>01022         AT91_REG         TWI_CR;        <span class="comment">// Control Register</span>
<a name="l01023"></a>01023         AT91_REG         TWI_MMR;       <span class="comment">// Master Mode Register</span>
<a name="l01024"></a>01024         AT91_REG         Reserved0[1];  <span class="comment">// </span>
<a name="l01025"></a>01025         AT91_REG         TWI_IADR;      <span class="comment">// Internal Address Register</span>
<a name="l01026"></a>01026         AT91_REG         TWI_CWGR;      <span class="comment">// Clock Waveform Generator Register</span>
<a name="l01027"></a>01027         AT91_REG         Reserved1[3];  <span class="comment">// </span>
<a name="l01028"></a>01028         AT91_REG         TWI_SR;        <span class="comment">// Status Register</span>
<a name="l01029"></a>01029         AT91_REG         TWI_IER;       <span class="comment">// Interrupt Enable Register</span>
<a name="l01030"></a>01030         AT91_REG         TWI_IDR;       <span class="comment">// Interrupt Disable Register</span>
<a name="l01031"></a>01031         AT91_REG         TWI_IMR;       <span class="comment">// Interrupt Mask Register</span>
<a name="l01032"></a>01032         AT91_REG         TWI_RHR;       <span class="comment">// Receive Holding Register</span>
<a name="l01033"></a>01033         AT91_REG         TWI_THR;       <span class="comment">// Transmit Holding Register</span>
<a name="l01034"></a>01034 } AT91S_TWI, *AT91PS_TWI;
<a name="l01035"></a>01035 
<a name="l01036"></a>01036 <span class="comment">// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- </span>
<a name="l01037"></a>01037 <span class="preprocessor">#define AT91C_TWI_START       ((unsigned int) 0x1 &lt;&lt;  0) // (TWI) Send a START Condition</span>
<a name="l01038"></a>01038 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_STOP        ((unsigned int) 0x1 &lt;&lt;  1) // (TWI) Send a STOP Condition</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_MSEN        ((unsigned int) 0x1 &lt;&lt;  2) // (TWI) TWI Master Transfer Enabled</span>
<a name="l01040"></a>01040 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_MSDIS       ((unsigned int) 0x1 &lt;&lt;  3) // (TWI) TWI Master Transfer Disabled</span>
<a name="l01041"></a>01041 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_SWRST       ((unsigned int) 0x1 &lt;&lt;  7) // (TWI) Software Reset</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span><span class="comment">// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- </span>
<a name="l01043"></a>01043 <span class="preprocessor">#define AT91C_TWI_IADRSZ      ((unsigned int) 0x3 &lt;&lt;  8) // (TWI) Internal Device Address Size</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TWI_IADRSZ_NO                   ((unsigned int) 0x0 &lt;&lt;  8) // (TWI) No internal device address</span>
<a name="l01045"></a>01045 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TWI_IADRSZ_1_BYTE               ((unsigned int) 0x1 &lt;&lt;  8) // (TWI) One-byte internal device address</span>
<a name="l01046"></a>01046 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TWI_IADRSZ_2_BYTE               ((unsigned int) 0x2 &lt;&lt;  8) // (TWI) Two-byte internal device address</span>
<a name="l01047"></a>01047 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TWI_IADRSZ_3_BYTE               ((unsigned int) 0x3 &lt;&lt;  8) // (TWI) Three-byte internal device address</span>
<a name="l01048"></a>01048 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_MREAD       ((unsigned int) 0x1 &lt;&lt; 12) // (TWI) Master Read Direction</span>
<a name="l01049"></a>01049 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_DADR        ((unsigned int) 0x7F &lt;&lt; 16) // (TWI) Device Address</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span><span class="comment">// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- </span>
<a name="l01051"></a>01051 <span class="preprocessor">#define AT91C_TWI_CLDIV       ((unsigned int) 0xFF &lt;&lt;  0) // (TWI) Clock Low Divider</span>
<a name="l01052"></a>01052 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_CHDIV       ((unsigned int) 0xFF &lt;&lt;  8) // (TWI) Clock High Divider</span>
<a name="l01053"></a>01053 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_CKDIV       ((unsigned int) 0x7 &lt;&lt; 16) // (TWI) Clock Divider</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span><span class="comment">// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- </span>
<a name="l01055"></a>01055 <span class="preprocessor">#define AT91C_TWI_TXCOMP      ((unsigned int) 0x1 &lt;&lt;  0) // (TWI) Transmission Completed</span>
<a name="l01056"></a>01056 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_RXRDY       ((unsigned int) 0x1 &lt;&lt;  1) // (TWI) Receive holding register ReaDY</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_TXRDY       ((unsigned int) 0x1 &lt;&lt;  2) // (TWI) Transmit holding register ReaDY</span>
<a name="l01058"></a>01058 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_OVRE        ((unsigned int) 0x1 &lt;&lt;  6) // (TWI) Overrun Error</span>
<a name="l01059"></a>01059 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_UNRE        ((unsigned int) 0x1 &lt;&lt;  7) // (TWI) Underrun Error</span>
<a name="l01060"></a>01060 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_NACK        ((unsigned int) 0x1 &lt;&lt;  8) // (TWI) Not Acknowledged</span>
<a name="l01061"></a>01061 <span class="preprocessor"></span><span class="comment">// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- </span>
<a name="l01062"></a>01062 <span class="comment">// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- </span>
<a name="l01063"></a>01063 <span class="comment">// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- </span>
<a name="l01064"></a>01064 
<a name="l01065"></a>01065 <span class="comment">// *****************************************************************************</span>
<a name="l01066"></a>01066 <span class="comment">//              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface</span>
<a name="l01067"></a>01067 <span class="comment">// *****************************************************************************</span>
<a name="l01068"></a>01068 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_TC {
<a name="l01069"></a>01069         AT91_REG         TC_CCR;        <span class="comment">// Channel Control Register</span>
<a name="l01070"></a>01070         AT91_REG         TC_CMR;        <span class="comment">// Channel Mode Register (Capture Mode / Waveform Mode)</span>
<a name="l01071"></a>01071         AT91_REG         Reserved0[2];  <span class="comment">// </span>
<a name="l01072"></a>01072         AT91_REG         TC_CV;         <span class="comment">// Counter Value</span>
<a name="l01073"></a>01073         AT91_REG         TC_RA;         <span class="comment">// Register A</span>
<a name="l01074"></a>01074         AT91_REG         TC_RB;         <span class="comment">// Register B</span>
<a name="l01075"></a>01075         AT91_REG         TC_RC;         <span class="comment">// Register C</span>
<a name="l01076"></a>01076         AT91_REG         TC_SR;         <span class="comment">// Status Register</span>
<a name="l01077"></a>01077         AT91_REG         TC_IER;        <span class="comment">// Interrupt Enable Register</span>
<a name="l01078"></a>01078         AT91_REG         TC_IDR;        <span class="comment">// Interrupt Disable Register</span>
<a name="l01079"></a>01079         AT91_REG         TC_IMR;        <span class="comment">// Interrupt Mask Register</span>
<a name="l01080"></a>01080 } AT91S_TC, *AT91PS_TC;
<a name="l01081"></a>01081 
<a name="l01082"></a>01082 <span class="comment">// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- </span>
<a name="l01083"></a>01083 <span class="preprocessor">#define AT91C_TC_CLKEN        ((unsigned int) 0x1 &lt;&lt;  0) // (TC) Counter Clock Enable Command</span>
<a name="l01084"></a>01084 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CLKDIS       ((unsigned int) 0x1 &lt;&lt;  1) // (TC) Counter Clock Disable Command</span>
<a name="l01085"></a>01085 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_SWTRG        ((unsigned int) 0x1 &lt;&lt;  2) // (TC) Software Trigger Command</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span><span class="comment">// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- </span>
<a name="l01087"></a>01087 <span class="preprocessor">#define AT91C_TC_CLKS         ((unsigned int) 0x7 &lt;&lt;  0) // (TC) Clock Selection</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_TIMER_DIV1_CLOCK     ((unsigned int) 0x0) // (TC) Clock selected: TIMER_DIV1_CLOCK</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_TIMER_DIV2_CLOCK     ((unsigned int) 0x1) // (TC) Clock selected: TIMER_DIV2_CLOCK</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_TIMER_DIV3_CLOCK     ((unsigned int) 0x2) // (TC) Clock selected: TIMER_DIV3_CLOCK</span>
<a name="l01091"></a>01091 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_TIMER_DIV4_CLOCK     ((unsigned int) 0x3) // (TC) Clock selected: TIMER_DIV4_CLOCK</span>
<a name="l01092"></a>01092 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_TIMER_DIV5_CLOCK     ((unsigned int) 0x4) // (TC) Clock selected: TIMER_DIV5_CLOCK</span>
<a name="l01093"></a>01093 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_XC0                  ((unsigned int) 0x5) // (TC) Clock selected: XC0</span>
<a name="l01094"></a>01094 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_XC1                  ((unsigned int) 0x6) // (TC) Clock selected: XC1</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_CLKS_XC2                  ((unsigned int) 0x7) // (TC) Clock selected: XC2</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CLKI         ((unsigned int) 0x1 &lt;&lt;  3) // (TC) Clock Invert</span>
<a name="l01097"></a>01097 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_BURST        ((unsigned int) 0x3 &lt;&lt;  4) // (TC) Burst Signal Selection</span>
<a name="l01098"></a>01098 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BURST_NONE                 ((unsigned int) 0x0 &lt;&lt;  4) // (TC) The clock is not gated by an external signal</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BURST_XC0                  ((unsigned int) 0x1 &lt;&lt;  4) // (TC) XC0 is ANDed with the selected clock</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BURST_XC1                  ((unsigned int) 0x2 &lt;&lt;  4) // (TC) XC1 is ANDed with the selected clock</span>
<a name="l01101"></a>01101 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BURST_XC2                  ((unsigned int) 0x3 &lt;&lt;  4) // (TC) XC2 is ANDed with the selected clock</span>
<a name="l01102"></a>01102 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CPCSTOP      ((unsigned int) 0x1 &lt;&lt;  6) // (TC) Counter Clock Stopped with RC Compare</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LDBSTOP      ((unsigned int) 0x1 &lt;&lt;  6) // (TC) Counter Clock Stopped with RB Loading</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CPCDIS       ((unsigned int) 0x1 &lt;&lt;  7) // (TC) Counter Clock Disable with RC Compare</span>
<a name="l01105"></a>01105 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LDBDIS       ((unsigned int) 0x1 &lt;&lt;  7) // (TC) Counter Clock Disabled with RB Loading</span>
<a name="l01106"></a>01106 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ETRGEDG      ((unsigned int) 0x3 &lt;&lt;  8) // (TC) External Trigger Edge Selection</span>
<a name="l01107"></a>01107 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ETRGEDG_NONE                 ((unsigned int) 0x0 &lt;&lt;  8) // (TC) Edge: None</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ETRGEDG_RISING               ((unsigned int) 0x1 &lt;&lt;  8) // (TC) Edge: rising edge</span>
<a name="l01109"></a>01109 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ETRGEDG_FALLING              ((unsigned int) 0x2 &lt;&lt;  8) // (TC) Edge: falling edge</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ETRGEDG_BOTH                 ((unsigned int) 0x3 &lt;&lt;  8) // (TC) Edge: each edge</span>
<a name="l01111"></a>01111 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_EEVTEDG      ((unsigned int) 0x3 &lt;&lt;  8) // (TC) External Event Edge Selection</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVTEDG_NONE                 ((unsigned int) 0x0 &lt;&lt;  8) // (TC) Edge: None</span>
<a name="l01113"></a>01113 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVTEDG_RISING               ((unsigned int) 0x1 &lt;&lt;  8) // (TC) Edge: rising edge</span>
<a name="l01114"></a>01114 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVTEDG_FALLING              ((unsigned int) 0x2 &lt;&lt;  8) // (TC) Edge: falling edge</span>
<a name="l01115"></a>01115 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVTEDG_BOTH                 ((unsigned int) 0x3 &lt;&lt;  8) // (TC) Edge: each edge</span>
<a name="l01116"></a>01116 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_EEVT         ((unsigned int) 0x3 &lt;&lt; 10) // (TC) External Event  Selection</span>
<a name="l01117"></a>01117 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVT_TIOB                 ((unsigned int) 0x0 &lt;&lt; 10) // (TC) Signal selected as external event: TIOB TIOB direction: input</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVT_XC0                  ((unsigned int) 0x1 &lt;&lt; 10) // (TC) Signal selected as external event: XC0 TIOB direction: output</span>
<a name="l01119"></a>01119 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVT_XC1                  ((unsigned int) 0x2 &lt;&lt; 10) // (TC) Signal selected as external event: XC1 TIOB direction: output</span>
<a name="l01120"></a>01120 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_EEVT_XC2                  ((unsigned int) 0x3 &lt;&lt; 10) // (TC) Signal selected as external event: XC2 TIOB direction: output</span>
<a name="l01121"></a>01121 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ABETRG       ((unsigned int) 0x1 &lt;&lt; 10) // (TC) TIOA or TIOB External Trigger Selection</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ENETRG       ((unsigned int) 0x1 &lt;&lt; 12) // (TC) External Event Trigger enable</span>
<a name="l01123"></a>01123 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_WAVESEL      ((unsigned int) 0x3 &lt;&lt; 13) // (TC) Waveform  Selection</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_WAVESEL_UP                   ((unsigned int) 0x0 &lt;&lt; 13) // (TC) UP mode without atomatic trigger on RC Compare</span>
<a name="l01125"></a>01125 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_WAVESEL_UPDOWN               ((unsigned int) 0x1 &lt;&lt; 13) // (TC) UPDOWN mode without automatic trigger on RC Compare</span>
<a name="l01126"></a>01126 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_WAVESEL_UP_AUTO              ((unsigned int) 0x2 &lt;&lt; 13) // (TC) UP mode with automatic trigger on RC Compare</span>
<a name="l01127"></a>01127 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_WAVESEL_UPDOWN_AUTO          ((unsigned int) 0x3 &lt;&lt; 13) // (TC) UPDOWN mode with automatic trigger on RC Compare</span>
<a name="l01128"></a>01128 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CPCTRG       ((unsigned int) 0x1 &lt;&lt; 14) // (TC) RC Compare Trigger Enable</span>
<a name="l01129"></a>01129 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_WAVE         ((unsigned int) 0x1 &lt;&lt; 15) // (TC) </span>
<a name="l01130"></a>01130 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ACPA         ((unsigned int) 0x3 &lt;&lt; 16) // (TC) RA Compare Effect on TIOA</span>
<a name="l01131"></a>01131 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPA_NONE                 ((unsigned int) 0x0 &lt;&lt; 16) // (TC) Effect: none</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPA_SET                  ((unsigned int) 0x1 &lt;&lt; 16) // (TC) Effect: set</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPA_CLEAR                ((unsigned int) 0x2 &lt;&lt; 16) // (TC) Effect: clear</span>
<a name="l01134"></a>01134 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPA_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 16) // (TC) Effect: toggle</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LDRA         ((unsigned int) 0x3 &lt;&lt; 16) // (TC) RA Loading Selection</span>
<a name="l01136"></a>01136 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRA_NONE                 ((unsigned int) 0x0 &lt;&lt; 16) // (TC) Edge: None</span>
<a name="l01137"></a>01137 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRA_RISING               ((unsigned int) 0x1 &lt;&lt; 16) // (TC) Edge: rising edge of TIOA</span>
<a name="l01138"></a>01138 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRA_FALLING              ((unsigned int) 0x2 &lt;&lt; 16) // (TC) Edge: falling edge of TIOA</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRA_BOTH                 ((unsigned int) 0x3 &lt;&lt; 16) // (TC) Edge: each edge of TIOA</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ACPC         ((unsigned int) 0x3 &lt;&lt; 18) // (TC) RC Compare Effect on TIOA</span>
<a name="l01141"></a>01141 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPC_NONE                 ((unsigned int) 0x0 &lt;&lt; 18) // (TC) Effect: none</span>
<a name="l01142"></a>01142 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPC_SET                  ((unsigned int) 0x1 &lt;&lt; 18) // (TC) Effect: set</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPC_CLEAR                ((unsigned int) 0x2 &lt;&lt; 18) // (TC) Effect: clear</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ACPC_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 18) // (TC) Effect: toggle</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LDRB         ((unsigned int) 0x3 &lt;&lt; 18) // (TC) RB Loading Selection</span>
<a name="l01146"></a>01146 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRB_NONE                 ((unsigned int) 0x0 &lt;&lt; 18) // (TC) Edge: None</span>
<a name="l01147"></a>01147 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRB_RISING               ((unsigned int) 0x1 &lt;&lt; 18) // (TC) Edge: rising edge of TIOA</span>
<a name="l01148"></a>01148 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRB_FALLING              ((unsigned int) 0x2 &lt;&lt; 18) // (TC) Edge: falling edge of TIOA</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_LDRB_BOTH                 ((unsigned int) 0x3 &lt;&lt; 18) // (TC) Edge: each edge of TIOA</span>
<a name="l01150"></a>01150 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_AEEVT        ((unsigned int) 0x3 &lt;&lt; 20) // (TC) External Event Effect on TIOA</span>
<a name="l01151"></a>01151 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_AEEVT_NONE                 ((unsigned int) 0x0 &lt;&lt; 20) // (TC) Effect: none</span>
<a name="l01152"></a>01152 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_AEEVT_SET                  ((unsigned int) 0x1 &lt;&lt; 20) // (TC) Effect: set</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_AEEVT_CLEAR                ((unsigned int) 0x2 &lt;&lt; 20) // (TC) Effect: clear</span>
<a name="l01154"></a>01154 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_AEEVT_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 20) // (TC) Effect: toggle</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ASWTRG       ((unsigned int) 0x3 &lt;&lt; 22) // (TC) Software Trigger Effect on TIOA</span>
<a name="l01156"></a>01156 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ASWTRG_NONE                 ((unsigned int) 0x0 &lt;&lt; 22) // (TC) Effect: none</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ASWTRG_SET                  ((unsigned int) 0x1 &lt;&lt; 22) // (TC) Effect: set</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ASWTRG_CLEAR                ((unsigned int) 0x2 &lt;&lt; 22) // (TC) Effect: clear</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_ASWTRG_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 22) // (TC) Effect: toggle</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_BCPB         ((unsigned int) 0x3 &lt;&lt; 24) // (TC) RB Compare Effect on TIOB</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPB_NONE                 ((unsigned int) 0x0 &lt;&lt; 24) // (TC) Effect: none</span>
<a name="l01162"></a>01162 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPB_SET                  ((unsigned int) 0x1 &lt;&lt; 24) // (TC) Effect: set</span>
<a name="l01163"></a>01163 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPB_CLEAR                ((unsigned int) 0x2 &lt;&lt; 24) // (TC) Effect: clear</span>
<a name="l01164"></a>01164 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPB_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 24) // (TC) Effect: toggle</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_BCPC         ((unsigned int) 0x3 &lt;&lt; 26) // (TC) RC Compare Effect on TIOB</span>
<a name="l01166"></a>01166 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPC_NONE                 ((unsigned int) 0x0 &lt;&lt; 26) // (TC) Effect: none</span>
<a name="l01167"></a>01167 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPC_SET                  ((unsigned int) 0x1 &lt;&lt; 26) // (TC) Effect: set</span>
<a name="l01168"></a>01168 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPC_CLEAR                ((unsigned int) 0x2 &lt;&lt; 26) // (TC) Effect: clear</span>
<a name="l01169"></a>01169 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BCPC_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 26) // (TC) Effect: toggle</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_BEEVT        ((unsigned int) 0x3 &lt;&lt; 28) // (TC) External Event Effect on TIOB</span>
<a name="l01171"></a>01171 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BEEVT_NONE                 ((unsigned int) 0x0 &lt;&lt; 28) // (TC) Effect: none</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BEEVT_SET                  ((unsigned int) 0x1 &lt;&lt; 28) // (TC) Effect: set</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BEEVT_CLEAR                ((unsigned int) 0x2 &lt;&lt; 28) // (TC) Effect: clear</span>
<a name="l01174"></a>01174 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BEEVT_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 28) // (TC) Effect: toggle</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_BSWTRG       ((unsigned int) 0x3 &lt;&lt; 30) // (TC) Software Trigger Effect on TIOB</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BSWTRG_NONE                 ((unsigned int) 0x0 &lt;&lt; 30) // (TC) Effect: none</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BSWTRG_SET                  ((unsigned int) 0x1 &lt;&lt; 30) // (TC) Effect: set</span>
<a name="l01178"></a>01178 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BSWTRG_CLEAR                ((unsigned int) 0x2 &lt;&lt; 30) // (TC) Effect: clear</span>
<a name="l01179"></a>01179 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TC_BSWTRG_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 30) // (TC) Effect: toggle</span>
<a name="l01180"></a>01180 <span class="preprocessor"></span><span class="comment">// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- </span>
<a name="l01181"></a>01181 <span class="preprocessor">#define AT91C_TC_COVFS        ((unsigned int) 0x1 &lt;&lt;  0) // (TC) Counter Overflow</span>
<a name="l01182"></a>01182 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LOVRS        ((unsigned int) 0x1 &lt;&lt;  1) // (TC) Load Overrun</span>
<a name="l01183"></a>01183 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CPAS         ((unsigned int) 0x1 &lt;&lt;  2) // (TC) RA Compare</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CPBS         ((unsigned int) 0x1 &lt;&lt;  3) // (TC) RB Compare</span>
<a name="l01185"></a>01185 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CPCS         ((unsigned int) 0x1 &lt;&lt;  4) // (TC) RC Compare</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LDRAS        ((unsigned int) 0x1 &lt;&lt;  5) // (TC) RA Loading</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_LDRBS        ((unsigned int) 0x1 &lt;&lt;  6) // (TC) RB Loading</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_ETRGS        ((unsigned int) 0x1 &lt;&lt;  7) // (TC) External Trigger</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_CLKSTA       ((unsigned int) 0x1 &lt;&lt; 16) // (TC) Clock Enabling</span>
<a name="l01190"></a>01190 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_MTIOA        ((unsigned int) 0x1 &lt;&lt; 17) // (TC) TIOA Mirror</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC_MTIOB        ((unsigned int) 0x1 &lt;&lt; 18) // (TC) TIOA Mirror</span>
<a name="l01192"></a>01192 <span class="preprocessor"></span><span class="comment">// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- </span>
<a name="l01193"></a>01193 <span class="comment">// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- </span>
<a name="l01194"></a>01194 <span class="comment">// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- </span>
<a name="l01195"></a>01195 
<a name="l01196"></a>01196 <span class="comment">// *****************************************************************************</span>
<a name="l01197"></a>01197 <span class="comment">//              SOFTWARE API DEFINITION  FOR Timer Counter Interface</span>
<a name="l01198"></a>01198 <span class="comment">// *****************************************************************************</span>
<a name="l01199"></a>01199 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_TCB {
<a name="l01200"></a>01200         AT91S_TC         TCB_TC0;       <span class="comment">// TC Channel 0</span>
<a name="l01201"></a>01201         AT91_REG         Reserved0[4];  <span class="comment">// </span>
<a name="l01202"></a>01202         AT91S_TC         TCB_TC1;       <span class="comment">// TC Channel 1</span>
<a name="l01203"></a>01203         AT91_REG         Reserved1[4];  <span class="comment">// </span>
<a name="l01204"></a>01204         AT91S_TC         TCB_TC2;       <span class="comment">// TC Channel 2</span>
<a name="l01205"></a>01205         AT91_REG         Reserved2[4];  <span class="comment">// </span>
<a name="l01206"></a>01206         AT91_REG         TCB_BCR;       <span class="comment">// TC Block Control Register</span>
<a name="l01207"></a>01207         AT91_REG         TCB_BMR;       <span class="comment">// TC Block Mode Register</span>
<a name="l01208"></a>01208 } AT91S_TCB, *AT91PS_TCB;
<a name="l01209"></a>01209 
<a name="l01210"></a>01210 <span class="comment">// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- </span>
<a name="l01211"></a>01211 <span class="preprocessor">#define AT91C_TCB_SYNC        ((unsigned int) 0x1 &lt;&lt;  0) // (TCB) Synchro Command</span>
<a name="l01212"></a>01212 <span class="preprocessor"></span><span class="comment">// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- </span>
<a name="l01213"></a>01213 <span class="preprocessor">#define AT91C_TCB_TC0XC0S     ((unsigned int) 0x3 &lt;&lt;  0) // (TCB) External Clock Signal 0 Selection</span>
<a name="l01214"></a>01214 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC0XC0S_TCLK0                ((unsigned int) 0x0) // (TCB) TCLK0 connected to XC0</span>
<a name="l01215"></a>01215 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC0XC0S_NONE                 ((unsigned int) 0x1) // (TCB) None signal connected to XC0</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC0XC0S_TIOA1                ((unsigned int) 0x2) // (TCB) TIOA1 connected to XC0</span>
<a name="l01217"></a>01217 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC0XC0S_TIOA2                ((unsigned int) 0x3) // (TCB) TIOA2 connected to XC0</span>
<a name="l01218"></a>01218 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TCB_TC1XC1S     ((unsigned int) 0x3 &lt;&lt;  2) // (TCB) External Clock Signal 1 Selection</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC1XC1S_TCLK1                ((unsigned int) 0x0 &lt;&lt;  2) // (TCB) TCLK1 connected to XC1</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC1XC1S_NONE                 ((unsigned int) 0x1 &lt;&lt;  2) // (TCB) None signal connected to XC1</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC1XC1S_TIOA0                ((unsigned int) 0x2 &lt;&lt;  2) // (TCB) TIOA0 connected to XC1</span>
<a name="l01222"></a>01222 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC1XC1S_TIOA2                ((unsigned int) 0x3 &lt;&lt;  2) // (TCB) TIOA2 connected to XC1</span>
<a name="l01223"></a>01223 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TCB_TC2XC2S     ((unsigned int) 0x3 &lt;&lt;  4) // (TCB) External Clock Signal 2 Selection</span>
<a name="l01224"></a>01224 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC2XC2S_TCLK2                ((unsigned int) 0x0 &lt;&lt;  4) // (TCB) TCLK2 connected to XC2</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC2XC2S_NONE                 ((unsigned int) 0x1 &lt;&lt;  4) // (TCB) None signal connected to XC2</span>
<a name="l01226"></a>01226 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC2XC2S_TIOA0                ((unsigned int) 0x2 &lt;&lt;  4) // (TCB) TIOA0 connected to XC2</span>
<a name="l01227"></a>01227 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_TCB_TC2XC2S_TIOA1                ((unsigned int) 0x3 &lt;&lt;  4) // (TCB) TIOA2 connected to XC2</span>
<a name="l01228"></a>01228 <span class="preprocessor"></span>
<a name="l01229"></a>01229 <span class="comment">// *****************************************************************************</span>
<a name="l01230"></a>01230 <span class="comment">//              SOFTWARE API DEFINITION  FOR PWMC Channel Interface</span>
<a name="l01231"></a>01231 <span class="comment">// *****************************************************************************</span>
<a name="l01232"></a>01232 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_PWMC_CH {
<a name="l01233"></a>01233         AT91_REG         PWMC_CMR;      <span class="comment">// Channel Mode Register</span>
<a name="l01234"></a>01234         AT91_REG         PWMC_CDTYR;    <span class="comment">// Channel Duty Cycle Register</span>
<a name="l01235"></a>01235         AT91_REG         PWMC_CPRDR;    <span class="comment">// Channel Period Register</span>
<a name="l01236"></a>01236         AT91_REG         PWMC_CCNTR;    <span class="comment">// Channel Counter Register</span>
<a name="l01237"></a>01237         AT91_REG         PWMC_CUPDR;    <span class="comment">// Channel Update Register</span>
<a name="l01238"></a>01238         AT91_REG         PWMC_Reserved[3];      <span class="comment">// Reserved</span>
<a name="l01239"></a>01239 } AT91S_PWMC_CH, *AT91PS_PWMC_CH;
<a name="l01240"></a>01240 
<a name="l01241"></a>01241 <span class="comment">// -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register -------- </span>
<a name="l01242"></a>01242 <span class="preprocessor">#define AT91C_PWMC_CPRE       ((unsigned int) 0xF &lt;&lt;  0) // (PWMC_CH) Channel Pre-scaler : PWMC_CLKx</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PWMC_CPRE_MCK                  ((unsigned int) 0x0) // (PWMC_CH) </span>
<a name="l01244"></a>01244 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PWMC_CPRE_MCKA                 ((unsigned int) 0xB) // (PWMC_CH) </span>
<a name="l01245"></a>01245 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PWMC_CPRE_MCKB                 ((unsigned int) 0xC) // (PWMC_CH) </span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CALG       ((unsigned int) 0x1 &lt;&lt;  8) // (PWMC_CH) Channel Alignment</span>
<a name="l01247"></a>01247 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CPOL       ((unsigned int) 0x1 &lt;&lt;  9) // (PWMC_CH) Channel Polarity</span>
<a name="l01248"></a>01248 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CPD        ((unsigned int) 0x1 &lt;&lt; 10) // (PWMC_CH) Channel Update Period</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span><span class="comment">// -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register -------- </span>
<a name="l01250"></a>01250 <span class="preprocessor">#define AT91C_PWMC_CDTY       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Duty Cycle</span>
<a name="l01251"></a>01251 <span class="preprocessor"></span><span class="comment">// -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register -------- </span>
<a name="l01252"></a>01252 <span class="preprocessor">#define AT91C_PWMC_CPRD       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Period</span>
<a name="l01253"></a>01253 <span class="preprocessor"></span><span class="comment">// -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register -------- </span>
<a name="l01254"></a>01254 <span class="preprocessor">#define AT91C_PWMC_CCNT       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Counter</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span><span class="comment">// -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register -------- </span>
<a name="l01256"></a>01256 <span class="preprocessor">#define AT91C_PWMC_CUPD       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Update</span>
<a name="l01257"></a>01257 <span class="preprocessor"></span>
<a name="l01258"></a>01258 <span class="comment">// *****************************************************************************</span>
<a name="l01259"></a>01259 <span class="comment">//              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface</span>
<a name="l01260"></a>01260 <span class="comment">// *****************************************************************************</span>
<a name="l01261"></a>01261 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_PWMC {
<a name="l01262"></a>01262         AT91_REG         PWMC_MR;       <span class="comment">// PWMC Mode Register</span>
<a name="l01263"></a>01263         AT91_REG         PWMC_ENA;      <span class="comment">// PWMC Enable Register</span>
<a name="l01264"></a>01264         AT91_REG         PWMC_DIS;      <span class="comment">// PWMC Disable Register</span>
<a name="l01265"></a>01265         AT91_REG         PWMC_SR;       <span class="comment">// PWMC Status Register</span>
<a name="l01266"></a>01266         AT91_REG         PWMC_IER;      <span class="comment">// PWMC Interrupt Enable Register</span>
<a name="l01267"></a>01267         AT91_REG         PWMC_IDR;      <span class="comment">// PWMC Interrupt Disable Register</span>
<a name="l01268"></a>01268         AT91_REG         PWMC_IMR;      <span class="comment">// PWMC Interrupt Mask Register</span>
<a name="l01269"></a>01269         AT91_REG         PWMC_ISR;      <span class="comment">// PWMC Interrupt Status Register</span>
<a name="l01270"></a>01270         AT91_REG         Reserved0[55];         <span class="comment">// </span>
<a name="l01271"></a>01271         AT91_REG         PWMC_VR;       <span class="comment">// PWMC Version Register</span>
<a name="l01272"></a>01272         AT91_REG         Reserved1[64];         <span class="comment">// </span>
<a name="l01273"></a>01273         AT91S_PWMC_CH    PWMC_CH[32];   <span class="comment">// PWMC Channel 0</span>
<a name="l01274"></a>01274 } AT91S_PWMC, *AT91PS_PWMC;
<a name="l01275"></a>01275 
<a name="l01276"></a>01276 <span class="comment">// -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register -------- </span>
<a name="l01277"></a>01277 <span class="preprocessor">#define AT91C_PWMC_DIVA       ((unsigned int) 0xFF &lt;&lt;  0) // (PWMC) CLKA divide factor.</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_PREA       ((unsigned int) 0xF &lt;&lt;  8) // (PWMC) Divider Input Clock Prescaler A</span>
<a name="l01279"></a>01279 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PWMC_PREA_MCK                  ((unsigned int) 0x0 &lt;&lt;  8) // (PWMC) </span>
<a name="l01280"></a>01280 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_DIVB       ((unsigned int) 0xFF &lt;&lt; 16) // (PWMC) CLKB divide factor.</span>
<a name="l01281"></a>01281 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_PREB       ((unsigned int) 0xF &lt;&lt; 24) // (PWMC) Divider Input Clock Prescaler B</span>
<a name="l01282"></a>01282 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_PWMC_PREB_MCK                  ((unsigned int) 0x0 &lt;&lt; 24) // (PWMC) </span>
<a name="l01283"></a>01283 <span class="preprocessor"></span><span class="comment">// -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register -------- </span>
<a name="l01284"></a>01284 <span class="preprocessor">#define AT91C_PWMC_CHID0      ((unsigned int) 0x1 &lt;&lt;  0) // (PWMC) Channel ID 0</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID1      ((unsigned int) 0x1 &lt;&lt;  1) // (PWMC) Channel ID 1</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID2      ((unsigned int) 0x1 &lt;&lt;  2) // (PWMC) Channel ID 2</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID3      ((unsigned int) 0x1 &lt;&lt;  3) // (PWMC) Channel ID 3</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID4      ((unsigned int) 0x1 &lt;&lt;  4) // (PWMC) Channel ID 4</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID5      ((unsigned int) 0x1 &lt;&lt;  5) // (PWMC) Channel ID 5</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID6      ((unsigned int) 0x1 &lt;&lt;  6) // (PWMC) Channel ID 6</span>
<a name="l01291"></a>01291 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CHID7      ((unsigned int) 0x1 &lt;&lt;  7) // (PWMC) Channel ID 7</span>
<a name="l01292"></a>01292 <span class="preprocessor"></span><span class="comment">// -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register -------- </span>
<a name="l01293"></a>01293 <span class="comment">// -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register -------- </span>
<a name="l01294"></a>01294 <span class="comment">// -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -------- </span>
<a name="l01295"></a>01295 <span class="comment">// -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -------- </span>
<a name="l01296"></a>01296 <span class="comment">// -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -------- </span>
<a name="l01297"></a>01297 <span class="comment">// -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -------- </span>
<a name="l01298"></a>01298 
<a name="l01299"></a>01299 <span class="comment">// *****************************************************************************</span>
<a name="l01300"></a>01300 <span class="comment">//              SOFTWARE API DEFINITION  FOR USB Device Interface</span>
<a name="l01301"></a>01301 <span class="comment">// *****************************************************************************</span>
<a name="l01302"></a>01302 <span class="keyword">typedef</span> <span class="keyword">struct </span>_AT91S_UDP {
<a name="l01303"></a>01303         AT91_REG         UDP_NUM;       <span class="comment">// Frame Number Register</span>
<a name="l01304"></a>01304         AT91_REG         UDP_GLBSTATE;  <span class="comment">// Global State Register</span>
<a name="l01305"></a>01305         AT91_REG         UDP_FADDR;     <span class="comment">// Function Address Register</span>
<a name="l01306"></a>01306         AT91_REG         Reserved0[1];  <span class="comment">// </span>
<a name="l01307"></a>01307         AT91_REG         UDP_IER;       <span class="comment">// Interrupt Enable Register</span>
<a name="l01308"></a>01308         AT91_REG         UDP_IDR;       <span class="comment">// Interrupt Disable Register</span>
<a name="l01309"></a>01309         AT91_REG         UDP_IMR;       <span class="comment">// Interrupt Mask Register</span>
<a name="l01310"></a>01310         AT91_REG         UDP_ISR;       <span class="comment">// Interrupt Status Register</span>
<a name="l01311"></a>01311         AT91_REG         UDP_ICR;       <span class="comment">// Interrupt Clear Register</span>
<a name="l01312"></a>01312         AT91_REG         Reserved1[1];  <span class="comment">// </span>
<a name="l01313"></a>01313         AT91_REG         UDP_RSTEP;     <span class="comment">// Reset Endpoint Register</span>
<a name="l01314"></a>01314         AT91_REG         Reserved2[1];  <span class="comment">// </span>
<a name="l01315"></a>01315         AT91_REG         UDP_CSR[8];    <span class="comment">// Endpoint Control and Status Register</span>
<a name="l01316"></a>01316         AT91_REG         UDP_FDR[8];    <span class="comment">// Endpoint FIFO Data Register</span>
<a name="l01317"></a>01317         AT91_REG         Reserved3[1];  <span class="comment">// </span>
<a name="l01318"></a>01318         AT91_REG         UDP_TXVC;      <span class="comment">// Transceiver Control Register</span>
<a name="l01319"></a>01319 } AT91S_UDP, *AT91PS_UDP;
<a name="l01320"></a>01320 
<a name="l01321"></a>01321 <span class="comment">// -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register -------- </span>
<a name="l01322"></a>01322 <span class="preprocessor">#define AT91C_UDP_FRM_NUM     ((unsigned int) 0x7FF &lt;&lt;  0) // (UDP) Frame Number as Defined in the Packet Field Formats</span>
<a name="l01323"></a>01323 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_FRM_ERR     ((unsigned int) 0x1 &lt;&lt; 16) // (UDP) Frame Error</span>
<a name="l01324"></a>01324 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_FRM_OK      ((unsigned int) 0x1 &lt;&lt; 17) // (UDP) Frame OK</span>
<a name="l01325"></a>01325 <span class="preprocessor"></span><span class="comment">// -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register -------- </span>
<a name="l01326"></a>01326 <span class="preprocessor">#define AT91C_UDP_FADDEN      ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Function Address Enable</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_CONFG       ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Configured</span>
<a name="l01328"></a>01328 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_ESR         ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Enable Send Resume</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RSMINPR     ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) A Resume Has Been Sent to the Host</span>
<a name="l01330"></a>01330 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RMWUPE      ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Remote Wake Up Enable</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span><span class="comment">// -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register -------- </span>
<a name="l01332"></a>01332 <span class="preprocessor">#define AT91C_UDP_FADD        ((unsigned int) 0xFF &lt;&lt;  0) // (UDP) Function Address Value</span>
<a name="l01333"></a>01333 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_FEN         ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) Function Enable</span>
<a name="l01334"></a>01334 <span class="preprocessor"></span><span class="comment">// -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register -------- </span>
<a name="l01335"></a>01335 <span class="preprocessor">#define AT91C_UDP_EPINT0      ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Endpoint 0 Interrupt</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT1      ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Endpoint 0 Interrupt</span>
<a name="l01337"></a>01337 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT2      ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Endpoint 2 Interrupt</span>
<a name="l01338"></a>01338 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT3      ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) Endpoint 3 Interrupt</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT4      ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Endpoint 4 Interrupt</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT5      ((unsigned int) 0x1 &lt;&lt;  5) // (UDP) Endpoint 5 Interrupt</span>
<a name="l01341"></a>01341 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT6      ((unsigned int) 0x1 &lt;&lt;  6) // (UDP) Endpoint 6 Interrupt</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPINT7      ((unsigned int) 0x1 &lt;&lt;  7) // (UDP) Endpoint 7 Interrupt</span>
<a name="l01343"></a>01343 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RXSUSP      ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) USB Suspend Interrupt</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RXRSM       ((unsigned int) 0x1 &lt;&lt;  9) // (UDP) USB Resume Interrupt</span>
<a name="l01345"></a>01345 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EXTRSM      ((unsigned int) 0x1 &lt;&lt; 10) // (UDP) USB External Resume Interrupt</span>
<a name="l01346"></a>01346 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_SOFINT      ((unsigned int) 0x1 &lt;&lt; 11) // (UDP) USB Start Of frame Interrupt</span>
<a name="l01347"></a>01347 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_WAKEUP      ((unsigned int) 0x1 &lt;&lt; 13) // (UDP) USB Resume Interrupt</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span><span class="comment">// -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register -------- </span>
<a name="l01349"></a>01349 <span class="comment">// -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register -------- </span>
<a name="l01350"></a>01350 <span class="comment">// -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register -------- </span>
<a name="l01351"></a>01351 <span class="preprocessor">#define AT91C_UDP_ENDBUSRES   ((unsigned int) 0x1 &lt;&lt; 12) // (UDP) USB End Of Bus Reset Interrupt</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span><span class="comment">// -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register -------- </span>
<a name="l01353"></a>01353 <span class="comment">// -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register -------- </span>
<a name="l01354"></a>01354 <span class="preprocessor">#define AT91C_UDP_EP0         ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Reset Endpoint 0</span>
<a name="l01355"></a>01355 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP1         ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Reset Endpoint 1</span>
<a name="l01356"></a>01356 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP2         ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Reset Endpoint 2</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP3         ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) Reset Endpoint 3</span>
<a name="l01358"></a>01358 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP4         ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Reset Endpoint 4</span>
<a name="l01359"></a>01359 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP5         ((unsigned int) 0x1 &lt;&lt;  5) // (UDP) Reset Endpoint 5</span>
<a name="l01360"></a>01360 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP6         ((unsigned int) 0x1 &lt;&lt;  6) // (UDP) Reset Endpoint 6</span>
<a name="l01361"></a>01361 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EP7         ((unsigned int) 0x1 &lt;&lt;  7) // (UDP) Reset Endpoint 7</span>
<a name="l01362"></a>01362 <span class="preprocessor"></span><span class="comment">// -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register -------- </span>
<a name="l01363"></a>01363 <span class="preprocessor">#define AT91C_UDP_TXCOMP      ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Generates an IN packet with data previously written in the DPR</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RX_DATA_BK0 ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Receive Data Bank 0</span>
<a name="l01365"></a>01365 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RXSETUP     ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Sends STALL to the Host (Control endpoints)</span>
<a name="l01366"></a>01366 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_ISOERROR    ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) Isochronous error (Isochronous endpoints)</span>
<a name="l01367"></a>01367 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_TXPKTRDY    ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Transmit Packet Ready</span>
<a name="l01368"></a>01368 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_FORCESTALL  ((unsigned int) 0x1 &lt;&lt;  5) // (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints).</span>
<a name="l01369"></a>01369 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RX_DATA_BK1 ((unsigned int) 0x1 &lt;&lt;  6) // (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes).</span>
<a name="l01370"></a>01370 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_DIR         ((unsigned int) 0x1 &lt;&lt;  7) // (UDP) Transfer Direction</span>
<a name="l01371"></a>01371 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPTYPE      ((unsigned int) 0x7 &lt;&lt;  8) // (UDP) Endpoint type</span>
<a name="l01372"></a>01372 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_CTRL                 ((unsigned int) 0x0 &lt;&lt;  8) // (UDP) Control</span>
<a name="l01373"></a>01373 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_ISO_OUT              ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) Isochronous OUT</span>
<a name="l01374"></a>01374 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_BULK_OUT             ((unsigned int) 0x2 &lt;&lt;  8) // (UDP) Bulk OUT</span>
<a name="l01375"></a>01375 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_INT_OUT              ((unsigned int) 0x3 &lt;&lt;  8) // (UDP) Interrupt OUT</span>
<a name="l01376"></a>01376 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_ISO_IN               ((unsigned int) 0x5 &lt;&lt;  8) // (UDP) Isochronous IN</span>
<a name="l01377"></a>01377 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_BULK_IN              ((unsigned int) 0x6 &lt;&lt;  8) // (UDP) Bulk IN</span>
<a name="l01378"></a>01378 <span class="preprocessor"></span><span class="preprocessor">#define         AT91C_UDP_EPTYPE_INT_IN               ((unsigned int) 0x7 &lt;&lt;  8) // (UDP) Interrupt IN</span>
<a name="l01379"></a>01379 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_DTGLE       ((unsigned int) 0x1 &lt;&lt; 11) // (UDP) Data Toggle</span>
<a name="l01380"></a>01380 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_EPEDS       ((unsigned int) 0x1 &lt;&lt; 15) // (UDP) Endpoint Enable Disable</span>
<a name="l01381"></a>01381 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RXBYTECNT   ((unsigned int) 0x7FF &lt;&lt; 16) // (UDP) Number Of Bytes Available in the FIFO</span>
<a name="l01382"></a>01382 <span class="preprocessor"></span><span class="comment">// -------- UDP_TXVC : (UDP Offset: 0x74) Transceiver Control Register -------- </span>
<a name="l01383"></a>01383 <span class="preprocessor">#define AT91C_UDP_TXVDIS      ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) </span>
<a name="l01384"></a>01384 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_PUON        ((unsigned int) 0x1 &lt;&lt;  9) // (UDP) Pull-up ON</span>
<a name="l01385"></a>01385 <span class="preprocessor"></span>
<a name="l01386"></a>01386 <span class="comment">// *****************************************************************************</span>
<a name="l01387"></a>01387 <span class="comment">//               REGISTER ADDRESS DEFINITION FOR AT91SAM7S64</span>
<a name="l01388"></a>01388 <span class="comment">// *****************************************************************************</span>
<a name="l01389"></a>01389 <span class="comment">// ========== Register definition for SYS peripheral ========== </span>
<a name="l01390"></a>01390 <span class="comment">// ========== Register definition for AIC peripheral ========== </span>
<a name="l01391"></a>01391 <span class="preprocessor">#define AT91C_AIC_IVR   ((AT91_REG *)   0xFFFFF100) // (AIC) IRQ Vector Register</span>
<a name="l01392"></a>01392 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_SMR   ((AT91_REG *)   0xFFFFF000) // (AIC) Source Mode Register</span>
<a name="l01393"></a>01393 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_FVR   ((AT91_REG *)   0xFFFFF104) // (AIC) FIQ Vector Register</span>
<a name="l01394"></a>01394 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_DCR   ((AT91_REG *)   0xFFFFF138) // (AIC) Debug Control Register (Protect)</span>
<a name="l01395"></a>01395 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_EOICR ((AT91_REG *)   0xFFFFF130) // (AIC) End of Interrupt Command Register</span>
<a name="l01396"></a>01396 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_SVR   ((AT91_REG *)   0xFFFFF080) // (AIC) Source Vector Register</span>
<a name="l01397"></a>01397 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_FFSR  ((AT91_REG *)   0xFFFFF148) // (AIC) Fast Forcing Status Register</span>
<a name="l01398"></a>01398 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_ICCR  ((AT91_REG *)   0xFFFFF128) // (AIC) Interrupt Clear Command Register</span>
<a name="l01399"></a>01399 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_ISR   ((AT91_REG *)   0xFFFFF108) // (AIC) Interrupt Status Register</span>
<a name="l01400"></a>01400 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_IMR   ((AT91_REG *)   0xFFFFF110) // (AIC) Interrupt Mask Register</span>
<a name="l01401"></a>01401 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_IPR   ((AT91_REG *)   0xFFFFF10C) // (AIC) Interrupt Pending Register</span>
<a name="l01402"></a>01402 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_FFER  ((AT91_REG *)   0xFFFFF140) // (AIC) Fast Forcing Enable Register</span>
<a name="l01403"></a>01403 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_IECR  ((AT91_REG *)   0xFFFFF120) // (AIC) Interrupt Enable Command Register</span>
<a name="l01404"></a>01404 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_ISCR  ((AT91_REG *)   0xFFFFF12C) // (AIC) Interrupt Set Command Register</span>
<a name="l01405"></a>01405 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_FFDR  ((AT91_REG *)   0xFFFFF144) // (AIC) Fast Forcing Disable Register</span>
<a name="l01406"></a>01406 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_CISR  ((AT91_REG *)   0xFFFFF114) // (AIC) Core Interrupt Status Register</span>
<a name="l01407"></a>01407 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_IDCR  ((AT91_REG *)   0xFFFFF124) // (AIC) Interrupt Disable Command Register</span>
<a name="l01408"></a>01408 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_AIC_SPU   ((AT91_REG *)   0xFFFFF134) // (AIC) Spurious Vector Register</span>
<a name="l01409"></a>01409 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PDC_DBGU peripheral ========== </span>
<a name="l01410"></a>01410 <span class="preprocessor">#define AT91C_DBGU_TCR  ((AT91_REG *)   0xFFFFF30C) // (PDC_DBGU) Transmit Counter Register</span>
<a name="l01411"></a>01411 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_RNPR ((AT91_REG *)   0xFFFFF310) // (PDC_DBGU) Receive Next Pointer Register</span>
<a name="l01412"></a>01412 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_TNPR ((AT91_REG *)   0xFFFFF318) // (PDC_DBGU) Transmit Next Pointer Register</span>
<a name="l01413"></a>01413 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_TPR  ((AT91_REG *)   0xFFFFF308) // (PDC_DBGU) Transmit Pointer Register</span>
<a name="l01414"></a>01414 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_RPR  ((AT91_REG *)   0xFFFFF300) // (PDC_DBGU) Receive Pointer Register</span>
<a name="l01415"></a>01415 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_RCR  ((AT91_REG *)   0xFFFFF304) // (PDC_DBGU) Receive Counter Register</span>
<a name="l01416"></a>01416 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_RNCR ((AT91_REG *)   0xFFFFF314) // (PDC_DBGU) Receive Next Counter Register</span>
<a name="l01417"></a>01417 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_PTCR ((AT91_REG *)   0xFFFFF320) // (PDC_DBGU) PDC Transfer Control Register</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_PTSR ((AT91_REG *)   0xFFFFF324) // (PDC_DBGU) PDC Transfer Status Register</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_TNCR ((AT91_REG *)   0xFFFFF31C) // (PDC_DBGU) Transmit Next Counter Register</span>
<a name="l01420"></a>01420 <span class="preprocessor"></span><span class="comment">// ========== Register definition for DBGU peripheral ========== </span>
<a name="l01421"></a>01421 <span class="preprocessor">#define AT91C_DBGU_EXID ((AT91_REG *)   0xFFFFF244) // (DBGU) Chip ID Extension Register</span>
<a name="l01422"></a>01422 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_BRGR ((AT91_REG *)   0xFFFFF220) // (DBGU) Baud Rate Generator Register</span>
<a name="l01423"></a>01423 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_IDR  ((AT91_REG *)   0xFFFFF20C) // (DBGU) Interrupt Disable Register</span>
<a name="l01424"></a>01424 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_CSR  ((AT91_REG *)   0xFFFFF214) // (DBGU) Channel Status Register</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_CIDR ((AT91_REG *)   0xFFFFF240) // (DBGU) Chip ID Register</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_MR   ((AT91_REG *)   0xFFFFF204) // (DBGU) Mode Register</span>
<a name="l01427"></a>01427 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_IMR  ((AT91_REG *)   0xFFFFF210) // (DBGU) Interrupt Mask Register</span>
<a name="l01428"></a>01428 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_CR   ((AT91_REG *)   0xFFFFF200) // (DBGU) Control Register</span>
<a name="l01429"></a>01429 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_FNTR ((AT91_REG *)   0xFFFFF248) // (DBGU) Force NTRST Register</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_THR  ((AT91_REG *)   0xFFFFF21C) // (DBGU) Transmitter Holding Register</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_RHR  ((AT91_REG *)   0xFFFFF218) // (DBGU) Receiver Holding Register</span>
<a name="l01432"></a>01432 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_DBGU_IER  ((AT91_REG *)   0xFFFFF208) // (DBGU) Interrupt Enable Register</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PIOA peripheral ========== </span>
<a name="l01434"></a>01434 <span class="preprocessor">#define AT91C_PIOA_ODR  ((AT91_REG *)   0xFFFFF414) // (PIOA) Output Disable Registerr</span>
<a name="l01435"></a>01435 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_SODR ((AT91_REG *)   0xFFFFF430) // (PIOA) Set Output Data Register</span>
<a name="l01436"></a>01436 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_ISR  ((AT91_REG *)   0xFFFFF44C) // (PIOA) Interrupt Status Register</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_ABSR ((AT91_REG *)   0xFFFFF478) // (PIOA) AB Select Status Register</span>
<a name="l01438"></a>01438 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_IER  ((AT91_REG *)   0xFFFFF440) // (PIOA) Interrupt Enable Register</span>
<a name="l01439"></a>01439 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PPUDR ((AT91_REG *)  0xFFFFF460) // (PIOA) Pull-up Disable Register</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_IMR  ((AT91_REG *)   0xFFFFF448) // (PIOA) Interrupt Mask Register</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PER  ((AT91_REG *)   0xFFFFF400) // (PIOA) PIO Enable Register</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_IFDR ((AT91_REG *)   0xFFFFF424) // (PIOA) Input Filter Disable Register</span>
<a name="l01443"></a>01443 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_OWDR ((AT91_REG *)   0xFFFFF4A4) // (PIOA) Output Write Disable Register</span>
<a name="l01444"></a>01444 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_MDSR ((AT91_REG *)   0xFFFFF458) // (PIOA) Multi-driver Status Register</span>
<a name="l01445"></a>01445 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_IDR  ((AT91_REG *)   0xFFFFF444) // (PIOA) Interrupt Disable Register</span>
<a name="l01446"></a>01446 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_ODSR ((AT91_REG *)   0xFFFFF438) // (PIOA) Output Data Status Register</span>
<a name="l01447"></a>01447 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PPUSR ((AT91_REG *)  0xFFFFF468) // (PIOA) Pull-up Status Register</span>
<a name="l01448"></a>01448 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_OWSR ((AT91_REG *)   0xFFFFF4A8) // (PIOA) Output Write Status Register</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_BSR  ((AT91_REG *)   0xFFFFF474) // (PIOA) Select B Register</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_OWER ((AT91_REG *)   0xFFFFF4A0) // (PIOA) Output Write Enable Register</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_IFER ((AT91_REG *)   0xFFFFF420) // (PIOA) Input Filter Enable Register</span>
<a name="l01452"></a>01452 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PDSR ((AT91_REG *)   0xFFFFF43C) // (PIOA) Pin Data Status Register</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PPUER ((AT91_REG *)  0xFFFFF464) // (PIOA) Pull-up Enable Register</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_OSR  ((AT91_REG *)   0xFFFFF418) // (PIOA) Output Status Register</span>
<a name="l01455"></a>01455 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_ASR  ((AT91_REG *)   0xFFFFF470) // (PIOA) Select A Register</span>
<a name="l01456"></a>01456 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_MDDR ((AT91_REG *)   0xFFFFF454) // (PIOA) Multi-driver Disable Register</span>
<a name="l01457"></a>01457 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_CODR ((AT91_REG *)   0xFFFFF434) // (PIOA) Clear Output Data Register</span>
<a name="l01458"></a>01458 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_MDER ((AT91_REG *)   0xFFFFF450) // (PIOA) Multi-driver Enable Register</span>
<a name="l01459"></a>01459 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PDR  ((AT91_REG *)   0xFFFFF404) // (PIOA) PIO Disable Register</span>
<a name="l01460"></a>01460 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_IFSR ((AT91_REG *)   0xFFFFF428) // (PIOA) Input Filter Status Register</span>
<a name="l01461"></a>01461 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_OER  ((AT91_REG *)   0xFFFFF410) // (PIOA) Output Enable Register</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIOA_PSR  ((AT91_REG *)   0xFFFFF408) // (PIOA) PIO Status Register</span>
<a name="l01463"></a>01463 <span class="preprocessor"></span><span class="comment">// ========== Register definition for CKGR peripheral ========== </span>
<a name="l01464"></a>01464 <span class="preprocessor">#define AT91C_CKGR_MOR  ((AT91_REG *)   0xFFFFFC20) // (CKGR) Main Oscillator Register</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_PLLR ((AT91_REG *)   0xFFFFFC2C) // (CKGR) PLL Register</span>
<a name="l01466"></a>01466 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_CKGR_MCFR ((AT91_REG *)   0xFFFFFC24) // (CKGR) Main Clock  Frequency Register</span>
<a name="l01467"></a>01467 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PMC peripheral ========== </span>
<a name="l01468"></a>01468 <span class="preprocessor">#define AT91C_PMC_IDR   ((AT91_REG *)   0xFFFFFC64) // (PMC) Interrupt Disable Register</span>
<a name="l01469"></a>01469 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_MOR   ((AT91_REG *)   0xFFFFFC20) // (PMC) Main Oscillator Register</span>
<a name="l01470"></a>01470 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PLLR  ((AT91_REG *)   0xFFFFFC2C) // (PMC) PLL Register</span>
<a name="l01471"></a>01471 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCER  ((AT91_REG *)   0xFFFFFC10) // (PMC) Peripheral Clock Enable Register</span>
<a name="l01472"></a>01472 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCKR  ((AT91_REG *)   0xFFFFFC40) // (PMC) Programmable Clock Register</span>
<a name="l01473"></a>01473 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_MCKR  ((AT91_REG *)   0xFFFFFC30) // (PMC) Master Clock Register</span>
<a name="l01474"></a>01474 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_SCDR  ((AT91_REG *)   0xFFFFFC04) // (PMC) System Clock Disable Register</span>
<a name="l01475"></a>01475 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCDR  ((AT91_REG *)   0xFFFFFC14) // (PMC) Peripheral Clock Disable Register</span>
<a name="l01476"></a>01476 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_SCSR  ((AT91_REG *)   0xFFFFFC08) // (PMC) System Clock Status Register</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_PCSR  ((AT91_REG *)   0xFFFFFC18) // (PMC) Peripheral Clock Status Register</span>
<a name="l01478"></a>01478 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_MCFR  ((AT91_REG *)   0xFFFFFC24) // (PMC) Main Clock  Frequency Register</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_SCER  ((AT91_REG *)   0xFFFFFC00) // (PMC) System Clock Enable Register</span>
<a name="l01480"></a>01480 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_IMR   ((AT91_REG *)   0xFFFFFC6C) // (PMC) Interrupt Mask Register</span>
<a name="l01481"></a>01481 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_IER   ((AT91_REG *)   0xFFFFFC60) // (PMC) Interrupt Enable Register</span>
<a name="l01482"></a>01482 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PMC_SR    ((AT91_REG *)   0xFFFFFC68) // (PMC) Status Register</span>
<a name="l01483"></a>01483 <span class="preprocessor"></span><span class="comment">// ========== Register definition for RSTC peripheral ========== </span>
<a name="l01484"></a>01484 <span class="preprocessor">#define AT91C_RSTC_RCR  ((AT91_REG *)   0xFFFFFD00) // (RSTC) Reset Control Register</span>
<a name="l01485"></a>01485 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_RMR  ((AT91_REG *)   0xFFFFFD08) // (RSTC) Reset Mode Register</span>
<a name="l01486"></a>01486 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RSTC_RSR  ((AT91_REG *)   0xFFFFFD04) // (RSTC) Reset Status Register</span>
<a name="l01487"></a>01487 <span class="preprocessor"></span><span class="comment">// ========== Register definition for RTTC peripheral ========== </span>
<a name="l01488"></a>01488 <span class="preprocessor">#define AT91C_RTTC_RTSR ((AT91_REG *)   0xFFFFFD2C) // (RTTC) Real-time Status Register</span>
<a name="l01489"></a>01489 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_RTMR ((AT91_REG *)   0xFFFFFD20) // (RTTC) Real-time Mode Register</span>
<a name="l01490"></a>01490 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_RTVR ((AT91_REG *)   0xFFFFFD28) // (RTTC) Real-time Value Register</span>
<a name="l01491"></a>01491 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_RTTC_RTAR ((AT91_REG *)   0xFFFFFD24) // (RTTC) Real-time Alarm Register</span>
<a name="l01492"></a>01492 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PITC peripheral ========== </span>
<a name="l01493"></a>01493 <span class="preprocessor">#define AT91C_PITC_PIVR ((AT91_REG *)   0xFFFFFD38) // (PITC) Period Interval Value Register</span>
<a name="l01494"></a>01494 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PITC_PISR ((AT91_REG *)   0xFFFFFD34) // (PITC) Period Interval Status Register</span>
<a name="l01495"></a>01495 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PITC_PIIR ((AT91_REG *)   0xFFFFFD3C) // (PITC) Period Interval Image Register</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PITC_PIMR ((AT91_REG *)   0xFFFFFD30) // (PITC) Period Interval Mode Register</span>
<a name="l01497"></a>01497 <span class="preprocessor"></span><span class="comment">// ========== Register definition for WDTC peripheral ========== </span>
<a name="l01498"></a>01498 <span class="preprocessor">#define AT91C_WDTC_WDCR ((AT91_REG *)   0xFFFFFD40) // (WDTC) Watchdog Control Register</span>
<a name="l01499"></a>01499 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDSR ((AT91_REG *)   0xFFFFFD48) // (WDTC) Watchdog Status Register</span>
<a name="l01500"></a>01500 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_WDTC_WDMR ((AT91_REG *)   0xFFFFFD44) // (WDTC) Watchdog Mode Register</span>
<a name="l01501"></a>01501 <span class="preprocessor"></span><span class="comment">// ========== Register definition for VREG peripheral ========== </span>
<a name="l01502"></a>01502 <span class="preprocessor">#define AT91C_VREG_MR   ((AT91_REG *)   0xFFFFFD60) // (VREG) Voltage Regulator Mode Register</span>
<a name="l01503"></a>01503 <span class="preprocessor"></span><span class="comment">// ========== Register definition for MC peripheral ========== </span>
<a name="l01504"></a>01504 <span class="preprocessor">#define AT91C_MC_ASR    ((AT91_REG *)   0xFFFFFF04) // (MC) MC Abort Status Register</span>
<a name="l01505"></a>01505 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_RCR    ((AT91_REG *)   0xFFFFFF00) // (MC) MC Remap Control Register</span>
<a name="l01506"></a>01506 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_FCR    ((AT91_REG *)   0xFFFFFF64) // (MC) MC Flash Command Register</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_AASR   ((AT91_REG *)   0xFFFFFF08) // (MC) MC Abort Address Status Register</span>
<a name="l01508"></a>01508 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_FSR    ((AT91_REG *)   0xFFFFFF68) // (MC) MC Flash Status Register</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_MC_FMR    ((AT91_REG *)   0xFFFFFF60) // (MC) MC Flash Mode Register</span>
<a name="l01510"></a>01510 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PDC_SPI peripheral ========== </span>
<a name="l01511"></a>01511 <span class="preprocessor">#define AT91C_SPI_PTCR  ((AT91_REG *)   0xFFFE0120) // (PDC_SPI) PDC Transfer Control Register</span>
<a name="l01512"></a>01512 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TPR   ((AT91_REG *)   0xFFFE0108) // (PDC_SPI) Transmit Pointer Register</span>
<a name="l01513"></a>01513 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TCR   ((AT91_REG *)   0xFFFE010C) // (PDC_SPI) Transmit Counter Register</span>
<a name="l01514"></a>01514 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RCR   ((AT91_REG *)   0xFFFE0104) // (PDC_SPI) Receive Counter Register</span>
<a name="l01515"></a>01515 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_PTSR  ((AT91_REG *)   0xFFFE0124) // (PDC_SPI) PDC Transfer Status Register</span>
<a name="l01516"></a>01516 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RNPR  ((AT91_REG *)   0xFFFE0110) // (PDC_SPI) Receive Next Pointer Register</span>
<a name="l01517"></a>01517 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RPR   ((AT91_REG *)   0xFFFE0100) // (PDC_SPI) Receive Pointer Register</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TNCR  ((AT91_REG *)   0xFFFE011C) // (PDC_SPI) Transmit Next Counter Register</span>
<a name="l01519"></a>01519 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RNCR  ((AT91_REG *)   0xFFFE0114) // (PDC_SPI) Receive Next Counter Register</span>
<a name="l01520"></a>01520 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TNPR  ((AT91_REG *)   0xFFFE0118) // (PDC_SPI) Transmit Next Pointer Register</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span><span class="comment">// ========== Register definition for SPI peripheral ========== </span>
<a name="l01522"></a>01522 <span class="preprocessor">#define AT91C_SPI_IER   ((AT91_REG *)   0xFFFE0014) // (SPI) Interrupt Enable Register</span>
<a name="l01523"></a>01523 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_SR    ((AT91_REG *)   0xFFFE0010) // (SPI) Status Register</span>
<a name="l01524"></a>01524 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_IDR   ((AT91_REG *)   0xFFFE0018) // (SPI) Interrupt Disable Register</span>
<a name="l01525"></a>01525 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_CR    ((AT91_REG *)   0xFFFE0000) // (SPI) Control Register</span>
<a name="l01526"></a>01526 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_MR    ((AT91_REG *)   0xFFFE0004) // (SPI) Mode Register</span>
<a name="l01527"></a>01527 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_IMR   ((AT91_REG *)   0xFFFE001C) // (SPI) Interrupt Mask Register</span>
<a name="l01528"></a>01528 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_TDR   ((AT91_REG *)   0xFFFE000C) // (SPI) Transmit Data Register</span>
<a name="l01529"></a>01529 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_RDR   ((AT91_REG *)   0xFFFE0008) // (SPI) Receive Data Register</span>
<a name="l01530"></a>01530 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SPI_CSR   ((AT91_REG *)   0xFFFE0030) // (SPI) Chip Select Register</span>
<a name="l01531"></a>01531 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PDC_ADC peripheral ========== </span>
<a name="l01532"></a>01532 <span class="preprocessor">#define AT91C_ADC_PTSR  ((AT91_REG *)   0xFFFD8124) // (PDC_ADC) PDC Transfer Status Register</span>
<a name="l01533"></a>01533 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_PTCR  ((AT91_REG *)   0xFFFD8120) // (PDC_ADC) PDC Transfer Control Register</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_TNPR  ((AT91_REG *)   0xFFFD8118) // (PDC_ADC) Transmit Next Pointer Register</span>
<a name="l01535"></a>01535 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_TNCR  ((AT91_REG *)   0xFFFD811C) // (PDC_ADC) Transmit Next Counter Register</span>
<a name="l01536"></a>01536 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_RNPR  ((AT91_REG *)   0xFFFD8110) // (PDC_ADC) Receive Next Pointer Register</span>
<a name="l01537"></a>01537 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_RNCR  ((AT91_REG *)   0xFFFD8114) // (PDC_ADC) Receive Next Counter Register</span>
<a name="l01538"></a>01538 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_RPR   ((AT91_REG *)   0xFFFD8100) // (PDC_ADC) Receive Pointer Register</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_TCR   ((AT91_REG *)   0xFFFD810C) // (PDC_ADC) Transmit Counter Register</span>
<a name="l01540"></a>01540 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_TPR   ((AT91_REG *)   0xFFFD8108) // (PDC_ADC) Transmit Pointer Register</span>
<a name="l01541"></a>01541 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_RCR   ((AT91_REG *)   0xFFFD8104) // (PDC_ADC) Receive Counter Register</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span><span class="comment">// ========== Register definition for ADC peripheral ========== </span>
<a name="l01543"></a>01543 <span class="preprocessor">#define AT91C_ADC_CDR2  ((AT91_REG *)   0xFFFD8038) // (ADC) ADC Channel Data Register 2</span>
<a name="l01544"></a>01544 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR3  ((AT91_REG *)   0xFFFD803C) // (ADC) ADC Channel Data Register 3</span>
<a name="l01545"></a>01545 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR0  ((AT91_REG *)   0xFFFD8030) // (ADC) ADC Channel Data Register 0</span>
<a name="l01546"></a>01546 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR5  ((AT91_REG *)   0xFFFD8044) // (ADC) ADC Channel Data Register 5</span>
<a name="l01547"></a>01547 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CHDR  ((AT91_REG *)   0xFFFD8014) // (ADC) ADC Channel Disable Register</span>
<a name="l01548"></a>01548 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_SR    ((AT91_REG *)   0xFFFD801C) // (ADC) ADC Status Register</span>
<a name="l01549"></a>01549 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR4  ((AT91_REG *)   0xFFFD8040) // (ADC) ADC Channel Data Register 4</span>
<a name="l01550"></a>01550 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR1  ((AT91_REG *)   0xFFFD8034) // (ADC) ADC Channel Data Register 1</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_LCDR  ((AT91_REG *)   0xFFFD8020) // (ADC) ADC Last Converted Data Register</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_IDR   ((AT91_REG *)   0xFFFD8028) // (ADC) ADC Interrupt Disable Register</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CR    ((AT91_REG *)   0xFFFD8000) // (ADC) ADC Control Register</span>
<a name="l01554"></a>01554 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR7  ((AT91_REG *)   0xFFFD804C) // (ADC) ADC Channel Data Register 7</span>
<a name="l01555"></a>01555 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CDR6  ((AT91_REG *)   0xFFFD8048) // (ADC) ADC Channel Data Register 6</span>
<a name="l01556"></a>01556 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_IER   ((AT91_REG *)   0xFFFD8024) // (ADC) ADC Interrupt Enable Register</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CHER  ((AT91_REG *)   0xFFFD8010) // (ADC) ADC Channel Enable Register</span>
<a name="l01558"></a>01558 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_CHSR  ((AT91_REG *)   0xFFFD8018) // (ADC) ADC Channel Status Register</span>
<a name="l01559"></a>01559 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_MR    ((AT91_REG *)   0xFFFD8004) // (ADC) ADC Mode Register</span>
<a name="l01560"></a>01560 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ADC_IMR   ((AT91_REG *)   0xFFFD802C) // (ADC) ADC Interrupt Mask Register</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PDC_SSC peripheral ========== </span>
<a name="l01562"></a>01562 <span class="preprocessor">#define AT91C_SSC_TNCR  ((AT91_REG *)   0xFFFD411C) // (PDC_SSC) Transmit Next Counter Register</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RPR   ((AT91_REG *)   0xFFFD4100) // (PDC_SSC) Receive Pointer Register</span>
<a name="l01564"></a>01564 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RNCR  ((AT91_REG *)   0xFFFD4114) // (PDC_SSC) Receive Next Counter Register</span>
<a name="l01565"></a>01565 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TPR   ((AT91_REG *)   0xFFFD4108) // (PDC_SSC) Transmit Pointer Register</span>
<a name="l01566"></a>01566 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_PTCR  ((AT91_REG *)   0xFFFD4120) // (PDC_SSC) PDC Transfer Control Register</span>
<a name="l01567"></a>01567 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TCR   ((AT91_REG *)   0xFFFD410C) // (PDC_SSC) Transmit Counter Register</span>
<a name="l01568"></a>01568 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RCR   ((AT91_REG *)   0xFFFD4104) // (PDC_SSC) Receive Counter Register</span>
<a name="l01569"></a>01569 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RNPR  ((AT91_REG *)   0xFFFD4110) // (PDC_SSC) Receive Next Pointer Register</span>
<a name="l01570"></a>01570 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TNPR  ((AT91_REG *)   0xFFFD4118) // (PDC_SSC) Transmit Next Pointer Register</span>
<a name="l01571"></a>01571 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_PTSR  ((AT91_REG *)   0xFFFD4124) // (PDC_SSC) PDC Transfer Status Register</span>
<a name="l01572"></a>01572 <span class="preprocessor"></span><span class="comment">// ========== Register definition for SSC peripheral ========== </span>
<a name="l01573"></a>01573 <span class="preprocessor">#define AT91C_SSC_RHR   ((AT91_REG *)   0xFFFD4020) // (SSC) Receive Holding Register</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RSHR  ((AT91_REG *)   0xFFFD4030) // (SSC) Receive Sync Holding Register</span>
<a name="l01575"></a>01575 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TFMR  ((AT91_REG *)   0xFFFD401C) // (SSC) Transmit Frame Mode Register</span>
<a name="l01576"></a>01576 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_IDR   ((AT91_REG *)   0xFFFD4048) // (SSC) Interrupt Disable Register</span>
<a name="l01577"></a>01577 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_THR   ((AT91_REG *)   0xFFFD4024) // (SSC) Transmit Holding Register</span>
<a name="l01578"></a>01578 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RCMR  ((AT91_REG *)   0xFFFD4010) // (SSC) Receive Clock ModeRegister</span>
<a name="l01579"></a>01579 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_IER   ((AT91_REG *)   0xFFFD4044) // (SSC) Interrupt Enable Register</span>
<a name="l01580"></a>01580 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TSHR  ((AT91_REG *)   0xFFFD4034) // (SSC) Transmit Sync Holding Register</span>
<a name="l01581"></a>01581 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_SR    ((AT91_REG *)   0xFFFD4040) // (SSC) Status Register</span>
<a name="l01582"></a>01582 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_CMR   ((AT91_REG *)   0xFFFD4004) // (SSC) Clock Mode Register</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_TCMR  ((AT91_REG *)   0xFFFD4018) // (SSC) Transmit Clock Mode Register</span>
<a name="l01584"></a>01584 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_CR    ((AT91_REG *)   0xFFFD4000) // (SSC) Control Register</span>
<a name="l01585"></a>01585 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_IMR   ((AT91_REG *)   0xFFFD404C) // (SSC) Interrupt Mask Register</span>
<a name="l01586"></a>01586 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_SSC_RFMR  ((AT91_REG *)   0xFFFD4014) // (SSC) Receive Frame Mode Register</span>
<a name="l01587"></a>01587 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PDC_US1 peripheral ========== </span>
<a name="l01588"></a>01588 <span class="preprocessor">#define AT91C_US1_RNCR  ((AT91_REG *)   0xFFFC4114) // (PDC_US1) Receive Next Counter Register</span>
<a name="l01589"></a>01589 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_PTCR  ((AT91_REG *)   0xFFFC4120) // (PDC_US1) PDC Transfer Control Register</span>
<a name="l01590"></a>01590 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_TCR   ((AT91_REG *)   0xFFFC410C) // (PDC_US1) Transmit Counter Register</span>
<a name="l01591"></a>01591 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_PTSR  ((AT91_REG *)   0xFFFC4124) // (PDC_US1) PDC Transfer Status Register</span>
<a name="l01592"></a>01592 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_TNPR  ((AT91_REG *)   0xFFFC4118) // (PDC_US1) Transmit Next Pointer Register</span>
<a name="l01593"></a>01593 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_RCR   ((AT91_REG *)   0xFFFC4104) // (PDC_US1) Receive Counter Register</span>
<a name="l01594"></a>01594 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_RNPR  ((AT91_REG *)   0xFFFC4110) // (PDC_US1) Receive Next Pointer Register</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_RPR   ((AT91_REG *)   0xFFFC4100) // (PDC_US1) Receive Pointer Register</span>
<a name="l01596"></a>01596 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_TNCR  ((AT91_REG *)   0xFFFC411C) // (PDC_US1) Transmit Next Counter Register</span>
<a name="l01597"></a>01597 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_TPR   ((AT91_REG *)   0xFFFC4108) // (PDC_US1) Transmit Pointer Register</span>
<a name="l01598"></a>01598 <span class="preprocessor"></span><span class="comment">// ========== Register definition for US1 peripheral ========== </span>
<a name="l01599"></a>01599 <span class="preprocessor">#define AT91C_US1_IF    ((AT91_REG *)   0xFFFC404C) // (US1) IRDA_FILTER Register</span>
<a name="l01600"></a>01600 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_NER   ((AT91_REG *)   0xFFFC4044) // (US1) Nb Errors Register</span>
<a name="l01601"></a>01601 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_RTOR  ((AT91_REG *)   0xFFFC4024) // (US1) Receiver Time-out Register</span>
<a name="l01602"></a>01602 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_CSR   ((AT91_REG *)   0xFFFC4014) // (US1) Channel Status Register</span>
<a name="l01603"></a>01603 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_IDR   ((AT91_REG *)   0xFFFC400C) // (US1) Interrupt Disable Register</span>
<a name="l01604"></a>01604 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_IER   ((AT91_REG *)   0xFFFC4008) // (US1) Interrupt Enable Register</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_THR   ((AT91_REG *)   0xFFFC401C) // (US1) Transmitter Holding Register</span>
<a name="l01606"></a>01606 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_TTGR  ((AT91_REG *)   0xFFFC4028) // (US1) Transmitter Time-guard Register</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_RHR   ((AT91_REG *)   0xFFFC4018) // (US1) Receiver Holding Register</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_BRGR  ((AT91_REG *)   0xFFFC4020) // (US1) Baud Rate Generator Register</span>
<a name="l01609"></a>01609 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_IMR   ((AT91_REG *)   0xFFFC4010) // (US1) Interrupt Mask Register</span>
<a name="l01610"></a>01610 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_FIDI  ((AT91_REG *)   0xFFFC4040) // (US1) FI_DI_Ratio Register</span>
<a name="l01611"></a>01611 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_CR    ((AT91_REG *)   0xFFFC4000) // (US1) Control Register</span>
<a name="l01612"></a>01612 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US1_MR    ((AT91_REG *)   0xFFFC4004) // (US1) Mode Register</span>
<a name="l01613"></a>01613 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PDC_US0 peripheral ========== </span>
<a name="l01614"></a>01614 <span class="preprocessor">#define AT91C_US0_TNPR  ((AT91_REG *)   0xFFFC0118) // (PDC_US0) Transmit Next Pointer Register</span>
<a name="l01615"></a>01615 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_RNPR  ((AT91_REG *)   0xFFFC0110) // (PDC_US0) Receive Next Pointer Register</span>
<a name="l01616"></a>01616 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_TCR   ((AT91_REG *)   0xFFFC010C) // (PDC_US0) Transmit Counter Register</span>
<a name="l01617"></a>01617 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_PTCR  ((AT91_REG *)   0xFFFC0120) // (PDC_US0) PDC Transfer Control Register</span>
<a name="l01618"></a>01618 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_PTSR  ((AT91_REG *)   0xFFFC0124) // (PDC_US0) PDC Transfer Status Register</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_TNCR  ((AT91_REG *)   0xFFFC011C) // (PDC_US0) Transmit Next Counter Register</span>
<a name="l01620"></a>01620 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_TPR   ((AT91_REG *)   0xFFFC0108) // (PDC_US0) Transmit Pointer Register</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_RCR   ((AT91_REG *)   0xFFFC0104) // (PDC_US0) Receive Counter Register</span>
<a name="l01622"></a>01622 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_RPR   ((AT91_REG *)   0xFFFC0100) // (PDC_US0) Receive Pointer Register</span>
<a name="l01623"></a>01623 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_RNCR  ((AT91_REG *)   0xFFFC0114) // (PDC_US0) Receive Next Counter Register</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span><span class="comment">// ========== Register definition for US0 peripheral ========== </span>
<a name="l01625"></a>01625 <span class="preprocessor">#define AT91C_US0_BRGR  ((AT91_REG *)   0xFFFC0020) // (US0) Baud Rate Generator Register</span>
<a name="l01626"></a>01626 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_NER   ((AT91_REG *)   0xFFFC0044) // (US0) Nb Errors Register</span>
<a name="l01627"></a>01627 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_CR    ((AT91_REG *)   0xFFFC0000) // (US0) Control Register</span>
<a name="l01628"></a>01628 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_IMR   ((AT91_REG *)   0xFFFC0010) // (US0) Interrupt Mask Register</span>
<a name="l01629"></a>01629 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_FIDI  ((AT91_REG *)   0xFFFC0040) // (US0) FI_DI_Ratio Register</span>
<a name="l01630"></a>01630 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_TTGR  ((AT91_REG *)   0xFFFC0028) // (US0) Transmitter Time-guard Register</span>
<a name="l01631"></a>01631 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_MR    ((AT91_REG *)   0xFFFC0004) // (US0) Mode Register</span>
<a name="l01632"></a>01632 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_RTOR  ((AT91_REG *)   0xFFFC0024) // (US0) Receiver Time-out Register</span>
<a name="l01633"></a>01633 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_CSR   ((AT91_REG *)   0xFFFC0014) // (US0) Channel Status Register</span>
<a name="l01634"></a>01634 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_RHR   ((AT91_REG *)   0xFFFC0018) // (US0) Receiver Holding Register</span>
<a name="l01635"></a>01635 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_IDR   ((AT91_REG *)   0xFFFC000C) // (US0) Interrupt Disable Register</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_THR   ((AT91_REG *)   0xFFFC001C) // (US0) Transmitter Holding Register</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_IF    ((AT91_REG *)   0xFFFC004C) // (US0) IRDA_FILTER Register</span>
<a name="l01638"></a>01638 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_US0_IER   ((AT91_REG *)   0xFFFC0008) // (US0) Interrupt Enable Register</span>
<a name="l01639"></a>01639 <span class="preprocessor"></span><span class="comment">// ========== Register definition for TWI peripheral ========== </span>
<a name="l01640"></a>01640 <span class="preprocessor">#define AT91C_TWI_IER   ((AT91_REG *)   0xFFFB8024) // (TWI) Interrupt Enable Register</span>
<a name="l01641"></a>01641 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_CR    ((AT91_REG *)   0xFFFB8000) // (TWI) Control Register</span>
<a name="l01642"></a>01642 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_SR    ((AT91_REG *)   0xFFFB8020) // (TWI) Status Register</span>
<a name="l01643"></a>01643 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_IMR   ((AT91_REG *)   0xFFFB802C) // (TWI) Interrupt Mask Register</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_THR   ((AT91_REG *)   0xFFFB8034) // (TWI) Transmit Holding Register</span>
<a name="l01645"></a>01645 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_IDR   ((AT91_REG *)   0xFFFB8028) // (TWI) Interrupt Disable Register</span>
<a name="l01646"></a>01646 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_IADR  ((AT91_REG *)   0xFFFB800C) // (TWI) Internal Address Register</span>
<a name="l01647"></a>01647 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_MMR   ((AT91_REG *)   0xFFFB8004) // (TWI) Master Mode Register</span>
<a name="l01648"></a>01648 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_CWGR  ((AT91_REG *)   0xFFFB8010) // (TWI) Clock Waveform Generator Register</span>
<a name="l01649"></a>01649 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TWI_RHR   ((AT91_REG *)   0xFFFB8030) // (TWI) Receive Holding Register</span>
<a name="l01650"></a>01650 <span class="preprocessor"></span><span class="comment">// ========== Register definition for TC0 peripheral ========== </span>
<a name="l01651"></a>01651 <span class="preprocessor">#define AT91C_TC0_SR    ((AT91_REG *)   0xFFFA0020) // (TC0) Status Register</span>
<a name="l01652"></a>01652 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_RC    ((AT91_REG *)   0xFFFA001C) // (TC0) Register C</span>
<a name="l01653"></a>01653 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_RB    ((AT91_REG *)   0xFFFA0018) // (TC0) Register B</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_CCR   ((AT91_REG *)   0xFFFA0000) // (TC0) Channel Control Register</span>
<a name="l01655"></a>01655 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_CMR   ((AT91_REG *)   0xFFFA0004) // (TC0) Channel Mode Register (Capture Mode / Waveform Mode)</span>
<a name="l01656"></a>01656 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_IER   ((AT91_REG *)   0xFFFA0024) // (TC0) Interrupt Enable Register</span>
<a name="l01657"></a>01657 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_RA    ((AT91_REG *)   0xFFFA0014) // (TC0) Register A</span>
<a name="l01658"></a>01658 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_IDR   ((AT91_REG *)   0xFFFA0028) // (TC0) Interrupt Disable Register</span>
<a name="l01659"></a>01659 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_CV    ((AT91_REG *)   0xFFFA0010) // (TC0) Counter Value</span>
<a name="l01660"></a>01660 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC0_IMR   ((AT91_REG *)   0xFFFA002C) // (TC0) Interrupt Mask Register</span>
<a name="l01661"></a>01661 <span class="preprocessor"></span><span class="comment">// ========== Register definition for TC1 peripheral ========== </span>
<a name="l01662"></a>01662 <span class="preprocessor">#define AT91C_TC1_RB    ((AT91_REG *)   0xFFFA0058) // (TC1) Register B</span>
<a name="l01663"></a>01663 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_CCR   ((AT91_REG *)   0xFFFA0040) // (TC1) Channel Control Register</span>
<a name="l01664"></a>01664 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_IER   ((AT91_REG *)   0xFFFA0064) // (TC1) Interrupt Enable Register</span>
<a name="l01665"></a>01665 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_IDR   ((AT91_REG *)   0xFFFA0068) // (TC1) Interrupt Disable Register</span>
<a name="l01666"></a>01666 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_SR    ((AT91_REG *)   0xFFFA0060) // (TC1) Status Register</span>
<a name="l01667"></a>01667 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_CMR   ((AT91_REG *)   0xFFFA0044) // (TC1) Channel Mode Register (Capture Mode / Waveform Mode)</span>
<a name="l01668"></a>01668 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_RA    ((AT91_REG *)   0xFFFA0054) // (TC1) Register A</span>
<a name="l01669"></a>01669 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_RC    ((AT91_REG *)   0xFFFA005C) // (TC1) Register C</span>
<a name="l01670"></a>01670 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_IMR   ((AT91_REG *)   0xFFFA006C) // (TC1) Interrupt Mask Register</span>
<a name="l01671"></a>01671 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC1_CV    ((AT91_REG *)   0xFFFA0050) // (TC1) Counter Value</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span><span class="comment">// ========== Register definition for TC2 peripheral ========== </span>
<a name="l01673"></a>01673 <span class="preprocessor">#define AT91C_TC2_CMR   ((AT91_REG *)   0xFFFA0084) // (TC2) Channel Mode Register (Capture Mode / Waveform Mode)</span>
<a name="l01674"></a>01674 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_CCR   ((AT91_REG *)   0xFFFA0080) // (TC2) Channel Control Register</span>
<a name="l01675"></a>01675 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_CV    ((AT91_REG *)   0xFFFA0090) // (TC2) Counter Value</span>
<a name="l01676"></a>01676 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_RA    ((AT91_REG *)   0xFFFA0094) // (TC2) Register A</span>
<a name="l01677"></a>01677 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_RB    ((AT91_REG *)   0xFFFA0098) // (TC2) Register B</span>
<a name="l01678"></a>01678 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_IDR   ((AT91_REG *)   0xFFFA00A8) // (TC2) Interrupt Disable Register</span>
<a name="l01679"></a>01679 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_IMR   ((AT91_REG *)   0xFFFA00AC) // (TC2) Interrupt Mask Register</span>
<a name="l01680"></a>01680 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_RC    ((AT91_REG *)   0xFFFA009C) // (TC2) Register C</span>
<a name="l01681"></a>01681 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_IER   ((AT91_REG *)   0xFFFA00A4) // (TC2) Interrupt Enable Register</span>
<a name="l01682"></a>01682 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TC2_SR    ((AT91_REG *)   0xFFFA00A0) // (TC2) Status Register</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span><span class="comment">// ========== Register definition for TCB peripheral ========== </span>
<a name="l01684"></a>01684 <span class="preprocessor">#define AT91C_TCB_BMR   ((AT91_REG *)   0xFFFA00C4) // (TCB) TC Block Mode Register</span>
<a name="l01685"></a>01685 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_TCB_BCR   ((AT91_REG *)   0xFFFA00C0) // (TCB) TC Block Control Register</span>
<a name="l01686"></a>01686 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PWMC_CH3 peripheral ========== </span>
<a name="l01687"></a>01687 <span class="preprocessor">#define AT91C_PWMC_CH3_CUPDR ((AT91_REG *)      0xFFFCC270) // (PWMC_CH3) Channel Update Register</span>
<a name="l01688"></a>01688 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH3_Reserved ((AT91_REG *)   0xFFFCC274) // (PWMC_CH3) Reserved</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH3_CPRDR ((AT91_REG *)      0xFFFCC268) // (PWMC_CH3) Channel Period Register</span>
<a name="l01690"></a>01690 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH3_CDTYR ((AT91_REG *)      0xFFFCC264) // (PWMC_CH3) Channel Duty Cycle Register</span>
<a name="l01691"></a>01691 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH3_CCNTR ((AT91_REG *)      0xFFFCC26C) // (PWMC_CH3) Channel Counter Register</span>
<a name="l01692"></a>01692 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH3_CMR ((AT91_REG *)        0xFFFCC260) // (PWMC_CH3) Channel Mode Register</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PWMC_CH2 peripheral ========== </span>
<a name="l01694"></a>01694 <span class="preprocessor">#define AT91C_PWMC_CH2_Reserved ((AT91_REG *)   0xFFFCC254) // (PWMC_CH2) Reserved</span>
<a name="l01695"></a>01695 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH2_CMR ((AT91_REG *)        0xFFFCC240) // (PWMC_CH2) Channel Mode Register</span>
<a name="l01696"></a>01696 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH2_CCNTR ((AT91_REG *)      0xFFFCC24C) // (PWMC_CH2) Channel Counter Register</span>
<a name="l01697"></a>01697 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH2_CPRDR ((AT91_REG *)      0xFFFCC248) // (PWMC_CH2) Channel Period Register</span>
<a name="l01698"></a>01698 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH2_CUPDR ((AT91_REG *)      0xFFFCC250) // (PWMC_CH2) Channel Update Register</span>
<a name="l01699"></a>01699 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH2_CDTYR ((AT91_REG *)      0xFFFCC244) // (PWMC_CH2) Channel Duty Cycle Register</span>
<a name="l01700"></a>01700 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PWMC_CH1 peripheral ========== </span>
<a name="l01701"></a>01701 <span class="preprocessor">#define AT91C_PWMC_CH1_Reserved ((AT91_REG *)   0xFFFCC234) // (PWMC_CH1) Reserved</span>
<a name="l01702"></a>01702 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH1_CUPDR ((AT91_REG *)      0xFFFCC230) // (PWMC_CH1) Channel Update Register</span>
<a name="l01703"></a>01703 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH1_CPRDR ((AT91_REG *)      0xFFFCC228) // (PWMC_CH1) Channel Period Register</span>
<a name="l01704"></a>01704 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH1_CCNTR ((AT91_REG *)      0xFFFCC22C) // (PWMC_CH1) Channel Counter Register</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH1_CDTYR ((AT91_REG *)      0xFFFCC224) // (PWMC_CH1) Channel Duty Cycle Register</span>
<a name="l01706"></a>01706 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH1_CMR ((AT91_REG *)        0xFFFCC220) // (PWMC_CH1) Channel Mode Register</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PWMC_CH0 peripheral ========== </span>
<a name="l01708"></a>01708 <span class="preprocessor">#define AT91C_PWMC_CH0_Reserved ((AT91_REG *)   0xFFFCC214) // (PWMC_CH0) Reserved</span>
<a name="l01709"></a>01709 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH0_CPRDR ((AT91_REG *)      0xFFFCC208) // (PWMC_CH0) Channel Period Register</span>
<a name="l01710"></a>01710 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH0_CDTYR ((AT91_REG *)      0xFFFCC204) // (PWMC_CH0) Channel Duty Cycle Register</span>
<a name="l01711"></a>01711 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH0_CMR ((AT91_REG *)        0xFFFCC200) // (PWMC_CH0) Channel Mode Register</span>
<a name="l01712"></a>01712 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH0_CUPDR ((AT91_REG *)      0xFFFCC210) // (PWMC_CH0) Channel Update Register</span>
<a name="l01713"></a>01713 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_CH0_CCNTR ((AT91_REG *)      0xFFFCC20C) // (PWMC_CH0) Channel Counter Register</span>
<a name="l01714"></a>01714 <span class="preprocessor"></span><span class="comment">// ========== Register definition for PWMC peripheral ========== </span>
<a name="l01715"></a>01715 <span class="preprocessor">#define AT91C_PWMC_IDR  ((AT91_REG *)   0xFFFCC014) // (PWMC) PWMC Interrupt Disable Register</span>
<a name="l01716"></a>01716 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_DIS  ((AT91_REG *)   0xFFFCC008) // (PWMC) PWMC Disable Register</span>
<a name="l01717"></a>01717 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_IER  ((AT91_REG *)   0xFFFCC010) // (PWMC) PWMC Interrupt Enable Register</span>
<a name="l01718"></a>01718 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_VR   ((AT91_REG *)   0xFFFCC0FC) // (PWMC) PWMC Version Register</span>
<a name="l01719"></a>01719 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_ISR  ((AT91_REG *)   0xFFFCC01C) // (PWMC) PWMC Interrupt Status Register</span>
<a name="l01720"></a>01720 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_SR   ((AT91_REG *)   0xFFFCC00C) // (PWMC) PWMC Status Register</span>
<a name="l01721"></a>01721 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_IMR  ((AT91_REG *)   0xFFFCC018) // (PWMC) PWMC Interrupt Mask Register</span>
<a name="l01722"></a>01722 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_MR   ((AT91_REG *)   0xFFFCC000) // (PWMC) PWMC Mode Register</span>
<a name="l01723"></a>01723 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PWMC_ENA  ((AT91_REG *)   0xFFFCC004) // (PWMC) PWMC Enable Register</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span><span class="comment">// ========== Register definition for UDP peripheral ========== </span>
<a name="l01725"></a>01725 <span class="preprocessor">#define AT91C_UDP_IMR   ((AT91_REG *)   0xFFFB0018) // (UDP) Interrupt Mask Register</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_FADDR ((AT91_REG *)   0xFFFB0008) // (UDP) Function Address Register</span>
<a name="l01727"></a>01727 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_NUM   ((AT91_REG *)   0xFFFB0000) // (UDP) Frame Number Register</span>
<a name="l01728"></a>01728 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_FDR   ((AT91_REG *)   0xFFFB0050) // (UDP) Endpoint FIFO Data Register</span>
<a name="l01729"></a>01729 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_ISR   ((AT91_REG *)   0xFFFB001C) // (UDP) Interrupt Status Register</span>
<a name="l01730"></a>01730 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_CSR   ((AT91_REG *)   0xFFFB0030) // (UDP) Endpoint Control and Status Register</span>
<a name="l01731"></a>01731 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_IDR   ((AT91_REG *)   0xFFFB0014) // (UDP) Interrupt Disable Register</span>
<a name="l01732"></a>01732 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_ICR   ((AT91_REG *)   0xFFFB0020) // (UDP) Interrupt Clear Register</span>
<a name="l01733"></a>01733 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_RSTEP ((AT91_REG *)   0xFFFB0028) // (UDP) Reset Endpoint Register</span>
<a name="l01734"></a>01734 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_TXVC  ((AT91_REG *)   0xFFFB0074) // (UDP) Transceiver Control Register</span>
<a name="l01735"></a>01735 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_GLBSTATE ((AT91_REG *)        0xFFFB0004) // (UDP) Global State Register</span>
<a name="l01736"></a>01736 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_UDP_IER   ((AT91_REG *)   0xFFFB0010) // (UDP) Interrupt Enable Register</span>
<a name="l01737"></a>01737 <span class="preprocessor"></span>
<a name="l01738"></a>01738 <span class="comment">// *****************************************************************************</span>
<a name="l01739"></a>01739 <span class="comment">//               PIO DEFINITIONS FOR AT91SAM7S64</span>
<a name="l01740"></a>01740 <span class="comment">// *****************************************************************************</span>
<a name="l01741"></a>01741 <span class="preprocessor">#define AT91C_PIO_PA0        ((unsigned int) 1 &lt;&lt;  0) // Pin Controlled by PA0</span>
<a name="l01742"></a>01742 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA0_PWM0     ((unsigned int) AT91C_PIO_PA0) //  PWM Channel 0</span>
<a name="l01743"></a>01743 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA0_TIOA0    ((unsigned int) AT91C_PIO_PA0) //  Timer Counter 0 Multipurpose Timer I/O Pin A</span>
<a name="l01744"></a>01744 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA1        ((unsigned int) 1 &lt;&lt;  1) // Pin Controlled by PA1</span>
<a name="l01745"></a>01745 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA1_PWM1     ((unsigned int) AT91C_PIO_PA1) //  PWM Channel 1</span>
<a name="l01746"></a>01746 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA1_TIOB0    ((unsigned int) AT91C_PIO_PA1) //  Timer Counter 0 Multipurpose Timer I/O Pin B</span>
<a name="l01747"></a>01747 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA10       ((unsigned int) 1 &lt;&lt; 10) // Pin Controlled by PA10</span>
<a name="l01748"></a>01748 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA10_DTXD     ((unsigned int) AT91C_PIO_PA10) //  DBGU Debug Transmit Data</span>
<a name="l01749"></a>01749 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA10_NPCS2    ((unsigned int) AT91C_PIO_PA10) //  SPI Peripheral Chip Select 2</span>
<a name="l01750"></a>01750 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA11       ((unsigned int) 1 &lt;&lt; 11) // Pin Controlled by PA11</span>
<a name="l01751"></a>01751 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA11_NPCS0    ((unsigned int) AT91C_PIO_PA11) //  SPI Peripheral Chip Select 0</span>
<a name="l01752"></a>01752 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA11_PWM0     ((unsigned int) AT91C_PIO_PA11) //  PWM Channel 0</span>
<a name="l01753"></a>01753 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA12       ((unsigned int) 1 &lt;&lt; 12) // Pin Controlled by PA12</span>
<a name="l01754"></a>01754 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA12_MISO     ((unsigned int) AT91C_PIO_PA12) //  SPI Master In Slave</span>
<a name="l01755"></a>01755 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA12_PWM1     ((unsigned int) AT91C_PIO_PA12) //  PWM Channel 1</span>
<a name="l01756"></a>01756 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA13       ((unsigned int) 1 &lt;&lt; 13) // Pin Controlled by PA13</span>
<a name="l01757"></a>01757 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA13_MOSI     ((unsigned int) AT91C_PIO_PA13) //  SPI Master Out Slave</span>
<a name="l01758"></a>01758 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA13_PWM2     ((unsigned int) AT91C_PIO_PA13) //  PWM Channel 2</span>
<a name="l01759"></a>01759 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA14       ((unsigned int) 1 &lt;&lt; 14) // Pin Controlled by PA14</span>
<a name="l01760"></a>01760 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA14_SPCK     ((unsigned int) AT91C_PIO_PA14) //  SPI Serial Clock</span>
<a name="l01761"></a>01761 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA14_PWM3     ((unsigned int) AT91C_PIO_PA14) //  PWM Channel 3</span>
<a name="l01762"></a>01762 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA15       ((unsigned int) 1 &lt;&lt; 15) // Pin Controlled by PA15</span>
<a name="l01763"></a>01763 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA15_TF       ((unsigned int) AT91C_PIO_PA15) //  SSC Transmit Frame Sync</span>
<a name="l01764"></a>01764 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA15_TIOA1    ((unsigned int) AT91C_PIO_PA15) //  Timer Counter 1 Multipurpose Timer I/O Pin A</span>
<a name="l01765"></a>01765 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA16       ((unsigned int) 1 &lt;&lt; 16) // Pin Controlled by PA16</span>
<a name="l01766"></a>01766 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA16_TK       ((unsigned int) AT91C_PIO_PA16) //  SSC Transmit Clock</span>
<a name="l01767"></a>01767 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA16_TIOB1    ((unsigned int) AT91C_PIO_PA16) //  Timer Counter 1 Multipurpose Timer I/O Pin B</span>
<a name="l01768"></a>01768 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA17       ((unsigned int) 1 &lt;&lt; 17) // Pin Controlled by PA17</span>
<a name="l01769"></a>01769 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA17_TD       ((unsigned int) AT91C_PIO_PA17) //  SSC Transmit data</span>
<a name="l01770"></a>01770 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA17_PCK1     ((unsigned int) AT91C_PIO_PA17) //  PMC Programmable Clock Output 1</span>
<a name="l01771"></a>01771 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA18       ((unsigned int) 1 &lt;&lt; 18) // Pin Controlled by PA18</span>
<a name="l01772"></a>01772 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA18_RD       ((unsigned int) AT91C_PIO_PA18) //  SSC Receive Data</span>
<a name="l01773"></a>01773 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA18_PCK2     ((unsigned int) AT91C_PIO_PA18) //  PMC Programmable Clock Output 2</span>
<a name="l01774"></a>01774 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA19       ((unsigned int) 1 &lt;&lt; 19) // Pin Controlled by PA19</span>
<a name="l01775"></a>01775 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA19_RK       ((unsigned int) AT91C_PIO_PA19) //  SSC Receive Clock</span>
<a name="l01776"></a>01776 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA19_FIQ      ((unsigned int) AT91C_PIO_PA19) //  AIC Fast Interrupt Input</span>
<a name="l01777"></a>01777 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA2        ((unsigned int) 1 &lt;&lt;  2) // Pin Controlled by PA2</span>
<a name="l01778"></a>01778 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA2_PWM2     ((unsigned int) AT91C_PIO_PA2) //  PWM Channel 2</span>
<a name="l01779"></a>01779 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA2_SCK0     ((unsigned int) AT91C_PIO_PA2) //  USART 0 Serial Clock</span>
<a name="l01780"></a>01780 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA20       ((unsigned int) 1 &lt;&lt; 20) // Pin Controlled by PA20</span>
<a name="l01781"></a>01781 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA20_RF       ((unsigned int) AT91C_PIO_PA20) //  SSC Receive Frame Sync</span>
<a name="l01782"></a>01782 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA20_IRQ0     ((unsigned int) AT91C_PIO_PA20) //  External Interrupt 0</span>
<a name="l01783"></a>01783 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA21       ((unsigned int) 1 &lt;&lt; 21) // Pin Controlled by PA21</span>
<a name="l01784"></a>01784 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA21_RXD1     ((unsigned int) AT91C_PIO_PA21) //  USART 1 Receive Data</span>
<a name="l01785"></a>01785 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA21_PCK1     ((unsigned int) AT91C_PIO_PA21) //  PMC Programmable Clock Output 1</span>
<a name="l01786"></a>01786 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA22       ((unsigned int) 1 &lt;&lt; 22) // Pin Controlled by PA22</span>
<a name="l01787"></a>01787 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA22_TXD1     ((unsigned int) AT91C_PIO_PA22) //  USART 1 Transmit Data</span>
<a name="l01788"></a>01788 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA22_NPCS3    ((unsigned int) AT91C_PIO_PA22) //  SPI Peripheral Chip Select 3</span>
<a name="l01789"></a>01789 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA23       ((unsigned int) 1 &lt;&lt; 23) // Pin Controlled by PA23</span>
<a name="l01790"></a>01790 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA23_SCK1     ((unsigned int) AT91C_PIO_PA23) //  USART 1 Serial Clock</span>
<a name="l01791"></a>01791 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA23_PWM0     ((unsigned int) AT91C_PIO_PA23) //  PWM Channel 0</span>
<a name="l01792"></a>01792 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA24       ((unsigned int) 1 &lt;&lt; 24) // Pin Controlled by PA24</span>
<a name="l01793"></a>01793 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA24_RTS1     ((unsigned int) AT91C_PIO_PA24) //  USART 1 Ready To Send</span>
<a name="l01794"></a>01794 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA24_PWM1     ((unsigned int) AT91C_PIO_PA24) //  PWM Channel 1</span>
<a name="l01795"></a>01795 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA25       ((unsigned int) 1 &lt;&lt; 25) // Pin Controlled by PA25</span>
<a name="l01796"></a>01796 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA25_CTS1     ((unsigned int) AT91C_PIO_PA25) //  USART 1 Clear To Send</span>
<a name="l01797"></a>01797 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA25_PWM2     ((unsigned int) AT91C_PIO_PA25) //  PWM Channel 2</span>
<a name="l01798"></a>01798 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA26       ((unsigned int) 1 &lt;&lt; 26) // Pin Controlled by PA26</span>
<a name="l01799"></a>01799 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA26_DCD1     ((unsigned int) AT91C_PIO_PA26) //  USART 1 Data Carrier Detect</span>
<a name="l01800"></a>01800 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA26_TIOA2    ((unsigned int) AT91C_PIO_PA26) //  Timer Counter 2 Multipurpose Timer I/O Pin A</span>
<a name="l01801"></a>01801 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA27       ((unsigned int) 1 &lt;&lt; 27) // Pin Controlled by PA27</span>
<a name="l01802"></a>01802 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA27_DTR1     ((unsigned int) AT91C_PIO_PA27) //  USART 1 Data Terminal ready</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA27_TIOB2    ((unsigned int) AT91C_PIO_PA27) //  Timer Counter 2 Multipurpose Timer I/O Pin B</span>
<a name="l01804"></a>01804 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA28       ((unsigned int) 1 &lt;&lt; 28) // Pin Controlled by PA28</span>
<a name="l01805"></a>01805 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA28_DSR1     ((unsigned int) AT91C_PIO_PA28) //  USART 1 Data Set ready</span>
<a name="l01806"></a>01806 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA28_TCLK1    ((unsigned int) AT91C_PIO_PA28) //  Timer Counter 1 external clock input</span>
<a name="l01807"></a>01807 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA29       ((unsigned int) 1 &lt;&lt; 29) // Pin Controlled by PA29</span>
<a name="l01808"></a>01808 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA29_RI1      ((unsigned int) AT91C_PIO_PA29) //  USART 1 Ring Indicator</span>
<a name="l01809"></a>01809 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA29_TCLK2    ((unsigned int) AT91C_PIO_PA29) //  Timer Counter 2 external clock input</span>
<a name="l01810"></a>01810 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA3        ((unsigned int) 1 &lt;&lt;  3) // Pin Controlled by PA3</span>
<a name="l01811"></a>01811 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA3_TWD      ((unsigned int) AT91C_PIO_PA3) //  TWI Two-wire Serial Data</span>
<a name="l01812"></a>01812 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA3_NPCS3    ((unsigned int) AT91C_PIO_PA3) //  SPI Peripheral Chip Select 3</span>
<a name="l01813"></a>01813 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA30       ((unsigned int) 1 &lt;&lt; 30) // Pin Controlled by PA30</span>
<a name="l01814"></a>01814 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA30_IRQ1     ((unsigned int) AT91C_PIO_PA30) //  External Interrupt 1</span>
<a name="l01815"></a>01815 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA30_NPCS2    ((unsigned int) AT91C_PIO_PA30) //  SPI Peripheral Chip Select 2</span>
<a name="l01816"></a>01816 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA31       ((unsigned int) 1 &lt;&lt; 31) // Pin Controlled by PA31</span>
<a name="l01817"></a>01817 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA31_NPCS1    ((unsigned int) AT91C_PIO_PA31) //  SPI Peripheral Chip Select 1</span>
<a name="l01818"></a>01818 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA31_PCK2     ((unsigned int) AT91C_PIO_PA31) //  PMC Programmable Clock Output 2</span>
<a name="l01819"></a>01819 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA4        ((unsigned int) 1 &lt;&lt;  4) // Pin Controlled by PA4</span>
<a name="l01820"></a>01820 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA4_TWCK     ((unsigned int) AT91C_PIO_PA4) //  TWI Two-wire Serial Clock</span>
<a name="l01821"></a>01821 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA4_TCLK0    ((unsigned int) AT91C_PIO_PA4) //  Timer Counter 0 external clock input</span>
<a name="l01822"></a>01822 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA5        ((unsigned int) 1 &lt;&lt;  5) // Pin Controlled by PA5</span>
<a name="l01823"></a>01823 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA5_RXD0     ((unsigned int) AT91C_PIO_PA5) //  USART 0 Receive Data</span>
<a name="l01824"></a>01824 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA5_NPCS3    ((unsigned int) AT91C_PIO_PA5) //  SPI Peripheral Chip Select 3</span>
<a name="l01825"></a>01825 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA6        ((unsigned int) 1 &lt;&lt;  6) // Pin Controlled by PA6</span>
<a name="l01826"></a>01826 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA6_TXD0     ((unsigned int) AT91C_PIO_PA6) //  USART 0 Transmit Data</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA6_PCK0     ((unsigned int) AT91C_PIO_PA6) //  PMC Programmable Clock Output 0</span>
<a name="l01828"></a>01828 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA7        ((unsigned int) 1 &lt;&lt;  7) // Pin Controlled by PA7</span>
<a name="l01829"></a>01829 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA7_RTS0     ((unsigned int) AT91C_PIO_PA7) //  USART 0 Ready To Send</span>
<a name="l01830"></a>01830 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA7_PWM3     ((unsigned int) AT91C_PIO_PA7) //  PWM Channel 3</span>
<a name="l01831"></a>01831 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA8        ((unsigned int) 1 &lt;&lt;  8) // Pin Controlled by PA8</span>
<a name="l01832"></a>01832 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA8_CTS0     ((unsigned int) AT91C_PIO_PA8) //  USART 0 Clear To Send</span>
<a name="l01833"></a>01833 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA8_ADTRG    ((unsigned int) AT91C_PIO_PA8) //  ADC External Trigger</span>
<a name="l01834"></a>01834 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PIO_PA9        ((unsigned int) 1 &lt;&lt;  9) // Pin Controlled by PA9</span>
<a name="l01835"></a>01835 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA9_DRXD     ((unsigned int) AT91C_PIO_PA9) //  DBGU Debug Receive Data</span>
<a name="l01836"></a>01836 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_PA9_NPCS1    ((unsigned int) AT91C_PIO_PA9) //  SPI Peripheral Chip Select 1</span>
<a name="l01837"></a>01837 <span class="preprocessor"></span>
<a name="l01838"></a>01838 <span class="comment">// *****************************************************************************</span>
<a name="l01839"></a>01839 <span class="comment">//               PERIPHERAL ID DEFINITIONS FOR AT91SAM7S64</span>
<a name="l01840"></a>01840 <span class="comment">// *****************************************************************************</span>
<a name="l01841"></a>01841 <span class="preprocessor">#define AT91C_ID_FIQ    ((unsigned int)  0) // Advanced Interrupt Controller (FIQ)</span>
<a name="l01842"></a>01842 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_SYS    ((unsigned int)  1) // System Peripheral</span>
<a name="l01843"></a>01843 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_PIOA   ((unsigned int)  2) // Parallel IO Controller</span>
<a name="l01844"></a>01844 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_3_Reserved ((unsigned int)  3) // Reserved</span>
<a name="l01845"></a>01845 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_ADC    ((unsigned int)  4) // Analog-to-Digital Converter</span>
<a name="l01846"></a>01846 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_SPI    ((unsigned int)  5) // Serial Peripheral Interface</span>
<a name="l01847"></a>01847 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_US0    ((unsigned int)  6) // USART 0</span>
<a name="l01848"></a>01848 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_US1    ((unsigned int)  7) // USART 1</span>
<a name="l01849"></a>01849 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_SSC    ((unsigned int)  8) // Serial Synchronous Controller</span>
<a name="l01850"></a>01850 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_TWI    ((unsigned int)  9) // Two-Wire Interface</span>
<a name="l01851"></a>01851 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_PWMC   ((unsigned int) 10) // PWM Controller</span>
<a name="l01852"></a>01852 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_UDP    ((unsigned int) 11) // USB Device Port</span>
<a name="l01853"></a>01853 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_TC0    ((unsigned int) 12) // Timer Counter 0</span>
<a name="l01854"></a>01854 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_TC1    ((unsigned int) 13) // Timer Counter 1</span>
<a name="l01855"></a>01855 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_TC2    ((unsigned int) 14) // Timer Counter 2</span>
<a name="l01856"></a>01856 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_15_Reserved ((unsigned int) 15) // Reserved</span>
<a name="l01857"></a>01857 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_16_Reserved ((unsigned int) 16) // Reserved</span>
<a name="l01858"></a>01858 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_17_Reserved ((unsigned int) 17) // Reserved</span>
<a name="l01859"></a>01859 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_18_Reserved ((unsigned int) 18) // Reserved</span>
<a name="l01860"></a>01860 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_19_Reserved ((unsigned int) 19) // Reserved</span>
<a name="l01861"></a>01861 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_20_Reserved ((unsigned int) 20) // Reserved</span>
<a name="l01862"></a>01862 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_21_Reserved ((unsigned int) 21) // Reserved</span>
<a name="l01863"></a>01863 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_22_Reserved ((unsigned int) 22) // Reserved</span>
<a name="l01864"></a>01864 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_23_Reserved ((unsigned int) 23) // Reserved</span>
<a name="l01865"></a>01865 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_24_Reserved ((unsigned int) 24) // Reserved</span>
<a name="l01866"></a>01866 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_25_Reserved ((unsigned int) 25) // Reserved</span>
<a name="l01867"></a>01867 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_26_Reserved ((unsigned int) 26) // Reserved</span>
<a name="l01868"></a>01868 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_27_Reserved ((unsigned int) 27) // Reserved</span>
<a name="l01869"></a>01869 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_28_Reserved ((unsigned int) 28) // Reserved</span>
<a name="l01870"></a>01870 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_29_Reserved ((unsigned int) 29) // Reserved</span>
<a name="l01871"></a>01871 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_IRQ0   ((unsigned int) 30) // Advanced Interrupt Controller (IRQ0)</span>
<a name="l01872"></a>01872 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ID_IRQ1   ((unsigned int) 31) // Advanced Interrupt Controller (IRQ1)</span>
<a name="l01873"></a>01873 <span class="preprocessor"></span>
<a name="l01874"></a>01874 <span class="comment">// *****************************************************************************</span>
<a name="l01875"></a>01875 <span class="comment">//               BASE ADDRESS DEFINITIONS FOR AT91SAM7S64</span>
<a name="l01876"></a>01876 <span class="comment">// *****************************************************************************</span>
<a name="l01877"></a>01877 <span class="preprocessor">#define AT91C_BASE_SYS       ((AT91PS_SYS)      0xFFFFF000) // (SYS) Base Address</span>
<a name="l01878"></a>01878 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_AIC       ((AT91PS_AIC)      0xFFFFF000) // (AIC) Base Address</span>
<a name="l01879"></a>01879 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PDC_DBGU  ((AT91PS_PDC)      0xFFFFF300) // (PDC_DBGU) Base Address</span>
<a name="l01880"></a>01880 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_DBGU      ((AT91PS_DBGU)     0xFFFFF200) // (DBGU) Base Address</span>
<a name="l01881"></a>01881 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PIOA      ((AT91PS_PIO)      0xFFFFF400) // (PIOA) Base Address</span>
<a name="l01882"></a>01882 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_CKGR      ((AT91PS_CKGR)     0xFFFFFC20) // (CKGR) Base Address</span>
<a name="l01883"></a>01883 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PMC       ((AT91PS_PMC)      0xFFFFFC00) // (PMC) Base Address</span>
<a name="l01884"></a>01884 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_RSTC      ((AT91PS_RSTC)     0xFFFFFD00) // (RSTC) Base Address</span>
<a name="l01885"></a>01885 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_RTTC      ((AT91PS_RTTC)     0xFFFFFD20) // (RTTC) Base Address</span>
<a name="l01886"></a>01886 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PITC      ((AT91PS_PITC)     0xFFFFFD30) // (PITC) Base Address</span>
<a name="l01887"></a>01887 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_WDTC      ((AT91PS_WDTC)     0xFFFFFD40) // (WDTC) Base Address</span>
<a name="l01888"></a>01888 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_VREG      ((AT91PS_VREG)     0xFFFFFD60) // (VREG) Base Address</span>
<a name="l01889"></a>01889 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_MC        ((AT91PS_MC)       0xFFFFFF00) // (MC) Base Address</span>
<a name="l01890"></a>01890 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PDC_SPI   ((AT91PS_PDC)      0xFFFE0100) // (PDC_SPI) Base Address</span>
<a name="l01891"></a>01891 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_SPI       ((AT91PS_SPI)      0xFFFE0000) // (SPI) Base Address</span>
<a name="l01892"></a>01892 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PDC_ADC   ((AT91PS_PDC)      0xFFFD8100) // (PDC_ADC) Base Address</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_ADC       ((AT91PS_ADC)      0xFFFD8000) // (ADC) Base Address</span>
<a name="l01894"></a>01894 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PDC_SSC   ((AT91PS_PDC)      0xFFFD4100) // (PDC_SSC) Base Address</span>
<a name="l01895"></a>01895 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_SSC       ((AT91PS_SSC)      0xFFFD4000) // (SSC) Base Address</span>
<a name="l01896"></a>01896 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PDC_US1   ((AT91PS_PDC)      0xFFFC4100) // (PDC_US1) Base Address</span>
<a name="l01897"></a>01897 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_US1       ((AT91PS_USART)    0xFFFC4000) // (US1) Base Address</span>
<a name="l01898"></a>01898 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PDC_US0   ((AT91PS_PDC)      0xFFFC0100) // (PDC_US0) Base Address</span>
<a name="l01899"></a>01899 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_US0       ((AT91PS_USART)    0xFFFC0000) // (US0) Base Address</span>
<a name="l01900"></a>01900 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_TWI       ((AT91PS_TWI)      0xFFFB8000) // (TWI) Base Address</span>
<a name="l01901"></a>01901 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_TC0       ((AT91PS_TC)       0xFFFA0000) // (TC0) Base Address</span>
<a name="l01902"></a>01902 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_TC1       ((AT91PS_TC)       0xFFFA0040) // (TC1) Base Address</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_TC2       ((AT91PS_TC)       0xFFFA0080) // (TC2) Base Address</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_TCB       ((AT91PS_TCB)      0xFFFA0000) // (TCB) Base Address</span>
<a name="l01905"></a>01905 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH3  ((AT91PS_PWMC_CH)  0xFFFCC260) // (PWMC_CH3) Base Address</span>
<a name="l01906"></a>01906 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH2  ((AT91PS_PWMC_CH)  0xFFFCC240) // (PWMC_CH2) Base Address</span>
<a name="l01907"></a>01907 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH1  ((AT91PS_PWMC_CH)  0xFFFCC220) // (PWMC_CH1) Base Address</span>
<a name="l01908"></a>01908 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PWMC_CH0  ((AT91PS_PWMC_CH)  0xFFFCC200) // (PWMC_CH0) Base Address</span>
<a name="l01909"></a>01909 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_PWMC      ((AT91PS_PWMC)     0xFFFCC000) // (PWMC) Base Address</span>
<a name="l01910"></a>01910 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_BASE_UDP       ((AT91PS_UDP)      0xFFFB0000) // (UDP) Base Address</span>
<a name="l01911"></a>01911 <span class="preprocessor"></span>
<a name="l01912"></a>01912 <span class="comment">// *****************************************************************************</span>
<a name="l01913"></a>01913 <span class="comment">//               MEMORY MAPPING DEFINITIONS FOR AT91SAM7S64</span>
<a name="l01914"></a>01914 <span class="comment">// *****************************************************************************</span>
<a name="l01915"></a>01915 <span class="preprocessor">#define AT91C_ISRAM      ((char *)      0x00200000) // Internal SRAM base address</span>
<a name="l01916"></a>01916 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_ISRAM_SIZE         ((unsigned int) 0x00004000) // Internal SRAM size in byte (16 Kbyte)</span>
<a name="l01917"></a>01917 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_IFLASH     ((char *)      0x00100000) // Internal ROM base address</span>
<a name="l01918"></a>01918 <span class="preprocessor"></span><span class="preprocessor">#define AT91C_IFLASH_SIZE        ((unsigned int) 0x00010000) // Internal ROM size in byte (64 Kbyte)</span>
<a name="l01919"></a>01919 <span class="preprocessor"></span>
<a name="l01920"></a>01920 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Oct 18 07:40:46 2010 for Python-on-a-chip by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
