######################################################################################
# This is a generated CSV file representing the addressing in design design_1
#
# Format:
# Master Segment Name, Address Space, Slave Segment, Offset, Range ...
#      Excluded (optional), Included (optional), Unassigned (optional)
######################################################################################

# 
# Assignments in Address Space /microblaze_riscv_0/Data
#
SEG_dlmb_bram_if_cntlr_Mem,/microblaze_riscv_0/Data,/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem,0x0000,16K
SEG_axi_uartlite_0_Reg,/microblaze_riscv_0/Data,/axi_uartlite_0/S_AXI/Reg,0x40600000,64K
SEG_clk_wiz_0_Reg,/microblaze_riscv_0/Data,/clk_wiz_0/s_axi_lite/Reg,0x44A00000,64K
# 
# Assignments in Address Space /microblaze_riscv_0/Instruction
#
SEG_ilmb_bram_if_cntlr_Mem,/microblaze_riscv_0/Instruction,/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem,0x0000,16K
