------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'UART_Dynamixel:myDyna|Baudrate_Generator:baudgen|baud_clk'
Slack : -2.173
TNS   : -352.020

Type  : Slow 1200mV 85C Model Setup 'CLOCK_50'
Slack : -1.224
TNS   : -16.275

Type  : Slow 1200mV 85C Model Setup 'pll_clock|altpll_component|auto_generated|pll1|clk[0]'
Slack : 16.602
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'CLOCK_50'
Slack : 0.347
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'UART_Dynamixel:myDyna|Baudrate_Generator:baudgen|baud_clk'
Slack : 0.357
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'pll_clock|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.933
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'UART_Dynamixel:myDyna|Baudrate_Generator:baudgen|baud_clk'
Slack : -1.000
TNS   : -257.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'CLOCK_50'
Slack : 9.577
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'pll_clock|altpll_component|auto_generated|pll1|clk[0]'
Slack : 249999.747
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'UART_Dynamixel:myDyna|Baudrate_Generator:baudgen|baud_clk'
Slack : -1.884
TNS   : -293.981

Type  : Slow 1200mV 0C Model Setup 'CLOCK_50'
Slack : -0.974
TNS   : -10.672

Type  : Slow 1200mV 0C Model Setup 'pll_clock|altpll_component|auto_generated|pll1|clk[0]'
Slack : 17.009
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'CLOCK_50'
Slack : 0.311
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'UART_Dynamixel:myDyna|Baudrate_Generator:baudgen|baud_clk'
Slack : 0.312
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'pll_clock|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.851
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'UART_Dynamixel:myDyna|Baudrate_Generator:baudgen|baud_clk'
Slack : -1.000
TNS   : -257.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'CLOCK_50'
Slack : 9.585
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'pll_clock|altpll_component|auto_generated|pll1|clk[0]'
Slack : 249999.743
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'UART_Dynamixel:myDyna|Baudrate_Generator:baudgen|baud_clk'
Slack : -0.737
TNS   : -95.695

Type  : Fast 1200mV 0C Model Setup 'CLOCK_50'
Slack : -0.386
TNS   : -0.797

Type  : Fast 1200mV 0C Model Setup 'pll_clock|altpll_component|auto_generated|pll1|clk[0]'
Slack : 17.982
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'UART_Dynamixel:myDyna|Baudrate_Generator:baudgen|baud_clk'
Slack : 0.143
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'CLOCK_50'
Slack : 0.175
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'pll_clock|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.491
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'UART_Dynamixel:myDyna|Baudrate_Generator:baudgen|baud_clk'
Slack : -1.000
TNS   : -257.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'CLOCK_50'
Slack : 9.244
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'pll_clock|altpll_component|auto_generated|pll1|clk[0]'
Slack : 249999.782
TNS   : 0.000

------------------------------------------------------------
