{"vcs1":{"timestamp_begin":1737629673.590831518, "rt":0.21, "ut":0.09, "st":0.08}}
{"vcselab":{"timestamp_begin":1737629673.872822123, "rt":0.18, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1737629674.102924163, "rt":0.19, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737629673.357849146}
{"VCS_COMP_START_TIME": 1737629673.357849146}
{"VCS_COMP_END_TIME": 1737629674.356356554}
{"VCS_USER_OPTIONS": "-sverilog simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261536}}
{"vcselab": {"peak_mem": 133956}}
