

================================================================
== Vitis HLS Report for 'mmult_hw_wrapped_Pipeline_VITIS_LOOP_113_7_VITIS_LOOP_114_8'
================================================================
* Date:           Tue Jul  9 12:48:41 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        mmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_7_VITIS_LOOP_114_8  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %OUTPUT_STREAM_V_dest_V, i5 %OUTPUT_STREAM_V_id_V, i1 %OUTPUT_STREAM_V_last_V, i4 %OUTPUT_STREAM_V_user_V, i4 %OUTPUT_STREAM_V_strb_V, i4 %OUTPUT_STREAM_V_keep_V, i32 %OUTPUT_STREAM_V_data_V, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten53"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc101"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i11 %indvar_flatten53" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 13 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.85ns)   --->   "%icmp_ln113 = icmp_eq  i11 %indvar_flatten53_load, i11 1024" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 14 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.94ns)   --->   "%add_ln113_1 = add i11 %indvar_flatten53_load, i11 1" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 15 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.inc122, void %for.end124.exitStub" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 16 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%add_ln113 = add i6 %i_load, i6 1" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 19 'add' 'add_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.87ns)   --->   "%icmp_ln114 = icmp_eq  i6 %j_load, i6 32" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 20 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.44ns)   --->   "%select_ln113 = select i1 %icmp_ln114, i6 0, i6 %j_load" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 21 'select' 'select_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.44ns)   --->   "%select_ln113_1 = select i1 %icmp_ln114, i6 %add_ln113, i6 %i_load" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 22 'select' 'select_ln113_1' <Predicate = (!icmp_ln113)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i6 %select_ln113_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 23 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln122, i5 0" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.87ns)   --->   "%cmp110_mid1 = icmp_eq  i6 %add_ln113, i6 31" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 25 'icmp' 'cmp110_mid1' <Predicate = (!icmp_ln113)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.87ns)   --->   "%cmp11062 = icmp_eq  i6 %i_load, i6 31" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 26 'icmp' 'cmp11062' <Predicate = (!icmp_ln113)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node e_last_V)   --->   "%select_ln113_2 = select i1 %icmp_ln114, i1 %cmp110_mid1, i1 %cmp11062" [../Archivos_Fuente/mmult/mmult_accel.cpp:113]   --->   Operation 27 'select' 'select_ln113_2' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i6 %select_ln113" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 28 'zext' 'zext_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.93ns)   --->   "%add_ln122 = add i10 %tmp_s, i10 %zext_ln122" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 29 'add' 'add_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i10 %add_ln122" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 30 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln122_1" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 31 'getelementptr' 'out_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.35ns)   --->   "%c = load i10 %out_addr" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 32 'load' 'c' <Predicate = (!icmp_ln113)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.87ns)   --->   "%icmp_ln129 = icmp_eq  i6 %select_ln113, i6 31" [../Archivos_Fuente/mmult/mmult_accel.cpp:129]   --->   Operation 33 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln113)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.33ns) (out node of the LUT)   --->   "%e_last_V = and i1 %select_ln113_2, i1 %icmp_ln129" [../Archivos_Fuente/mmult/mmult_accel.cpp:129]   --->   Operation 34 'and' 'e_last_V' <Predicate = (!icmp_ln113)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln114 = add i6 %select_ln113, i6 1" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 35 'add' 'add_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln114 = store i11 %add_ln113_1, i11 %indvar_flatten53" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 36 'store' 'store_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln114 = store i6 %select_ln113_1, i6 %i" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 37 'store' 'store_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln114 = store i6 %add_ln114, i6 %j" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 38 'store' 'store_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.48>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_113_7_VITIS_LOOP_114_8_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [../Archivos_Fuente/mmult/mmult_accel.cpp:116]   --->   Operation 41 'specpipeline' 'specpipeline_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 42 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (1.35ns)   --->   "%c = load i10 %out_addr" [../Archivos_Fuente/mmult/mmult_accel.cpp:122]   --->   Operation 43 'load' 'c' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%w_V = bitcast i32 %c" [../Archivos_Fuente/mmult/mmult_accel.cpp:123]   --->   Operation 44 'bitcast' 'w_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %OUTPUT_STREAM_V_data_V, i4 %OUTPUT_STREAM_V_keep_V, i4 %OUTPUT_STREAM_V_strb_V, i4 %OUTPUT_STREAM_V_user_V, i1 %OUTPUT_STREAM_V_last_V, i5 %OUTPUT_STREAM_V_id_V, i5 %OUTPUT_STREAM_V_dest_V, i32 %w_V, i4 15, i4 15, i4 4, i1 %e_last_V, i5 5, i5 5"   --->   Operation 45 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc101" [../Archivos_Fuente/mmult/mmult_accel.cpp:114]   --->   Operation 46 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.61ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'load' operation ('i_load', ../Archivos_Fuente/mmult/mmult_accel.cpp:113) on local variable 'i' [24]  (0 ns)
	'add' operation ('add_ln113', ../Archivos_Fuente/mmult/mmult_accel.cpp:113) [25]  (0.887 ns)
	'select' operation ('select_ln113_1', ../Archivos_Fuente/mmult/mmult_accel.cpp:113) [30]  (0.44 ns)
	'add' operation ('add_ln122', ../Archivos_Fuente/mmult/mmult_accel.cpp:122) [37]  (0.934 ns)
	'getelementptr' operation ('out_addr', ../Archivos_Fuente/mmult/mmult_accel.cpp:122) [39]  (0 ns)
	'load' operation ('c', ../Archivos_Fuente/mmult/mmult_accel.cpp:122) on array 'out_r' [42]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'load' operation ('c', ../Archivos_Fuente/mmult/mmult_accel.cpp:122) on array 'out_r' [42]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
