#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/timing

# Path to directory of SDC files to use
sdc_dir=sdc

# Add circuits to list to sweep
circuit_list_add=sha.v 
circuit_list_add=stereovision3.v 

# Add architectures to list to sweep
arch_list_add=k6_frac_N10_40nm.xml

# Parse info and how to parse
parse_file=vpr_standard.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt

#Script parameters
script_params=-vpr_route_chan_width 200 -gen_postsynthesis_netlist -track_memory_usage -check_equivalent -sweep_hanging_nets_and_inputs off 
