set_property SRC_FILE_INFO {cfile:{D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1_vio/Sintesis/lab1_vio.srcs/constrs_1/imports/Fuentes/Arty-Z7-10-Master.xdc} rfile:../../../lab1_vio.srcs/constrs_1/imports/Fuentes/Arty-Z7-10-Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN H16    IOSTANDARD LVCMOS33 } [get_ports { clk_i }]; #IO_L13P_T2_MRCC_35 Sch=SYSCLK
