library IEEE;
use IEEE.std_logic_1164.all;

-- interface du composant additionneur
entity add1 is
  port(
       X, Y, Cin    : in std_logic;
       S, Cout    : out std_logic
      );
end add1;

architecture vue_flot of add1 is
  constant delay : time := 2 ns;

  -- signal local
  signal i : std_logic;
begin
  -- 3 Ã©quations logiques qui calculent i, Cout et S ==
  -- 3 instructions concurrentes
  S <= i xor Cin after delay;
  Cout <= (X and Y) or (i and Cin) after 2*delay;
  i <= X xor Y after delay;
end vue_flot;
