# Copyright (c) 2022 Espressif Systems (Shanghai) Co., Ltd.
# SPDX-License-Identifier: Apache-2.0
#
# Notes:
# - I/O GPIO pads are 0-19, 21-23, 25-27, 32-39
# - the output GPIOs are 0-19, 21-23, 25-27, 32-33
# - GPIOs 34-39 are inputÂ­only and do not have software-enabled pu/pd

uart0:
  tx:
    sigo: u0txd_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  rx:
    sigi: u0rxd_in
    gpio: [[0, 19], [21, 23], [25, 27], [32, 39]]
  rts:
    sigo: u0rts_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  cts:
    sigi: u0cts_in
    gpio: [[0, 19], [21, 23], [25, 27], [32, 39]]

uart1:
  tx:
    sigo: u1txd_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  rx:
    sigi: u1rxd_in
    gpio: [[0, 19], [21, 23], [25, 27], [32, 39]]
  rts:
    sigo: u1rts_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  cts:
    sigi: u1cts_in
    gpio: [[0, 19], [21, 23], [25, 27], [32, 39]]

uart2:
  tx:
    sigo: u2txd_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  rx:
    sigi: u2rxd_in
    gpio: [[0, 19], [21, 23], [25, 27], [32, 39]]
  rts:
    sigo: u2rts_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  cts:
    sigi: u2cts_in
    gpio: [[0, 19], [21, 23], [25, 27], [32, 39]]

spim2:
  miso:
    sigi: hspiq_in
    gpio: [[0, 19], [21, 23], [25, 27], [32, 39]]
  mosi:
    sigo: hspid_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  sclk:
    sigo: hspiclk_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  csel:
    sigo: hspics0_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]

spim3:
  miso:
    sigi: vspiq_in
    gpio: [[0, 19], [21, 23], [25, 27], [32, 39]]
  mosi:
    sigo: vspid_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  sclk:
    sigo: vspiclk_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  csel:
    sigo: vspics0_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  csel1:
    sigo: vspics1_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]

i2c0:
  sda:
    sigi: i2cext0_sda_in
    sigo: i2cext0_sda_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  scl:
    sigi: i2cext0_scl_in
    sigo: i2cext0_scl_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]

i2c1:
  sda:
    sigi: i2cext1_sda_in
    sigo: i2cext1_sda_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  scl:
    sigi: i2cext1_scl_in
    sigo: i2cext1_scl_out
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]

twai:
  rx:
    sigi: twai_rx
    gpio: [[0, 19], [21, 23], [25, 27], [32, 39]]
  tx:
    sigo: twai_tx
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  clkout:
    sigo: twai_clkout
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  bus_off:
    sigo: twai_bus_off_on
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]

ledc:
  ch0:
    sigo: ledc_ls_sig_out0
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch1:
    sigo: ledc_ls_sig_out1
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch2:
    sigo: ledc_ls_sig_out2
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch3:
    sigo: ledc_ls_sig_out3
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch4:
    sigo: ledc_ls_sig_out4
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch5:
    sigo: ledc_ls_sig_out5
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch6:
    sigo: ledc_ls_sig_out6
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch7:
    sigo: ledc_ls_sig_out7
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch8:
    sigo: ledc_hs_sig_out0
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch9:
    sigo: ledc_hs_sig_out1
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch10:
    sigo: ledc_hs_sig_out2
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch11:
    sigo: ledc_hs_sig_out3
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch12:
    sigo: ledc_hs_sig_out4
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch13:
    sigo: ledc_hs_sig_out5
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch14:
    sigo: ledc_hs_sig_out6
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
  ch15:
    sigo: ledc_hs_sig_out7
    gpio: [[0, 19], [21, 23], [25, 27], [32, 33]]
