Simulator report for CircuitoDigital
Mon Aug 17 18:04:02 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 322 nodes    ;
; Simulation Coverage         ;      38.01 % ;
; Total Number of Transitions ; 2227         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; ACEX1K       ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                          ;
+--------------------------------------------------------------------------------------------+----------------+---------------+
; Option                                                                                     ; Setting        ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------+---------------+
; Simulation mode                                                                            ; Functional     ; Timing        ;
; Start time                                                                                 ; 0 ns           ; 0 ns          ;
; Simulation results format                                                                  ; CVWF           ;               ;
; Vector input source                                                                        ; TesteFinal.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off            ; On            ;
; Check outputs                                                                              ; Off            ; Off           ;
; Report simulation coverage                                                                 ; On             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On             ; On            ;
; Display missing 1-value coverage report                                                    ; On             ; On            ;
; Display missing 0-value coverage report                                                    ; On             ; On            ;
; Detect setup and hold time violations                                                      ; Off            ; Off           ;
; Detect glitches                                                                            ; Off            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off            ; Off           ;
; Generate Signal Activity File                                                              ; Off            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off            ; Off           ;
; Group bus channels in simulation results                                                   ; Off            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto           ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      38.01 % ;
; Total nodes checked                                 ; 322          ;
; Total output ports checked                          ; 321          ;
; Total output ports with complete 1/0-value coverage ; 122          ;
; Total output ports with no 1/0-value coverage       ; 171          ;
; Total output ports with no 1-value coverage         ; 179          ;
; Total output ports with no 0-value coverage         ; 191          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |CircuitoDigital|SL1                                                              ; |CircuitoDigital|SL1                                                              ; pin_out          ;
; |CircuitoDigital|ClockSeletorPrincipal                                            ; |CircuitoDigital|ClockSeletorPrincipal                                            ; out              ;
; |CircuitoDigital|ButtonPrincipal                                                  ; |CircuitoDigital|ButtonPrincipal                                                  ; out              ;
; |CircuitoDigital|L3                                                               ; |CircuitoDigital|L3                                                               ; out              ;
; |CircuitoDigital|SL2                                                              ; |CircuitoDigital|SL2                                                              ; pin_out          ;
; |CircuitoDigital|SL5                                                              ; |CircuitoDigital|SL5                                                              ; pin_out          ;
; |CircuitoDigital|SL6                                                              ; |CircuitoDigital|SL6                                                              ; pin_out          ;
; |CircuitoDigital|saidaprincipal1                                                  ; |CircuitoDigital|saidaprincipal1                                                  ; pin_out          ;
; |CircuitoDigital|saidaprincipal2                                                  ; |CircuitoDigital|saidaprincipal2                                                  ; pin_out          ;
; |CircuitoDigital|saidaprincipal3                                                  ; |CircuitoDigital|saidaprincipal3                                                  ; pin_out          ;
; |CircuitoDigital|saidaprincipal4                                                  ; |CircuitoDigital|saidaprincipal4                                                  ; pin_out          ;
; |CircuitoDigital|saidaprincipal5                                                  ; |CircuitoDigital|saidaprincipal5                                                  ; pin_out          ;
; |CircuitoDigital|saidaprincipal6                                                  ; |CircuitoDigital|saidaprincipal6                                                  ; pin_out          ;
; |CircuitoDigital|saidaprincipal7                                                  ; |CircuitoDigital|saidaprincipal7                                                  ; pin_out          ;
; |CircuitoDigital|LinhasSelecionada                                                ; |CircuitoDigital|LinhasSelecionada                                                ; pin_out          ;
; |CircuitoDigital|ColunaSelecionada                                                ; |CircuitoDigital|ColunaSelecionada                                                ; pin_out          ;
; |CircuitoDigital|SC2                                                              ; |CircuitoDigital|SC2                                                              ; pin_out          ;
; |CircuitoDigital|MemoriaSelecionada                                               ; |CircuitoDigital|MemoriaSelecionada                                               ; pin_out          ;
; |CircuitoDigital|PBL1:inst|inst                                                   ; |CircuitoDigital|PBL1:inst|inst                                                   ; out0             ;
; |CircuitoDigital|ControleLeds:inst8|inst                                          ; |CircuitoDigital|ControleLeds:inst8|inst                                          ; out0             ;
; |CircuitoDigital|ControleLeds:inst8|inst1                                         ; |CircuitoDigital|ControleLeds:inst8|inst1                                         ; out0             ;
; |CircuitoDigital|ControleLeds:inst8|inst2                                         ; |CircuitoDigital|ControleLeds:inst8|inst2                                         ; out0             ;
; |CircuitoDigital|Seletorde2bits:inst4|inst                                        ; |CircuitoDigital|Seletorde2bits:inst4|inst                                        ; regout           ;
; |CircuitoDigital|Seletorde2bits:inst4|inst5                                       ; |CircuitoDigital|Seletorde2bits:inst4|inst5                                       ; out0             ;
; |CircuitoDigital|Seletorde2bits:inst4|inst1                                       ; |CircuitoDigital|Seletorde2bits:inst4|inst1                                       ; regout           ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst3|inst6                       ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst3|inst6                       ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst3|inst4                       ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst3|inst4                       ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst3|inst5                       ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst3|inst5                       ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst3|inst                        ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst3|inst                        ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst2|inst6                       ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst2|inst6                       ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst2|inst4                       ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst2|inst4                       ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst2|inst5                       ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst2|inst5                       ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst1|inst6                       ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst1|inst6                       ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst1|inst                        ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst1|inst                        ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst|inst6                        ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst|inst6                        ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst|inst4                        ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst|inst4                        ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|inst7                                ; |CircuitoDigital|MultiplexadorComplexo:inst6|inst7                                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|inst8                                ; |CircuitoDigital|MultiplexadorComplexo:inst6|inst8                                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|inst9                                ; |CircuitoDigital|MultiplexadorComplexo:inst6|inst9                                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|inst10                               ; |CircuitoDigital|MultiplexadorComplexo:inst6|inst10                               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|inst11                               ; |CircuitoDigital|MultiplexadorComplexo:inst6|inst11                               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|inst12                               ; |CircuitoDigital|MultiplexadorComplexo:inst6|inst12                               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|inst13                               ; |CircuitoDigital|MultiplexadorComplexo:inst6|inst13                               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalG:inst6|inst1                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalG:inst6|inst1                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalG:inst6|inst7                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalG:inst6|inst7                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalG:inst6|inst9                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalG:inst6|inst9                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalG:inst6|inst10               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalG:inst6|inst10               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalG:inst6|inst8                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalG:inst6|inst8                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst11               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst11               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst8                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst8                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst12               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst12               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst1                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst1                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalE:inst4|inst1                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalE:inst4|inst1                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalE:inst4|inst7                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalE:inst4|inst7                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalE:inst4|inst9                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalE:inst4|inst9                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalE:inst4|inst10               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalE:inst4|inst10               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst1                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst1                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst11               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst11               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst12               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst12               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst10               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst10               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst13               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst13               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalC:inst2|inst2                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalC:inst2|inst2                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalC:inst2|inst7                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalC:inst2|inst7                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalC:inst2|inst3                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalC:inst2|inst3                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalC:inst2|inst10               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalC:inst2|inst10               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalC:inst2|inst12               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalC:inst2|inst12               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalC:inst2|inst1                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalC:inst2|inst1                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst7                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst7                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst9                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst9                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst8                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst8                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst1                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst1                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst7                 ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst7                 ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst9                 ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst9                 ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst11                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst11                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst8                 ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst8                 ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst1                 ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst1                 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst4                                 ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst4                                 ; regout           ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst9                                 ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst9                                 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst7                                   ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst7                                   ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst11                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst11                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst9                          ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst9                          ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst8                          ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst8                          ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst2                          ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst2                          ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst11                         ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst11                         ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst12                         ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst12                         ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst16                         ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst16                         ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst8    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst8    ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst8    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst8    ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst16   ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst16   ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst8      ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst8      ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst3                                ; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst3                                ; regout           ;
; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst11                               ; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst11                               ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst10                               ; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst10                               ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst9                                ; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst9                                ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst                                 ; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst                                 ; regout           ;
; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst12                               ; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst12                               ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst2                                ; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst2                                ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst5                                ; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst5                                ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst1                                ; |CircuitoDigital|PBL3:inst14|Contador:inst15|inst1                                ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst1 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst1 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst9 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst9 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst2 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst2 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst1 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst1 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst9 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst9 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst1 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst1 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst9 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst9 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst2 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst2 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst1 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst1 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst9 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst9 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst2 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst2 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst1  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst1  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst9  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst9  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst2  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst2  ; out0             ;
; |CircuitoDigital|InversorPositivo:inst2|inst1                                     ; |CircuitoDigital|InversorPositivo:inst2|inst1                                     ; out0             ;
; |CircuitoDigital|InversorPositivo:inst2|inst                                      ; |CircuitoDigital|InversorPositivo:inst2|inst                                      ; out0             ;
; |CircuitoDigital|InversorPositivo:inst2|inst2                                     ; |CircuitoDigital|InversorPositivo:inst2|inst2                                     ; out0             ;
; |CircuitoDigital|InversorPositivo:inst2|inst3                                     ; |CircuitoDigital|InversorPositivo:inst2|inst3                                     ; out0             ;
; |CircuitoDigital|InversorPositivo:inst2|inst4                                     ; |CircuitoDigital|InversorPositivo:inst2|inst4                                     ; out0             ;
; |CircuitoDigital|PBL1-2:inst1|inst4                                               ; |CircuitoDigital|PBL1-2:inst1|inst4                                               ; out0             ;
; |CircuitoDigital|PBL1-2:inst1|inst                                                ; |CircuitoDigital|PBL1-2:inst1|inst                                                ; out0             ;
; |CircuitoDigital|PBL1-2:inst1|inst7                                               ; |CircuitoDigital|PBL1-2:inst1|inst7                                               ; out0             ;
; |CircuitoDigital|PBL1-2:inst1|inst8                                               ; |CircuitoDigital|PBL1-2:inst1|inst8                                               ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |CircuitoDigital|L4                                                               ; |CircuitoDigital|L4                                                               ; out              ;
; |CircuitoDigital|L2                                                               ; |CircuitoDigital|L2                                                               ; out              ;
; |CircuitoDigital|L1                                                               ; |CircuitoDigital|L1                                                               ; out              ;
; |CircuitoDigital|C4                                                               ; |CircuitoDigital|C4                                                               ; out              ;
; |CircuitoDigital|C3                                                               ; |CircuitoDigital|C3                                                               ; out              ;
; |CircuitoDigital|C2                                                               ; |CircuitoDigital|C2                                                               ; out              ;
; |CircuitoDigital|C1                                                               ; |CircuitoDigital|C1                                                               ; out              ;
; |CircuitoDigital|SL3                                                              ; |CircuitoDigital|SL3                                                              ; pin_out          ;
; |CircuitoDigital|SL4                                                              ; |CircuitoDigital|SL4                                                              ; pin_out          ;
; |CircuitoDigital|SL7                                                              ; |CircuitoDigital|SL7                                                              ; pin_out          ;
; |CircuitoDigital|SC1                                                              ; |CircuitoDigital|SC1                                                              ; pin_out          ;
; |CircuitoDigital|SC3                                                              ; |CircuitoDigital|SC3                                                              ; pin_out          ;
; |CircuitoDigital|SC4                                                              ; |CircuitoDigital|SC4                                                              ; pin_out          ;
; |CircuitoDigital|SC5                                                              ; |CircuitoDigital|SC5                                                              ; pin_out          ;
; |CircuitoDigital|PBL1:inst|inst4                                                  ; |CircuitoDigital|PBL1:inst|inst4                                                  ; out0             ;
; |CircuitoDigital|PBL1:inst|inst5                                                  ; |CircuitoDigital|PBL1:inst|inst5                                                  ; out0             ;
; |CircuitoDigital|PBL1:inst|inst6                                                  ; |CircuitoDigital|PBL1:inst|inst6                                                  ; out0             ;
; |CircuitoDigital|PBL1:inst|inst7                                                  ; |CircuitoDigital|PBL1:inst|inst7                                                  ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst2|inst                        ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst2|inst                        ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst1|inst4                       ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst1|inst4                       ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst1|inst5                       ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst1|inst5                       ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst|inst                         ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst|inst                         ; out0             ;
; |CircuitoDigital|Seletor:inst5|inst                                               ; |CircuitoDigital|Seletor:inst5|inst                                               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst9                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst9                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst10               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst10               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalE:inst4|inst8                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalE:inst4|inst8                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst9                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst9                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst8                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst8                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst11               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst11               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst10               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst10               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst10                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst10                ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst                                  ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst                                  ; regout           ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst12                                ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst12                                ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst2                                 ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst2                                 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst5                                 ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst5                                 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst1                                 ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst1                                 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst9                                   ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst9                                   ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst8                                   ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst8                                   ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst6                                   ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst6                                   ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst12                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst12                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst10                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst10                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst16                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst16                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst14                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst14                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst15                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst15                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst13                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst13                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst18                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst18                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst20                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst20                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst                           ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst                           ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst10                         ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst10                         ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst13                         ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst13                         ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst14                         ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst14                         ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst15                         ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst15                         ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst8    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst8    ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst16   ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst16   ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst8    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst8    ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst16   ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst16   ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst8    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst8    ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst16   ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst16   ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8    ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst16   ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst16   ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst8    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst8    ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst16   ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst16   ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst3      ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst3      ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst16     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst16     ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst       ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst       ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst6      ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst6      ; regout           ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst1 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst1 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst9 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst9 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst2 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst2 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst2 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst2 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst1 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst1 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst9 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst9 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst2 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst2 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst9 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst9 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst2 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst2 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst3  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst3  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst4  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst4  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst6  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst6  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst5  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst5  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst7  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst7  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst8  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst8  ; out0             ;
; |CircuitoDigital|PBL1-2:inst1|inst5                                               ; |CircuitoDigital|PBL1-2:inst1|inst5                                               ; out0             ;
; |CircuitoDigital|PBL1-2:inst1|inst6                                               ; |CircuitoDigital|PBL1-2:inst1|inst6                                               ; out0             ;
; |CircuitoDigital|PBL1-2:inst1|inst16                                              ; |CircuitoDigital|PBL1-2:inst1|inst16                                              ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |CircuitoDigital|L4                                                               ; |CircuitoDigital|L4                                                               ; out              ;
; |CircuitoDigital|L2                                                               ; |CircuitoDigital|L2                                                               ; out              ;
; |CircuitoDigital|L1                                                               ; |CircuitoDigital|L1                                                               ; out              ;
; |CircuitoDigital|C4                                                               ; |CircuitoDigital|C4                                                               ; out              ;
; |CircuitoDigital|C3                                                               ; |CircuitoDigital|C3                                                               ; out              ;
; |CircuitoDigital|C2                                                               ; |CircuitoDigital|C2                                                               ; out              ;
; |CircuitoDigital|C1                                                               ; |CircuitoDigital|C1                                                               ; out              ;
; |CircuitoDigital|SL3                                                              ; |CircuitoDigital|SL3                                                              ; pin_out          ;
; |CircuitoDigital|SL4                                                              ; |CircuitoDigital|SL4                                                              ; pin_out          ;
; |CircuitoDigital|SL7                                                              ; |CircuitoDigital|SL7                                                              ; pin_out          ;
; |CircuitoDigital|SC1                                                              ; |CircuitoDigital|SC1                                                              ; pin_out          ;
; |CircuitoDigital|SC3                                                              ; |CircuitoDigital|SC3                                                              ; pin_out          ;
; |CircuitoDigital|SC4                                                              ; |CircuitoDigital|SC4                                                              ; pin_out          ;
; |CircuitoDigital|SC5                                                              ; |CircuitoDigital|SC5                                                              ; pin_out          ;
; |CircuitoDigital|PBL1:inst|inst4                                                  ; |CircuitoDigital|PBL1:inst|inst4                                                  ; out0             ;
; |CircuitoDigital|PBL1:inst|inst5                                                  ; |CircuitoDigital|PBL1:inst|inst5                                                  ; out0             ;
; |CircuitoDigital|PBL1:inst|inst6                                                  ; |CircuitoDigital|PBL1:inst|inst6                                                  ; out0             ;
; |CircuitoDigital|PBL1:inst|inst7                                                  ; |CircuitoDigital|PBL1:inst|inst7                                                  ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst2|inst                        ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst2|inst                        ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst1|inst4                       ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst1|inst4                       ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst1|inst5                       ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst1|inst5                       ; out0             ;
; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst|inst                         ; |CircuitoDigital|Multiplexador12x4:inst7|mux3x1:inst|inst                         ; out0             ;
; |CircuitoDigital|Seletor:inst5|inst                                               ; |CircuitoDigital|Seletor:inst5|inst                                               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst9                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst9                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst10               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalF:inst5|inst10               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalE:inst4|inst8                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalE:inst4|inst8                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst9                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst9                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst8                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalD:inst3|inst8                ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst11               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst11               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst10               ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalB:inst1|inst10               ; out0             ;
; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst10                ; |CircuitoDigital|MultiplexadorComplexo:inst6|OriginalA:inst|inst10                ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst3                                 ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst3                                 ; regout           ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst11                                ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst11                                ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst10                                ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst10                                ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst                                  ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst                                  ; regout           ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst12                                ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst12                                ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst2                                 ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst2                                 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst5                                 ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst5                                 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst1                                 ; |CircuitoDigital|PBL3:inst14|Contador:inst9|inst1                                 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst5                                   ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst5                                   ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst8                                   ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst8                                   ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst14                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst14                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst15                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst15                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst19                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst19                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst18                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst18                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst17                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst17                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst20                                  ; |CircuitoDigital|PBL3:inst14|Encod:inst13|inst20                                  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst5                          ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst5                          ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst7                          ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst7                          ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst4                          ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst4                          ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst1                          ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst1                          ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst                           ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst                           ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst10                         ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst10                         ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst13                         ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst13                         ; out0             ;
; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst15                         ; |CircuitoDigital|PBL3:inst14|Comparador8bits:inst4|inst15                         ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst8    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst8    ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst16   ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst16   ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst32|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst8    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst8    ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst16   ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst16   ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst28|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst8    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst8    ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst16   ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst16   ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst24|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst8    ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst16   ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst16   ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst20|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst8    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst8    ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst16   ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst16   ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst18|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst16   ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst16   ; out0             ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst3    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst3    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst2    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst2    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst1    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst1    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst     ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst     ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst5    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst5    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst6    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst6    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst7    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst7    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst4    ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst16|inst4    ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst3      ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst3      ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst2      ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst2      ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst1      ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst1      ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst       ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst       ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst5      ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst5      ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst6      ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst6      ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst7      ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst7      ; regout           ;
; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst4      ; |CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst|inst4      ; regout           ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst8|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst1 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst1 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst9 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst9 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst2 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst2 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst7|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst2 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst2 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst6|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst1 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst1 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst9 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst9 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst2 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst2 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst5|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst4|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst3|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst1 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst9 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst9 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst3 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst3 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst2 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst2 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst4 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst4 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst6 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst6 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst5 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst5 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst7 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst7 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst8 ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst2|inst8 ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst3  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst3  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst4  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst4  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst6  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst6  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst5  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst5  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst7  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst7  ; out0             ;
; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst8  ; |CircuitoDigital|PBL3:inst14|Multiplexador64x8:inst3|multiplexador8x1:inst|inst8  ; out0             ;
; |CircuitoDigital|PBL1-2:inst1|inst5                                               ; |CircuitoDigital|PBL1-2:inst1|inst5                                               ; out0             ;
; |CircuitoDigital|PBL1-2:inst1|inst6                                               ; |CircuitoDigital|PBL1-2:inst1|inst6                                               ; out0             ;
; |CircuitoDigital|PBL1-2:inst1|inst16                                              ; |CircuitoDigital|PBL1-2:inst1|inst16                                              ; out0             ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Aug 17 18:04:02 2015
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CircuitoDigital -c CircuitoDigital
Info: Using vector source file "C:/Users/allen/Desktop/PBL Completo Versao Final/CircuitoDigital/TesteFinal.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 360.0 ns on register "|CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst2"
Warning: Found clock-sensitive change during active clock edge at time 360.0 ns on register "|CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst1"
Warning: Found clock-sensitive change during active clock edge at time 360.0 ns on register "|CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst7"
Warning: Found clock-sensitive change during active clock edge at time 360.0 ns on register "|CircuitoDigital|PBL3:inst14|MemoriaBiestavel:inst12|PrimeiroByte:inst17|inst4"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      38.01 %
Info: Number of transitions in simulation is 2227
Info: Quartus II Simulator was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 159 megabytes
    Info: Processing ended: Mon Aug 17 18:04:02 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


