
             Lattice Mapping Report File for Design Module 'cic'


Design Information
------------------

Command line:   map -a ECP5U -p LFE5U-85F -t CABGA381 -s 6 -oc Commercial
     CIC_First_Implementation.ngd -o CIC_First_Implementation_map.ncd -pr
     CIC_First_Implementation.prf -mp CIC_First_Implementation.mrp -lpf
     /home/user/SDR-HLS/New
     Modules/MyCIC/First_Implementation/CIC_First_Implementation_synplify.lpf
     -lpf /home/user/SDR-HLS/New Modules/MyCIC/CIC.lpf -gui 
Target Vendor:  LATTICE
Target Device:  LFE5U-85FCABGA381
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  05/26/24  11:45:15

Design Summary
--------------

   Number of registers:      0 out of 84255 (0%)
      PFU registers:            0 out of 83640 (0%)
      PIO registers:            0 out of   615 (0%)
   Number of SLICEs:         0 out of 41820 (0%)
      SLICEs as Logic/ROM:      0 out of 41820 (0%)
      SLICEs as RAM:            0 out of 31365 (0%)
      SLICEs as Carry:          0 out of 41820 (0%)
   Number of LUT4s:          0 out of 83640 (0%)
      Number used as logic LUTs:          0
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 11 out of 205 (5%)
   Number of block RAMs:  0 out of 208 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0

                                    Page 1




Design:  cic                                           Date:  05/26/24  11:45:15

Design Summary (cont)
---------------------
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 312 (0 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:




   Number of warnings:  8
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: IO buffer missing for top level port i_clk...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port i_reset...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port i_ce...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port i_data[4:0](4)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port i_data[4:0](3)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port i_data[4:0](2)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port i_data[4:0](1)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port i_data[4:0](0)...logic will
     be discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| o_data[0]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_ready             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_data[9]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_data[8]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_data[7]           | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  cic                                           Date:  05/26/24  11:45:15

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| o_data[6]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_data[5]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_data[4]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_data[3]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_data[2]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| o_data[1]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC_0 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Block GND_0 was optimized away.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 232 MB
        

























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.
