module top_module (
    input clk,
    input areset,
    input x,
    output z
); 
    reg state;
   
    parameter s0=1'd0,s1=1'd1;
    assign z=((state==s0)&x)|((state==s1)&(!x));
    always @(posedge clk,posedge areset) begin
        if (areset) begin
            state<=s0;
        end
        else begin
            case(state)
 				s0:if (x) state<=s1;else state<=s0;
                s1:if (x) state<=s1;
            endcase
        end
      end
    

endmodule
