# ğŸš€ Digilent Pmod IPs ì‹œì‘í•˜ê¸° (Getting Started with Digilent Pmod IPs)

## ğŸ“˜ ê°œìš” (Overview)

**Digilent Pmod IPs**ëŠ” **Vivado ë° Xilinx SDK 2019.1 ì´í•˜ ë²„ì „ì—ì„œë§Œ ì§€ì›**ë©ë‹ˆë‹¤.

Digilentì€ FPGAì—ì„œ Pmodë¥¼ ê°„ë‹¨íˆ ì‚¬ìš©í•  ìˆ˜ ìˆë„ë¡ ì„¤ê³„ëœ ì—¬ëŸ¬ **Pmodìš© IP ì½”ì–´**ë¥¼ ì œê³µí•©ë‹ˆë‹¤.  
ì´ ê°€ì´ë“œëŠ” **Vivado MicroBlaze ë˜ëŠ” Zynq ì„¤ê³„**ì—ì„œ Pmod IP ì½”ì–´ë¥¼ ì‚¬ìš©í•˜ëŠ” ë°©ë²•ì„ ì„¤ëª…í•©ë‹ˆë‹¤.

ì´ íŠœí† ë¦¬ì–¼ì„ ë§ˆì¹˜ë©´, **Digilent Pmod IP ì½”ì–´ë¥¼ ì‚¬ìš©í•˜ëŠ” Vivado ì„¤ê³„ ë° ë°ëª¨**ë¥¼ ì™„ì„±í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

---

## ğŸ§© ì§€ì› í”Œë«í¼ (Platforms Supported)

| í”Œë«í¼ | í”„ë¡œì„¸ì„œ ì¢…ë¥˜ |
|---------|---------------|
| Arty A7 | MicroBlaze |
| Arty S7 | MicroBlaze |
| Arty Z7 | Zynq |
| Basys 3 | MicroBlaze |
| Cmod A7 | MicroBlaze |
| Cmod S7 | MicroBlaze |
| Cora Z7 | Zynq |
| Genesys2 | MicroBlaze |
| Nexys4 | MicroBlaze |
| Nexys4-DDR | MicroBlaze |
| Nexys Video | MicroBlaze |
| Zybo | Zynq |
| Zybo Z7 | Zynq |

---

## ğŸ”Œ ì§€ì› Pmod ëª©ë¡ (Pmods Supported)

| Pmod | ì¸í„°í˜ì´ìŠ¤ | í´ë¡(MHz) | í´ë¡ ì´ë¦„ | ì¸í„°ëŸ½íŠ¸ í•€ | PmodGPIO ì‚¬ìš© | ì¶”ê°€ ì •ë³´ |
|------|-------------|------------|------------|---------------|----------------|------------|
| 8LD | GPIO | - | - | - | Yes | - |
| ACL | SPI | 80 | ext_spi_clk | - | - | - |
| ACL2 | SPI | 50 | ext_spi_clk | - | - | - |
| AD1 | SPI | - | - | - | - | - |
| AD2 | IIC | - | - | - | - | - |
| ALS | SPI | 50 | ext_spi_clk | - | - | - |
| AMP2 | GPIO | - | - | timer_interrupt | - | - |
| BLE | UART | - | - | - | - | - |
| BTN | GPIO | - | - | - | Yes | - |
| CAN | SPI | 100 | ext_spi_clk | SPI_interrupt, GPIO_interrupt | - | - |
| CLS | SPI | 50 | ext_spi_clk | - | - | - |
| COLOR | IIC | - | - | - | - | - |
| DA1 | SPI | 50 | ext_spi_clk | - | - | - |
| GYRO | SPI | 50 | ext_spi_clk | - | - | - |
| OLED | SPI/GPIO | - | - | - | - | - |
| OLEDrgb | SPI/GPIO | 50 | ext_spi_clk | - | - | - |
| PIR | GPIO | - | - | - | - | - |
| SWT | GPIO | - | - | - | Yes | - |
| TMP3 | IIC | - | - | - | - | - |
| WIFI | SPI | - | - | WF_INTERRUPT | - | 385 KBì˜ BRAM ë˜ëŠ” DDR í•„ìš” |

---

## âš™ï¸ ì‚¬ì „ ì¤€ë¹„ (Prerequisites)

### í•˜ë“œì›¨ì–´
- ì§€ì›ë˜ëŠ” **Digilent 7-Series FPGA ë³´ë“œ**
- **MicroUSB ì¼€ì´ë¸”**
- í•˜ë‚˜ ì´ìƒì˜ **Digilent Pmod**

### ì†Œí”„íŠ¸ì›¨ì–´
- **Xilinx Vivado 2018.2** (Xilinx SDK í¬í•¨)
- **Digilent Board Files** ì„¤ì¹˜ í•„ìš”  
- **Digilent Vivado IP Library** ì„¤ì¹˜ í•„ìš”  
  â†’ `vivado-library/ip/Pmods/your_pmod` í´ë”ì˜ README ì°¸ê³ 

---

## ğŸ§  íŠœí† ë¦¬ì–¼ ë‹¨ê³„ (Tutorial Steps)

### 1ï¸âƒ£ ìƒˆ MicroBlaze/Zynq ë¸”ë¡ ë””ìì¸ ìƒì„±
- í”Œë«í¼ì— ë”°ë¼ MicroBlaze ë˜ëŠ” Zynqë¥¼ ì„ íƒ  
  (ìœ„ í‘œ ì°¸ê³ )
- **MicroBlaze** â†’ "Getting Started with Vivado IP Integrator" íŠœí† ë¦¬ì–¼ ì°¸ì¡°  
- **Zynq** â†’ "Getting Started with Vivado IP Integrator" íŠœí† ë¦¬ì–¼ ì°¸ì¡°

---

### 2ï¸âƒ£ Digilent ë¼ì´ë¸ŒëŸ¬ë¦¬ ì¶”ê°€
1. Digilentì˜ **vivado-library repository** ìµœì‹  ë¦´ë¦¬ì¦ˆ ë‹¤ìš´ë¡œë“œ  
   ì˜ˆ: `vivado-library-v2018.2.zip`  
2. ì••ì¶• í•´ì œ í›„ Vivadoì—ì„œ  
   `Project Settings â†’ IP â†’ Repository Manager`  
   â†’ `Add` ë²„íŠ¼ â†’ `vivado-library` í´ë” ì„ íƒ

---

### 3ï¸âƒ£ Pmod ì¶”ê°€
1. **Board íƒ­** ì—´ê¸°  
2. Pmod ì„¹ì…˜ì—ì„œ ì›í•˜ëŠ” ì»¤ë„¥í„° ë”ë¸” í´ë¦­  
3. ì‚¬ìš©í•˜ë ¤ëŠ” **Pmod IP** ì„ íƒ  
   (ì˜ˆ: `PmodOLEDrgb`)  
4. ë‹¨ìˆœ GPIO ê¸°ë°˜ PmodëŠ” **PmodGPIO IP** ì‚¬ìš© ê°€ëŠ¥

---

### 4ï¸âƒ£ ìë™ ì—°ê²° ì‹¤í–‰ (Run Connection Automation)
- â€œRun Connection Automationâ€ í´ë¦­  
- Pmod IP ì˜† ì²´í¬ë°•ìŠ¤ ì„ íƒ í›„ OK

---

### 5ï¸âƒ£ ì°¸ì¡° í´ë¡ ì—°ê²° (Reference Clock)
> ì¼ë¶€ PmodëŠ” í´ë¡ ì…ë ¥ì´ í•„ìš”í•©ë‹ˆë‹¤.  
> í•„ìš” ì—¬ë¶€ëŠ” ìœ„ í‘œì˜ â€œReference Clockâ€ í•­ëª©ì„ í™•ì¸í•˜ì„¸ìš”.

#### ğŸ”¹ Zynq í”Œë«í¼
1. ZYNQ Processing System â†’ `Clock Configuration`  
2. `PL Fabric Clocks` â†’ ìƒˆë¡œìš´ `FCLK_CLK` í™œì„±í™”  
3. í•„ìš”í•œ ì£¼íŒŒìˆ˜ ì„¤ì • (ì˜ˆ: 50 MHz ë“±)  
4. í•´ë‹¹ í´ë¡ì„ Pmod IPì˜ í´ë¡ ì…ë ¥ì— ì—°ê²°

#### ğŸ”¹ MicroBlaze (MIG ì‚¬ìš©)
1. MIG ì„¤ì • ì°½ â†’ `Select Additional Clocks`  
2. í•„ìš”í•œ ì£¼íŒŒìˆ˜ ì„ íƒ  
3. ìƒˆ í´ë¡ì„ Pmod IPì— ì—°ê²°

#### ğŸ”¹ MicroBlaze (MIG ë¯¸ì‚¬ìš©)
1. `Clocking Wizard` â†’ Output Clocks íƒ­  
2. ìƒˆ í´ë¡ ì¶œë ¥ í™œì„±í™”  
3. ì£¼íŒŒìˆ˜ ì„¤ì • â†’ Pmod IPì— ì—°ê²°

---

### 6ï¸âƒ£ ì¸í„°ëŸ½íŠ¸ ì—°ê²° (Interrupts)
> ì¼ë¶€ PmodëŠ” ì¸í„°ëŸ½íŠ¸ê°€ í•„ìš”í•©ë‹ˆë‹¤.  
> í•„ìš” ì—¬ë¶€ëŠ” â€œInterrupt pin name/sâ€ ì—´ ì°¸ê³ .

#### ğŸ”¹ Zynq
1. ZYNQ PS â†’ `Interrupts` â†’ `Fabric Interrupts` â†’ `IRQ_F2P` í™œì„±í™”  
2. **Concat IP** ì¶”ê°€  
3. Pmod IPì˜ ì¸í„°ëŸ½íŠ¸ â†’ Concat ì…ë ¥  
4. Concat ì¶œë ¥ â†’ Zynqì˜ IRQ_F2Pì— ì—°ê²°

#### ğŸ”¹ MicroBlaze
1. AXI Interrupt Controller ì¶”ê°€  
2. Pmod IPì˜ ì¸í„°ëŸ½íŠ¸ â†’ Concat ì…ë ¥  
3. Concat ì¶œë ¥ â†’ AXI Interrupt Controllerì˜ intr í¬íŠ¸ ì—°ê²°

---

### 7ï¸âƒ£ ë””ìì¸ ê²€ì¦ (Validate Design)
1. â€œRegenerate Layoutâ€ í´ë¦­  
2. â€œValidate Designâ€ ì‹¤í–‰  
3. HDL Wrapper ìƒì„±  
   â†’ `Sources` íƒ­ â†’ ë¸”ë¡ ë””ìì¸ ìš°í´ë¦­ â†’ `Create HDL Wrapper`

---

### 8ï¸âƒ£ Bitstream ìƒì„± (Generate Bit File)
1. ìƒë‹¨ ë©”ë‰´ì—ì„œ **Generate Bitstream** í´ë¦­  
2. Synthesis â†’ Implementation â†’ Bitstream ìˆœì„œë¡œ ì‹¤í–‰  
3. ì™„ë£Œ í›„ â€œCancelâ€ í´ë¦­ (Implemented Design ì—´ í•„ìš” ì—†ìŒ)

---

### 9ï¸âƒ£ í•˜ë“œì›¨ì–´ ë‚´ë³´ë‚´ê¸° (Export Hardware to SDK)
1. `File â†’ Export â†’ Export Hardware`  
   â†’ **Include Bitstream** ì²´í¬ í›„ OK  
2. `.sysdef` ë° `.hdf` íŒŒì¼ ìƒì„±  
3. `File â†’ Launch SDK` ì‹¤í–‰  
   â†’ ê¸°ë³¸ ì„¤ì • ê·¸ëŒ€ë¡œ OK

---

### ğŸ”Ÿ Xilinx SDKì—ì„œ í•˜ë“œì›¨ì–´ í™•ì¸
- SDKì—ì„œ `system.hdf` íŒŒì¼ì´ í•˜ë“œì›¨ì–´ ì •ë³´ë¥¼ í¬í•¨  
- `/drivers` í´ë”ì— Pmodìš© ë“œë¼ì´ë²„ ì¡´ì¬  
- ìˆ˜ì • ì‹œ `libsrc` í´ë” ë‚´ ë“œë¼ì´ë²„ íŒŒì¼ ì‚¬ìš©

---

### 1ï¸âƒ£1ï¸âƒ£ ìƒˆ Application í”„ë¡œì íŠ¸ ìƒì„±
1. SDK ìƒë‹¨ `New â†’ Application Project`  
2. ì´ë¦„ ì…ë ¥ â†’ `Empty Application` ì„ íƒ â†’ OK  
3. ìƒˆ í”„ë¡œì íŠ¸ì™€ BSP ìƒì„±  
   - `lscript.ld` íŒŒì¼ í¬í•¨ (ë©”ëª¨ë¦¬ ë§µ ì •ë³´)

---

### 1ï¸âƒ£2ï¸âƒ£ ì˜ˆì œ í”„ë¡œì íŠ¸ ê°€ì ¸ì˜¤ê¸°
- `design_1_wrapper_platform_0/drivers/Pmod.../examples` í´ë”ì˜  
  ì˜ˆì œ íŒŒì¼ë“¤ì„ **project_name/src** í´ë”ì— ë³µì‚¬

---

### 1ï¸âƒ£3ï¸âƒ£ FPGA í”„ë¡œê·¸ë˜ë° (Program FPGA)
1. ë³´ë“œ ì „ì› ë° USB ì—°ê²°  
2. SDK ìƒë‹¨ â€œProgram FPGAâ€ í´ë¦­  
3. Bitstream ë‹¤ìš´ë¡œë“œ ì™„ë£Œ

---

### 1ï¸âƒ£4ï¸âƒ£ í”„ë¡œì„¸ì„œ ì‹¤í–‰ (Run on Processor)
1. UART í„°ë¯¸ë„ ì„¤ì •  
   - **Zynq**: 115200 baud  
   - **MicroBlaze**: UARTLite ì„¤ì •ì— ë”°ë¦„  
2. `Run As â†’ Launch on Hardware (System Debugger)`  
3. í”„ë¡œê·¸ë¨ ì‹¤í–‰ í›„ `main.c` ì¶œë ¥ í™•ì¸  

---

## âœ… ì°¸ê³  íŒ (Tips)
- Pmod IPë³„ **README** íŒŒì¼ í™•ì¸ í•„ìˆ˜  
- Vivadoì™€ SDK ê°„ ìˆ˜ì • ì‹œ  
  **Bitstream ì¬ìƒì„± ë° Export Hardware ë°˜ë³µ í•„ìš”**
- ì¸í„°ëŸ½íŠ¸ ë° í´ë¡ ì„¤ì •ì€ Pmodë³„ë¡œ ë‹¤ë¦„

---

**ì¶œì²˜:**  
[Digilent Reference â€“ Getting Started with Pmod IPs](https://digilent.com/reference/programmable-logic/)  
Â© Digilent, Inc.
