// Seed: 3300776318
module module_0 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_2[1'b0] = 1'd0;
  wire id_3;
  logic [1 'd0 : 'd0] id_4;
  ;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire [-1 : 1] id_11;
  wire id_12;
  assign id_6[1'b0] = -1;
endmodule
