INFO: [VRFC 10-2263] Analyzing Verilog file "D:/StudyAndWork/VIVADO/VIVADO/Exp/Exp1-1-ornotgate/Exp1-1-ornotgate.srcs/sources_1/new/ornotgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ornotgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/StudyAndWork/VIVADO/VIVADO/Exp/Exp1-1-ornotgate/Exp1-1-ornotgate.srcs/sim_1/new/s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/StudyAndWork/VIVADO/VIVADO/Exp/Exp1-1-ornotgate/Exp1-1-ornotgate.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
