-- nBitMux2

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;


entity nBit_mux4 is
	generic ( n : positive := 4 );
	port(
		sel : in std_logic_vector(1 downto 0);
		inp0, inp1, inp2, inp3 : in std_logic_vector(n-1 downto 0);
		outp : out std_logic_vector(n-1 downto 0));
end nBit_mux4;

architecture structural of nBit_mux4 is

-- conmponents
--none

-- wires
signal en_mask : std_logic_vector(3 downto 0);

begin
	loop0: for i in 0 to n-1 generate
		mux_i : entity work.mux_2powMBits(structural)
			generic map (4)
			port map(sel, 
				inp3(i)&inp2(i)&inp1(i)&inp0(i),
				outp(i));
	end generate;
end structural;