{"Sung-Soo Lim": [["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", "rtss", 1994]], "Young Hyun Bae": [["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", "rtss", 1994]], "Gyu Tae Jang": [["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", "rtss", 1994]], "Byung-Do Rhee": [["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", "rtss", 1994]], "Sang Lyul Min": [["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", "rtss", 1994]], "Chang Yun Park": [["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", "rtss", 1994]], "Kunsoo Park": [["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", "rtss", 1994]], "Chong-Sang Kim": [["An Accurate Worst Case Timing Analysis Technique for RISC Processors", ["Sung-Soo Lim", "Young Hyun Bae", "Gyu Tae Jang", "Byung-Do Rhee", "Sang Lyul Min", "Chang Yun Park", "Heonshik Shin", "Kunsoo Park", "Chong-Sang Kim"], "https://doi.org/10.1109/REAL.1994.342726", "rtss", 1994]], "Seongsoo Hong": [["Guaranteeing End-to-End Timing Constraints by Calibrating Intermediate Processes", ["Richard Gerber", "Seongsoo Hong", "Manas Saksena"], "https://doi.org/10.1109/REAL.1994.342716", "rtss", 1994]]}