INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Petr/Xilinx/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_1024x768
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_1024x768_clk_vga_hdmi_1024x768_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Petr/Xilinx/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_1024x600
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_1024x600_clk_vga_hdmi_1024x600_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Petr/Xilinx/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_640x480/clk_vga_hdmi_640x480_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_640x480
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_640x480_clk_vga_hdmi_640x480_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Petr/Xilinx/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_800x600/clk_vga_hdmi_800x600_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_800x600
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_800x600_clk_vga_hdmi_800x600_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Petr/Xilinx/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Petr/Xilinx/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Petr/Xilinx/Mandelbrot/ips/hw/hdmi/src/hdl_pkg/hdmi_interface_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Petr/Xilinx/Mandelbrot/ips/hw/hdmi/src/hdl/vga_stripes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_stripes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Petr/Xilinx/Mandelbrot/ips/hw/hdmi/src/hdl/vga_controler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_controler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Petr/Xilinx/Mandelbrot/ips/hw/hdmi/src/hdl/vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Petr/Xilinx/Mandelbrot/ips/hw/hdmi/src/hdl/tmds_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tmds_encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Petr/Xilinx/Mandelbrot/ips/hw/hdmi/src/hdl/serializer_10_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serializer_10_to_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Petr/Xilinx/Mandelbrot/ips/hw/hdmi/src/hdl/vga_to_hdmi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_to_hdmi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Petr/Xilinx/Mandelbrot/ips/hw/hdmi/src/hdl/hdmi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hdmi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Petr/Xilinx/Mandelbrot/ips/hw/image_generator/src/hdl/image_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'image_generator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Petr/Xilinx/Mandelbrot/designs/hw/mandelbrot_pinout/src/hdl/mandelbrot_pinout.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mandelbrot_pinout'
