<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)</p>
        <p>Date: Fri Jun  6 09:32:11 2025
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>GB[15] </td>
                <td>(309, 72)</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn</td>
                <td>1915</td>
            </tr>
            <tr>
                <td>2</td>
                <td>GB[10] </td>
                <td>(304, 72)</td>
                <td>DMMainPorts_1/BootupReset/shot_i_rep_RNI2SUF/U0_YWn</td>
                <td>190</td>
            </tr>
            <tr>
                <td>3</td>
                <td>GB[2] </td>
                <td>(292, 72)</td>
                <td>DMMainPorts_1/RegisterSpace/Uart0FifoReset_RNIQCKC_0/U0_YWn</td>
                <td>131</td>
            </tr>
            <tr>
                <td>4</td>
                <td>GB[7] </td>
                <td>(297, 72)</td>
                <td>DMMainPorts_1/RegisterSpace/Uart1FifoReset_RNIRLOH_0/U0_YWn</td>
                <td>131</td>
            </tr>
            <tr>
                <td>5</td>
                <td>GB[12] </td>
                <td>(306, 72)</td>
                <td>DMMainPorts_1/RegisterSpace/Uart2FifoReset_RNISUSM_0/U0_YWn</td>
                <td>131</td>
            </tr>
            <tr>
                <td>6</td>
                <td>GB[0] </td>
                <td>(290, 72)</td>
                <td>DMMainPorts_1/RegisterSpace/Uart3FifoReset_RNIT71C_0/U0_YWn_GEast</td>
                <td>104</td>
            </tr>
            <tr>
                <td>7</td>
                <td>GB[1] </td>
                <td>(291, 72)</td>
                <td>DMMainPorts_1/DMDacsA_i/SpiRst_rep_RNIQJT9/U0_YWn_GEast</td>
                <td>41</td>
            </tr>
            <tr>
                <td>8</td>
                <td>GB[4] </td>
                <td>(294, 72)</td>
                <td>DMMainPorts_1/Uart0BitClockDiv/clko_i_RNI5BT7/U0_YWn</td>
                <td>32</td>
            </tr>
            <tr>
                <td>9</td>
                <td>GB[8] </td>
                <td>(302, 72)</td>
                <td>DMMainPorts_1/Uart1BitClockDiv/clko_i_RNI6TMC/U0_YWn_GEast</td>
                <td>32</td>
            </tr>
            <tr>
                <td>10</td>
                <td>GB[14] </td>
                <td>(308, 72)</td>
                <td>DMMainPorts_1/Uart2BitClockDiv/clko_i_RNI7FG1/U0_YWn</td>
                <td>32</td>
            </tr>
            <tr>
                <td>11</td>
                <td>GB[11] </td>
                <td>(305, 72)</td>
                <td>DMMainPorts_1/Uart3BitClockDiv/clko_i_RNI81A6/U0_YWn_GEast</td>
                <td>30</td>
            </tr>
            <tr>
                <td>12</td>
                <td>GB[5] </td>
                <td>(295, 72)</td>
                <td>DMMainPorts_1/Uart1TxBitClockDiv/div_i_RNICMT5/U0_YWn</td>
                <td>9</td>
            </tr>
            <tr>
                <td>13</td>
                <td>GB[9] </td>
                <td>(303, 72)</td>
                <td>DMMainPorts_1/Uart2TxBitClockDiv/div_i_RNID994/U0_YWn</td>
                <td>9</td>
            </tr>
            <tr>
                <td>14</td>
                <td>GB[13] </td>
                <td>(307, 72)</td>
                <td>DMMainPorts_1/Uart0TxBitClockDiv/div_i_RNIB3I7/U0_YWn_GEast</td>
                <td>9</td>
            </tr>
            <tr>
                <td>15</td>
                <td>GB[6] </td>
                <td>(296, 72)</td>
                <td>DMMainPorts_1/Uart3TxBitClockDiv/div_i_RNIESK2/U0_YWn_GEast</td>
                <td>8</td>
            </tr>
            <tr>
                <td>16</td>
                <td>GB[3] </td>
                <td>(293, 72)</td>
                <td>EvalSandbox_MSS_0/CCC_0/GL0_INST/U0_YWn_GEast</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <p>(none)</p>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>DMMainPorts_1/BootupReset/shot_i_rep:Q</td>
                <td>(372, 85)</td>
                <td>GB[10] </td>
                <td>DMMainPorts_1/BootupReset/shot_i_rep_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>DMMainPorts_1/RegisterSpace/Uart0FifoReset_RNIQCKC:Y</td>
                <td>(390, 87)</td>
                <td>GB[2] </td>
                <td>DMMainPorts_1/RegisterSpace/N_4052_i</td>
                <td>ROUTED</td>
                <td>14</td>
            </tr>
            <tr>
                <td>3</td>
                <td>DMMainPorts_1/RegisterSpace/Uart1FifoReset_RNIRLOH:Y</td>
                <td>(367, 87)</td>
                <td>GB[7] </td>
                <td>DMMainPorts_1/RegisterSpace/N_4051_i</td>
                <td>ROUTED</td>
                <td>14</td>
            </tr>
            <tr>
                <td>4</td>
                <td>DMMainPorts_1/RegisterSpace/Uart2FifoReset_RNISUSM:Y</td>
                <td>(365, 87)</td>
                <td>GB[12] </td>
                <td>DMMainPorts_1/RegisterSpace/N_4050_i</td>
                <td>ROUTED</td>
                <td>14</td>
            </tr>
            <tr>
                <td>5</td>
                <td>DMMainPorts_1/RegisterSpace/Uart3FifoReset_RNIT71C:Y</td>
                <td>(375, 87)</td>
                <td>GB[0] </td>
                <td>DMMainPorts_1/RegisterSpace/N_4049_i</td>
                <td>ROUTED</td>
                <td>14</td>
            </tr>
            <tr>
                <td>6</td>
                <td>DMMainPorts_1/DMDacsA_i/SpiRst_rep:Q</td>
                <td>(483, 34)</td>
                <td>GB[1] </td>
                <td>DMMainPorts_1/DMDacsA_i/SpiRst_rep_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>7</td>
                <td>DMMainPorts_1/Uart0BitClockDiv/clko_i:Q</td>
                <td>(604, 94)</td>
                <td>GB[4] </td>
                <td>DMMainPorts_1/Uart0BitClockDiv/clko_i_2</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>DMMainPorts_1/Uart1BitClockDiv/clko_i:Q</td>
                <td>(560, 85)</td>
                <td>GB[8] </td>
                <td>DMMainPorts_1/Uart1BitClockDiv/clko_i_0</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>9</td>
                <td>DMMainPorts_1/Uart2BitClockDiv/clko_i:Q</td>
                <td>(517, 94)</td>
                <td>GB[14] </td>
                <td>DMMainPorts_1/Uart2BitClockDiv/clko_i_1</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>10</td>
                <td>DMMainPorts_1/Uart3BitClockDiv/clko_i:Q</td>
                <td>(598, 91)</td>
                <td>GB[11] </td>
                <td>DMMainPorts_1/Uart3BitClockDiv/clko_i_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>11</td>
                <td>DMMainPorts_1/Uart1TxBitClockDiv/div_i:Q</td>
                <td>(492, 61)</td>
                <td>GB[5] </td>
                <td>DMMainPorts_1/Uart1TxBitClockDiv/div_i_0</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>12</td>
                <td>DMMainPorts_1/Uart2TxBitClockDiv/div_i:Q</td>
                <td>(372, 100)</td>
                <td>GB[9] </td>
                <td>DMMainPorts_1/Uart2TxBitClockDiv/div_i_1</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>13</td>
                <td>DMMainPorts_1/Uart0TxBitClockDiv/div_i:Q</td>
                <td>(184, 127)</td>
                <td>GB[13] </td>
                <td>DMMainPorts_1/Uart0TxBitClockDiv/div_i_2</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>14</td>
                <td>DMMainPorts_1/Uart3TxBitClockDiv/div_i:Q</td>
                <td>(415, 130)</td>
                <td>GB[6] </td>
                <td>DMMainPorts_1/Uart3TxBitClockDiv/div_i_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th>Pin Swapped for Back Annotation Only</th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>CCC-NE1 (618, 134)</td>
                <td>GL0 =&gt; GL3</td>
                <td>GB[15] </td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>EvalSandbox_MSS_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>CCC-NW1 (18, 134)</td>
                <td>GL0 =&gt; GL3</td>
                <td>GB[3] </td>
                <td>EvalSandbox_MSS_0/CCC_0/GL0_net</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC Input Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> To (Pin Swapped for Back Annotation Only) </th>
                <th> CCC Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>CLK0_PAD</td>
                <td>H16</td>
                <td>MSIO11NB2/I2C_1_SCL/GPIO_1_A/CCC_NE1_CLKI0</td>
                <td>FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:Y</td>
                <td>(627, 28)</td>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:CLK0_PAD</td>
                <td>CCC-NE1 (618, 134)</td>
                <td>FCCC_C0_0/FCCC_C0_0/CLK0_PAD_net</td>
                <td>HARDWIRED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>2</td>
                <td>-</td>
                <td>-</td>
                <td>-</td>
                <td>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>(618, 134)</td>
                <td>EvalSandbox_MSS_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0</td>
                <td>CCC-NW1 (18, 134)</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_net</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> RGB Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>GB[15] </td>
                <td>(309, 72)</td>
                <td>FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn</td>
                <td>1915</td>
                <td>1</td>
                <td>(146, 9)</td>
                <td>12</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(146, 90)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(146, 93)</td>
                <td>26</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(146, 96)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(146, 99)</td>
                <td>20</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(146, 102)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(146, 132)</td>
                <td>15</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(147, 15)</td>
                <td>48</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(147, 24)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(148, 12)</td>
                <td>17</td>
            </tr>
            <tr>
                <td>2</td>
                <td>GB[10] </td>
                <td>(304, 72)</td>
                <td>DMMainPorts_1/BootupReset/shot_i_rep_RNI2SUF/U0_YWn</td>
                <td>190</td>
                <td/>
                <td>(147, 126)</td>
                <td>5</td>
            </tr>
            <tr>
                <td>3</td>
                <td>GB[2] </td>
                <td>(292, 72)</td>
                <td>DMMainPorts_1/RegisterSpace/Uart0FifoReset_RNIQCKC_0/U0_YWn</td>
                <td>131</td>
                <td/>
                <td>(146, 129)</td>
                <td>6</td>
            </tr>
            <tr>
                <td>4</td>
                <td>GB[7] </td>
                <td>(297, 72)</td>
                <td>DMMainPorts_1/RegisterSpace/Uart1FifoReset_RNIRLOH_0/U0_YWn</td>
                <td>131</td>
                <td>1</td>
                <td>(146, 12)</td>
                <td>13</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(146, 15)</td>
                <td>44</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(146, 24)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>5</td>
                <td>GB[12] </td>
                <td>(306, 72)</td>
                <td>DMMainPorts_1/RegisterSpace/Uart2FifoReset_RNISUSM_0/U0_YWn</td>
                <td>131</td>
                <td>1</td>
                <td>(147, 90)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(147, 99)</td>
                <td>18</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(148, 93)</td>
                <td>16</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(148, 96)</td>
                <td>5</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(148, 102)</td>
                <td>5</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(149, 126)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>6</td>
                <td>GB[0] </td>
                <td>(290, 72)</td>
                <td>DMMainPorts_1/RegisterSpace/Uart3FifoReset_RNIT71C_0/U0_YWn_GEast</td>
                <td>104</td>
                <td>1</td>
                <td>(446, 93)</td>
                <td>6</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(446, 96)</td>
                <td>9</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(446, 99)</td>
                <td>19</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(446, 102)</td>
                <td>31</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(446, 126)</td>
                <td>9</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(446, 129)</td>
                <td>30</td>
            </tr>
            <tr>
                <td>7</td>
                <td>GB[1] </td>
                <td>(291, 72)</td>
                <td>DMMainPorts_1/DMDacsA_i/SpiRst_rep_RNIQJT9/U0_YWn_GEast</td>
                <td>41</td>
                <td>1</td>
                <td>(446, 42)</td>
                <td>17</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(446, 45)</td>
                <td>24</td>
            </tr>
            <tr>
                <td>8</td>
                <td>GB[4] </td>
                <td>(294, 72)</td>
                <td>DMMainPorts_1/Uart0BitClockDiv/clko_i_RNI5BT7/U0_YWn</td>
                <td>32</td>
                <td>1</td>
                <td>(147, 129)</td>
                <td>6</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(148, 126)</td>
                <td>5</td>
            </tr>
            <tr>
                <td>9</td>
                <td>GB[8] </td>
                <td>(302, 72)</td>
                <td>DMMainPorts_1/Uart1BitClockDiv/clko_i_RNI6TMC/U0_YWn_GEast</td>
                <td>32</td>
                <td>1</td>
                <td>(448, 15)</td>
                <td>4</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(448, 18)</td>
                <td>3</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(448, 24)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(448, 57)</td>
                <td>14</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(448, 60)</td>
                <td>10</td>
            </tr>
            <tr>
                <td>10</td>
                <td>GB[14] </td>
                <td>(308, 72)</td>
                <td>DMMainPorts_1/Uart2BitClockDiv/clko_i_RNI7FG1/U0_YWn</td>
                <td>32</td>
                <td/>
                <td>(146, 126)</td>
                <td>2</td>
            </tr>
            <tr>
                <td>11</td>
                <td>GB[11] </td>
                <td>(305, 72)</td>
                <td>DMMainPorts_1/Uart3BitClockDiv/clko_i_RNI81A6/U0_YWn_GEast</td>
                <td>30</td>
                <td>1</td>
                <td>(448, 126)</td>
                <td>9</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(451, 129)</td>
                <td>20</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(452, 99)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>12</td>
                <td>GB[5] </td>
                <td>(295, 72)</td>
                <td>DMMainPorts_1/Uart1TxBitClockDiv/div_i_RNICMT5/U0_YWn</td>
                <td>9</td>
                <td/>
                <td>(147, 12)</td>
                <td>9</td>
            </tr>
            <tr>
                <td>13</td>
                <td>GB[9] </td>
                <td>(303, 72)</td>
                <td>DMMainPorts_1/Uart2TxBitClockDiv/div_i_RNID994/U0_YWn</td>
                <td>9</td>
                <td>1</td>
                <td>(147, 93)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(147, 96)</td>
                <td>5</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(147, 102)</td>
                <td>3</td>
            </tr>
            <tr>
                <td>14</td>
                <td>GB[13] </td>
                <td>(307, 72)</td>
                <td>DMMainPorts_1/Uart0TxBitClockDiv/div_i_RNIB3I7/U0_YWn_GEast</td>
                <td>9</td>
                <td/>
                <td>(449, 12)</td>
                <td>9</td>
            </tr>
            <tr>
                <td>15</td>
                <td>GB[6] </td>
                <td>(296, 72)</td>
                <td>DMMainPorts_1/Uart3TxBitClockDiv/div_i_RNIESK2/U0_YWn_GEast</td>
                <td>8</td>
                <td/>
                <td>(447, 93)</td>
                <td>8</td>
            </tr>
            <tr>
                <td>16</td>
                <td>GB[3] </td>
                <td>(293, 72)</td>
                <td>EvalSandbox_MSS_0/CCC_0/GL0_INST/U0_YWn_GEast</td>
                <td>1</td>
                <td/>
                <td>(446, 144)</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Warning: Local Clock Nets</h2>
        <p>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to Single Event Effects (SEEs) and have less predictable amounts of clock jitter versus the dedicated global resources. Microchip recommends using clock input and clock generation paths that maximize the usage of dedicated global routing resources, as well as promoting these signals to dedicated global resources. Refer to the RTG4 Clocking Resources User Guide and RTG4 Radiation-Mitigated Clock and Reset Network Usage Application Note for more information.
</p>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> Driving Net </th>
                <th> To </th>
            </tr>
            <tr>
                <td>1</td>
                <td>DMMainPorts_1/DMDacsA_i/N_947_i:Y</td>
                <td>DMMainPorts_1/N_947_i</td>
                <td>DMMainPorts_1/DMDacsB_i/Spi/un1_rst_3_rs:CLK</td>
            </tr>
            <tr>
                <td>2</td>
                <td>DMMainPorts_1/DMDacsC_i/Spi/N_4290_i:Y</td>
                <td>DMMainPorts_1/DMDacsC_i/Spi/N_4290_i_Z</td>
                <td>DMMainPorts_1/DMDacsC_i/Spi/un1_rst_3_rs:CLK</td>
            </tr>
            <tr>
                <td>3</td>
                <td>DMMainPorts_1/DMDacsA_i/Spi/N_933_i:Y</td>
                <td>DMMainPorts_1/DMDacsA_i/Spi/N_933_i_Z</td>
                <td>DMMainPorts_1/DMDacsA_i/Spi/un1_rst_3_rs:CLK</td>
            </tr>
            <tr>
                <td>4</td>
                <td>DMMainPorts_1/DMDacsF_i/Spi/N_936_i:Y</td>
                <td>DMMainPorts_1/DMDacsF_i/Spi/N_936_i_Z</td>
                <td>DMMainPorts_1/DMDacsF_i/Spi/un1_rst_3_rs:CLK</td>
            </tr>
            <tr>
                <td>5</td>
                <td>DMMainPorts_1/DMDacsE_i/Spi/N_65_i:Y</td>
                <td>DMMainPorts_1/DMDacsE_i/Spi/N_65_i_Z</td>
                <td>DMMainPorts_1/DMDacsE_i/Spi/un1_rst_3_rs:CLK</td>
            </tr>
            <tr>
                <td>6</td>
                <td>DMMainPorts_1/DMDacsA_i/N_914_i:Y</td>
                <td>DMMainPorts_1/N_914_i</td>
                <td>DMMainPorts_1/DMDacsD_i/Spi/un1_rst_3_rs:CLK</td>
            </tr>
        </table>
    </body>
</html>
