# CPU-Computer Organization and Design
武汉大学计算机学院 计算机组成与设计课程设计
通过verilog实现一个单周期的CPU以及五级流水线的CPU，支持RV32I的大部分指令。
五级流水线CPU支持前递，数据冒险检测等等功能。
项目包含一个modelsim的版本以及可以烧录至fpga开发板的vivado工程。

Wuhan University, School of Computer Science

Course Design for Computer Organization and Design

This project involves implementing a single-cycle CPU and a five-stage pipelined CPU in Verilog, supporting most instructions of the RV32I (Base integer instruction set, 32-bit, RISC-V). The five-stage pipelined CPU includes features such as data forwarding and data hazard detection. The project consists of a version for ModelSim and a Vivado project that can be programmed onto an FPGA development board.
