============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:02:46 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

     Pin                  Type             Fanout Load Slew Delay Arrival   
                         (Domain)                 (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)       launch                                                0 R 
async_fifo_i_wptr_full_inst
  wfull_reg/CP                                            0    +0       0 R 
  wfull_reg/Q     DFCNQD0BWP16P90(timing)       3  2.8   38  +114     114 F 
  g172/B1                                                      +0     114   
  g172/ZN         INR2D0BWP16P90(timing)        2  3.0   73   +62     176 R 
  g171/B                                                       +0     176   
  g171/CO         HA1D0BWP16P90(timing)         1  2.2   36   +73     249 R 
  g170/B                                                       +0     249   
  g170/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     310 R 
  g168/B                                                       +0     310   
  g168/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     372 R 
  g166/B                                                       +0     372   
  g166/CO         HA1D0BWP16P90(timing)         1  1.7   30   +58     429 R 
  g165/A1                                                      +0     429   
  g165/Z          XOR2D0BWP16P90(timing)        3  3.1   44   +72     501 F 
  g163/A2                                                      +0     501   
  g163/Z          XOR2D0BWP16P90(timing)        2  2.2   35   +76     577 F 
  g309__1881/A2                                                +0     577   
  g309__1881/Z    XOR2D0BWP16P90(timing)        1  1.2   23   +69     647 R 
  g308__6131/A1                                                +0     647   
  g308__6131/ZN   ND2D0BWP16P90(timing)         1  1.2   35   +34     681 F 
  g307__7098/A1                                                +0     681   
  g307__7098/ZN   NR4D0BWP16P90(timing)         1  1.3   76   +62     743 R 
  wfull_reg/D     DFCNQD0BWP16P90(timing)                      +0     743   
  wfull_reg/CP    setup                                   0   +69     812 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)       capture                                            2000 R 
----------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1188ps 
Start-point  : async_fifo_i_wptr_full_inst/wfull_reg/CP
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

