# Compile of UART_tx.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART.sv was successful.
# Compile of spart.sv was successful.
# Compile of minilab3.v was successful.
# Compile of lab1_spart_tb.sv was successful.
# Compile of driver.sv was successful.
# Compile of lab1_spart.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.lab1_spart_tb
# vsim -voptargs="+acc" work.lab1_spart_tb 
# Start time: 16:43:33 on Feb 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "driver(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab1_spart_tb(fast)
# Loading work.lab1_spart(fast)
# Loading work.spart(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.driver(fast)
add wave -position insertpoint  \
sim:/lab1_spart_tb/iDut/CLOCK_50 \
sim:/lab1_spart_tb/iDut/txd \
sim:/lab1_spart_tb/iDut/rxd \
sim:/lab1_spart_tb/iDut/iocs \
sim:/lab1_spart_tb/iDut/iorw \
sim:/lab1_spart_tb/iDut/rda \
sim:/lab1_spart_tb/iDut/tbr \
sim:/lab1_spart_tb/iDut/ioaddr \
sim:/lab1_spart_tb/iDut/databus \
sim:/lab1_spart_tb/iDut/br_cfg \
sim:/lab1_spart_tb/iDut/rst
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: tshen46  Hostname: WIN-8109  ProcessID: 8844
#           Attempting to use alternate WLF file "./wlftasrax2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftasrax2
run -all
# ** Note: $finish    : I:/win/desktop/ECE554/ECE554SP25_Minilab3/lab1_spart_tb.sv(87)
#    Time: 1260470 ns  Iteration: 0  Instance: /lab1_spart_tb
# 1
# Break in Module lab1_spart_tb at I:/win/desktop/ECE554/ECE554SP25_Minilab3/lab1_spart_tb.sv line 87
# Compile of UART_tx.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART.sv was successful.
# Compile of spart.sv was successful.
# Compile of minilab3.v was successful.
# Compile of lab1_spart_tb.sv was successful.
# Compile of driver.sv was successful.
# Compile of lab1_spart.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.lab1_spart_tb
# End time: 16:50:44 on Feb 13,2025, Elapsed time: 0:07:11
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.lab1_spart_tb 
# Start time: 16:50:44 on Feb 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "driver(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab1_spart_tb(fast)
# Loading work.lab1_spart(fast)
# Loading work.spart(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.driver(fast)
add wave -position insertpoint  \
sim:/lab1_spart_tb/iDut/CLOCK_50 \
sim:/lab1_spart_tb/iDut/txd \
sim:/lab1_spart_tb/iDut/rxd \
sim:/lab1_spart_tb/iDut/iocs \
sim:/lab1_spart_tb/iDut/iorw \
sim:/lab1_spart_tb/iDut/rda \
sim:/lab1_spart_tb/iDut/tbr \
sim:/lab1_spart_tb/iDut/ioaddr \
sim:/lab1_spart_tb/iDut/databus \
sim:/lab1_spart_tb/iDut/br_cfg \
sim:/lab1_spart_tb/iDut/rst
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: tshen46  Hostname: WIN-8109  ProcessID: 8844
#           Attempting to use alternate WLF file "./wlftda449r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftda449r
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/lab1_spart_tb/iDut/CLOCK_50 \
sim:/lab1_spart_tb/iDut/txd \
sim:/lab1_spart_tb/iDut/rxd \
sim:/lab1_spart_tb/iDut/iocs \
sim:/lab1_spart_tb/iDut/iorw \
sim:/lab1_spart_tb/iDut/rda \
sim:/lab1_spart_tb/iDut/tbr \
sim:/lab1_spart_tb/iDut/ioaddr \
sim:/lab1_spart_tb/iDut/databus \
sim:/lab1_spart_tb/iDut/br_cfg \
sim:/lab1_spart_tb/iDut/rst
run -all
# ** Note: $finish    : I:/win/desktop/ECE554/ECE554SP25_Minilab3/lab1_spart_tb.sv(87)
#    Time: 1260470 ns  Iteration: 0  Instance: /lab1_spart_tb
# 1
# Break in Module lab1_spart_tb at I:/win/desktop/ECE554/ECE554SP25_Minilab3/lab1_spart_tb.sv line 87
# Compile of UART_tx.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART.sv was successful.
# Compile of spart.sv was successful.
# Compile of minilab3.v was successful.
# Compile of lab1_spart_tb.sv was successful.
# Compile of driver.sv was successful.
# Compile of lab1_spart.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.lab1_spart_tb
# End time: 16:59:57 on Feb 13,2025, Elapsed time: 0:09:13
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.lab1_spart_tb 
# Start time: 16:59:57 on Feb 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "driver(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab1_spart_tb(fast)
# Loading work.lab1_spart(fast)
# Loading work.spart(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.driver(fast)
add wave -position insertpoint  \
sim:/lab1_spart_tb/iDut/CLOCK_50 \
sim:/lab1_spart_tb/iDut/txd \
sim:/lab1_spart_tb/iDut/rxd \
sim:/lab1_spart_tb/iDut/iocs \
sim:/lab1_spart_tb/iDut/iorw \
sim:/lab1_spart_tb/iDut/rda \
sim:/lab1_spart_tb/iDut/tbr \
sim:/lab1_spart_tb/iDut/ioaddr \
sim:/lab1_spart_tb/iDut/databus \
sim:/lab1_spart_tb/iDut/br_cfg \
sim:/lab1_spart_tb/iDut/rst
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: tshen46  Hostname: WIN-8109  ProcessID: 8844
#           Attempting to use alternate WLF file "./wlftq41iz8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq41iz8
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/lab1_spart_tb/iDut/CLOCK_50 \
sim:/lab1_spart_tb/iDut/txd \
sim:/lab1_spart_tb/iDut/rxd \
sim:/lab1_spart_tb/iDut/iocs \
sim:/lab1_spart_tb/iDut/iorw \
sim:/lab1_spart_tb/iDut/rda \
sim:/lab1_spart_tb/iDut/tbr \
sim:/lab1_spart_tb/iDut/ioaddr \
sim:/lab1_spart_tb/iDut/databus \
sim:/lab1_spart_tb/iDut/br_cfg \
sim:/lab1_spart_tb/iDut/rst
run -all
# ** Note: $finish    : I:/win/desktop/ECE554/ECE554SP25_Minilab3/lab1_spart_tb.sv(87)
#    Time: 1260470 ns  Iteration: 0  Instance: /lab1_spart_tb
# 1
# Break in Module lab1_spart_tb at I:/win/desktop/ECE554/ECE554SP25_Minilab3/lab1_spart_tb.sv line 87
# Compile of UART_tx.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART.sv was successful.
# Compile of spart.sv failed with 1 errors.
# Compile of minilab3.v was successful.
# Compile of lab1_spart_tb.sv was successful.
# Compile of driver.sv was successful.
# Compile of lab1_spart.sv was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of UART_tx.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART.sv was successful.
# Compile of spart.sv failed with 1 errors.
# Compile of minilab3.v was successful.
# Compile of lab1_spart_tb.sv was successful.
# Compile of driver.sv was successful.
# Compile of lab1_spart.sv was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of UART_tx.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART.sv was successful.
# Compile of minilab3.v was successful.
# Compile of lab1_spart_tb.sv was successful.
# Compile of driver.sv was successful.
# Compile of lab1_spart.sv was successful.
# Compile of spart.sv failed with 1 errors.
# 8 compiles, 1 failed with 1 error.
# Compile of UART_tx.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART.sv was successful.
# Compile of minilab3.v was successful.
# Compile of lab1_spart_tb.sv was successful.
# Compile of driver.sv was successful.
# Compile of lab1_spart.sv was successful.
# Compile of spart.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.lab1_spart_tb
# End time: 17:14:35 on Feb 13,2025, Elapsed time: 0:14:38
# Errors: 0, Warnings: 10
# vsim -voptargs="+acc" work.lab1_spart_tb 
# Start time: 17:14:35 on Feb 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab1_spart_tb(fast)
# Loading work.lab1_spart(fast)
# Loading work.spart(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.driver(fast)
add wave -position insertpoint  \
sim:/lab1_spart_tb/iDut/CLOCK_50 \
sim:/lab1_spart_tb/iDut/txd \
sim:/lab1_spart_tb/iDut/rxd \
sim:/lab1_spart_tb/iDut/iocs \
sim:/lab1_spart_tb/iDut/iorw \
sim:/lab1_spart_tb/iDut/rda \
sim:/lab1_spart_tb/iDut/tbr \
sim:/lab1_spart_tb/iDut/ioaddr \
sim:/lab1_spart_tb/iDut/databus \
sim:/lab1_spart_tb/iDut/br_cfg \
sim:/lab1_spart_tb/iDut/rst
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: tshen46  Hostname: WIN-8109  ProcessID: 8844
#           Attempting to use alternate WLF file "./wlftfakdeg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfakdeg
run -all
# ** Note: $finish    : I:/win/desktop/ECE554/ECE554SP25_Minilab3/lab1_spart_tb.sv(87)
#    Time: 1260470 ns  Iteration: 0  Instance: /lab1_spart_tb
# 1
# Break in Module lab1_spart_tb at I:/win/desktop/ECE554/ECE554SP25_Minilab3/lab1_spart_tb.sv line 87
# Compile of UART_tx.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART.sv was successful.
# Compile of minilab3.v was successful.
# Compile of lab1_spart_tb.sv was successful.
# Compile of driver.sv was successful.
# Compile of lab1_spart.sv was successful.
# Compile of spart.sv was successful.
# 8 compiles, 0 failed with no errors.
# Compile of UART_tx.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART.sv was successful.
# Compile of minilab3.v was successful.
# Compile of lab1_spart_tb.sv was successful.
# Compile of driver.sv was successful.
# Compile of lab1_spart.sv was successful.
# Compile of spart.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.lab1_spart_tb
# End time: 17:30:54 on Feb 13,2025, Elapsed time: 0:16:19
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.lab1_spart_tb 
# Start time: 17:30:54 on Feb 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "driver(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab1_spart_tb(fast)
# Loading work.lab1_spart(fast)
# Loading work.spart(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.driver(fast)
add wave -position insertpoint  \
sim:/lab1_spart_tb/iDut/CLOCK_50 \
sim:/lab1_spart_tb/iDut/txd \
sim:/lab1_spart_tb/iDut/rxd \
sim:/lab1_spart_tb/iDut/iocs \
sim:/lab1_spart_tb/iDut/iorw \
sim:/lab1_spart_tb/iDut/rda \
sim:/lab1_spart_tb/iDut/tbr \
sim:/lab1_spart_tb/iDut/ioaddr \
sim:/lab1_spart_tb/iDut/databus \
sim:/lab1_spart_tb/iDut/br_cfg \
sim:/lab1_spart_tb/iDut/rst
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: tshen46  Hostname: WIN-8109  ProcessID: 8844
#           Attempting to use alternate WLF file "./wlft25akhh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft25akhh
run -all
# ** Note: $finish    : I:/win/desktop/ECE554/ECE554SP25_Minilab3/lab1_spart_tb.sv(87)
#    Time: 1260470 ns  Iteration: 0  Instance: /lab1_spart_tb
# 1
# Break in Module lab1_spart_tb at I:/win/desktop/ECE554/ECE554SP25_Minilab3/lab1_spart_tb.sv line 87
# Compile of UART_tx.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART.sv was successful.
# Compile of minilab3.v was successful.
# Compile of lab1_spart_tb.sv was successful.
# Compile of driver.sv was successful.
# Compile of lab1_spart.sv was successful.
# Compile of spart.sv was successful.
# 8 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.lab1_spart_tb
# End time: 17:34:48 on Feb 13,2025, Elapsed time: 0:03:54
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.lab1_spart_tb 
# Start time: 17:34:48 on Feb 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab1_spart_tb(fast)
# Loading work.lab1_spart(fast)
# Loading work.spart(fast)
# Loading work.UART(fast)
# Loading work.UART_tx(fast)
# Loading work.UART_rx(fast)
# Loading work.driver(fast)
add wave -position insertpoint  \
sim:/lab1_spart_tb/iDut/CLOCK_50 \
sim:/lab1_spart_tb/iDut/txd \
sim:/lab1_spart_tb/iDut/rxd \
sim:/lab1_spart_tb/iDut/iocs \
sim:/lab1_spart_tb/iDut/iorw \
sim:/lab1_spart_tb/iDut/rda \
sim:/lab1_spart_tb/iDut/tbr \
sim:/lab1_spart_tb/iDut/ioaddr \
sim:/lab1_spart_tb/iDut/databus \
sim:/lab1_spart_tb/iDut/br_cfg \
sim:/lab1_spart_tb/iDut/rst
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: tshen46  Hostname: WIN-8109  ProcessID: 8844
#           Attempting to use alternate WLF file "./wlftvjc512".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvjc512
run -all
# ** Note: $finish    : I:/win/desktop/ECE554/ECE554SP25_Minilab3/lab1_spart_tb.sv(87)
#    Time: 1260470 ns  Iteration: 0  Instance: /lab1_spart_tb
# 1
# Break in Module lab1_spart_tb at I:/win/desktop/ECE554/ECE554SP25_Minilab3/lab1_spart_tb.sv line 87
