// Seed: 740053824
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1;
  assign id_1 = -1'h0;
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  initial id_5.id_8 <= -1 !== -1;
  wire id_9;
  reg  id_10;
  wire id_11, id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_9,
      id_12
  );
  assign id_10 = id_5;
endmodule
