Fitter Status : Successful - Mon Jan 08 12:52:28 2007
Quartus II Version : 6.1 Build 201 11/27/2006 SJ Full Version
Revision Name : clk_card
Top-level Entity Name : clk_card
Family : Stratix
Device : EP1S30F780C5
Timing Models : Final
Total logic elements : 9,960 / 32,470 ( 31 % )
Total pins : 244 / 598 ( 41 % )
Total virtual pins : 0
Total memory bits : 1,378,304 / 3,317,184 ( 42 % )
DSP block 9-bit elements : 24 / 96 ( 25 % )
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 0 / 2 ( 0 % )
