-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Wed May 23 08:59:45 2018
-- Host        : DESKTOP-JI7G1LN running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim c:/git/SR/lab11/Resources/vp/src/centroid_1/centroid_1_sim_netlist.vhdl
-- Design      : centroid_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
CvmaYyJzAT4gGJRlCkE1yXt5Lv9gJbr2gC0wBzixkhI3TupXRLTg9s4Z9WVWp43QDkUuM3VRZjAj
RVnqESt3JA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
hHyS2uxRkJ6sHR79RwG8dxYfMwySDoNzo0ZpVSoiAp/93R212I5J1LxM+7EujDw/cO/x9djlyxbz
erzC6/tIqQ2nS2hUZANmmER9YkiA1RlXlIqDOWo8pOFHNj1c4jf7Zdq7OJMDPvKF+fLgmk5Lu9Y0
15oIyfQw7L+gXpW1qEU=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Cfhh7YIOGyVJiZpd5j8xa2ugbHZdDDpkNcw6vvVCCgnGCfzlen3wlGk0omzzJqyVapnfg0aPFCVf
eH/noQVGu1bQkowx0JKcNE5x1v5DKH//UNI+lq09SNF0WKlMcTAGlNSUzO8kgVv9uNbKUHDXodcD
5iGh6bHMhVPSu1QKpTfJlIMd2CMz0JfDQiVbfTaAGKvrQhaqVte7pYpnqiXM7povPwt/ntWHBH4s
XSF4J4eDVLMuQmQNy3vrqFdEUqmQFtLWgNRpG2fwo19Y2lRzT3ux5SiA0Iv55uR6x7AG21x8BZlD
JC102ufirdrREfWUzlClY8zmr+TUHpTF/SgPMw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UWceDgHVHZAg17Yudaw03bncVn75AJ6y0RYlYeqdZU3kMG9E1W6q5REaQAI7sMZSrC2g0zavsx4w
utskoq80P2avoebtdvBfjr/nBCQqUN3AvM3GSk85froboZgk4fCQ8UtEj2Qk7ob+ox/md7d9P9dw
2YULi+eG04dUc1g45wwF0ZoZdARk7Ml+fXMnm7zxmvqVieAEsVq6ETZN/P0pwvIpAakLTayKriGC
qcrb1S28bOuV+Na/FX9rxN6hM5aK7vSdFqja5GGs32r9UVRIkX6i7uqS9pWQDR0Qa31W3z6wrRrT
+2wzEwNMDKYuWVIM1FQo/Tp0NKa1Y+kyjahSGA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tLsJPLnIUk5FSxPTGLkNhAFldHrP7oFH8h39nfqyEmnC/AmGzR3fePfCEcee3I4TYySABpWhyXIf
m1jGiCuHfIpFkF2EJqjWmBev0bD33cbw1av2xtJRFa5gaQjxChO9URfjedFvCQWWwjlxejc9nD0N
O0V2XUDQxd573YmSBuByzshlxt3bujEd6Xeeb8N8NI8c2ZsfY4693LGdb3k6gtY9ZEoo4XuYVt6n
S2tNFVJTfQjyBEXbuCPqpwGf6bPdy2SKvTE/s4rSIVTO08J6bXDaEOBUGg13XVoJJqrayiJRVuQL
LhoiPzgOqS6ude1uUaMHE/SN9X/vt/6uOsOl2w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jgk19ieS+ZYiySHKvgAHMus0OAx0HPJ59p64LMaYK8CyW0wSM8LIn++sFz9tsOBdLj2gb8IKpSVr
SOX9XXXM2pQFSME7x8q0m+EPg9m1+ghIpW4bU/w4zVq4NBjYydZCI0Hpy+X3op0a3+eENVEw5SoK
4R/zOL7aV/2nZ//wkaw=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L/BPRr/PHH5da1O06dKRr5ST8eskM6lzR1UPuTvZQ6RCsFEjTD1HgyqjW7/ypnIq7V5TYDC553+Y
rJnEENzDc6RSpzenrYxw7NrURpUedIWlCc/PEf5Zq9gu1ESkpND7t98rc+uiAz7zsn/pHD/K50NR
q9l/gcWkOCgArmADo1Lw9usrfZ8ECIPKY2kLxeTYbh4fsrCpPQsQUk4NxX3N1Q0h3RRUCdHSFc0O
lvGip/vd24OK8zXDMaQv4fPmgToFQMUvLrJXErEUeRlkpxkcX6g6Zu4RMWwwmkNIfZHpc5K8Q3RL
MMc5rARUSXbNbpf28H3iyAMZ0y+EgI0CrKwooA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ZhfR00K8U9jHZVgS6K2C0Ub/rUm/xKbjFVgdUV9Wn5AgYp3d/Z0rbpdp+Tk8Zzz+qWF3kIGyQ2+A
hqDOa2iRyI4LWe+Yl2k0jElsGAx2UeNc/ZnKXmIS8MqfbWlXewTG76aYD288bkpMcCfhJQuQf+Hq
9Rr1fQN+T/f907In9jWd3aprxZhWNsk+arV9/dg6PgpYCd+Q9jQnE3fPGVXXWK82hpanc3Qzg+WK
vAx1K9JuYcaHm+Z0scsynbDBLKXmhdKCvFDzW/uhdbTqOfe9T3+c9w3yBeX10ydkIfGeVeVflPO5
i12Oj4MNTg/gpHuQ6vo5g0O7edootJpemGoADQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OpcwBO06/z4gi+X7V6oXw1bdJ2nRFbHz1hjrktGKbmqk3W2COcNg7gAI+wCdTCpvWJyTN3BOBlV1
iR8+TjhlpL2HpjaWg40KK9JkdvvBl3b3mhTMZ2uSS9U1A0Zj0uMe94hyrM/gq6BjTqpxDROpvG1m
4l5pbyAiS1VPzRFmvCVZ1AwK8IeB1dc5LpjSYp7R+cMPuFhW0bRJg58v7bFu023NBjVhZG9drvzR
fuCW8gwTy/OK/0eC1fzbwHqCBbysseYlL+BBOPSLAkyMV1SHkz+L/LzdRUCHvIS4W/ZSPmirUK7R
VIP7DS2+8rVhEN3CC2uLVl8lvlyamaRqzD7Z2g==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 86064)
`protect data_block
Qpk3euOAlY9slRFEnDAhmrpGnxAB8KU095QyP+Bx21X9SByEhEOnqNQMxe5KfnvSLaPB1T2ntogI
CUnIF48fBtzPkU9D24pA0N+FrYpRbmdhj0aOOrtBv2Q89FYXkMuHDAl+BX+UNksgzpXcgG+4o32j
Da8mNmJpWQZxrioEdjA9Tk68Vcmze0/RutYGFvjRS9821G92gTWhrMGOapZR2SQblxVCpZ9ByPlB
eIDqJCfIifc96YGZpEW1rIpfOXmOmvgDLON8KoImZZ9Ls/cUwNRQ0PuQkipPREtfSWTi0hpof7il
ZCyZ6qgMnWYGfYY8+Oqdq48qkqLIbjIfnvh5geUF/4n6gQTrv4fCceZesrRYQ5y/kYYBM7bfr94o
NetYdd1LZPf5P2llfvYKmMs4AaBJEafEmYRynZ+9t9MhKcnTAypbtVq/itgpM9n+auXeJGt5sWCM
Z7aHOhwYOxAKCEWJ7fn/srhgESAFt9dbB1MkHu1xchx0vYN5CBRmYULwcOJrbRB0lANJztG4ySYD
/1pzbLEIzlyhhS4iz4A++NtLQLpZ+2nTaD6+lDa/iMI2e/ZVXQf2r0q5SKahXKBPYkwwu2JwSnCK
DX5s32h4LpQi9bbQ4fwRqzJ1DANKgxSGXnP0051ftyHrAK9rRp2zrOtn0I+GhcnOpOITai32YuzT
GCV1CDMvpbbyGgHv1pboxnigcE8rUgNRPSIWK+R9QN9f8wnrJw+RfK6tnCtAbN8LvUE60iIP5jUY
kM4ORZMRfM9uR3odaaO7yXXKu1v/N41K2LWLth4yUaEJug/pSaZy75N5b2wsE5KBr5QbjVIgIk8u
hRsqu7PuVxAwZ7grU7+tMTojFJ+SlsNCYL6gFOplNod10WodLyjVoH3R7ALnlOn3bQXpRcQlaVFf
ezXnlxQb6M1ltkUXbxjZnzM3ibAf9FwU2/iMRbu6mnUCAQYxSaxNcdzriDX65q3SCN7Xb/6n9aEJ
0/2BCdO06f08o0ClgBwM0yrtlNfECJLcUeahXRHLSeVHALf/7LwF6cTGgEoEp1foNJvAQ/69PO03
e6hNhrof6GG77Qht7Ut85629BKgFq5zziQeSwLsVkcCyX1vy9zJIuUsWXjssFBMlm4aUMWj6ySrU
6XRvxK2Vbvg0S/pk6Za/WsuHlbFgRWAKRH2ANnIF4aCrOm4DpbJPsgGAXHrL8A4ajaVCmcSu3swn
qy8Nbc5Ku+oN+Yu0Kt9yWc2lMIdho/RRwrsIzb/v+wE/+GJKpZEq8k4A4DfD1i9lfoEcr/h3nDHJ
BuStdtuJGUuAhOX/Ij7Nh4ca0DvlaI6Wv98D9YtI63jf5tCXHm1eEOF//K1RBRHJdgRat3dHSQS5
dbicdJBHavMYDeYpPQ1fvafvQl+ffVSa7SlB/OrbNBlqVcvkPv5Wfa7aU2Kbh+Ratbu7rOZVgzKC
xLK/L5Gq4l6YCoyUmaHrLm0MwFKWzGFMq1YDlPZYkkWTSZjHjqLObVWPU5B5Ed01iudbcS11ZaWr
VJGAPnwQxvm/Q/RcmV5T19r5TzULtCxAjWSc9pnfghQD52OGBchqBieIDP8HfjoLAZhki/h8AMf5
Q28T6kiMJ1HirNHiiA0arWjzFkSFLUr60rOx2hI9fzqh3xJte1MVcTcRHco38q9oXZ20/OeMwb2l
Y8uAgmjYe2uRXY+EoEz+o0zsltc5fMfEwImPLy+REWnJPPj3Jve6MuH/Z3p3s+OFFqHK62Q3VMFS
XuQSI2bGJ43R4Q+yv+q0HF9MEb7NLPWT1Y6f0vljmua5Op4y+Qr3RY9X/ULpWWiz6RPT4jnVh6x2
rlnNTQqgMdFWuREETdVnBLjdndesFTI9Exuf/YnHMODtlXKlCZcy2Pp8u0Wc12EIK6gdMdU5rCem
32GJMjondtFlMFTQh2WEjmJBesZxUS80m2enWYHz8/vFiRkuj8gAWmtJ4YR9FfWareDZnku+dnTS
qKnn7QDryvCKtnXKzaDJvv+ZpfJBFTVo+U3mNM9ipUCufl/vD09OC7wiWh0TwoTMjZC27jpl3bmr
b1ubPPakJemwlEwpsxzOxk6oDx/NLV0Ev4NsWzXyBdpGlwZVLdGNoIW/7WDEWL9eY75LpYJ+UCoU
avREQI8NsghTn4s/EdsuVdVdeMkUbRxrWGsFjNLyx+CNKVRS+Y+OGLGDhY+3wmhHIEbkGNsN30mg
CPLEeNBlvkF4GeCZop33/WaUJXBbKUSkSheFKFb7Fu730LaFuFRdxgjR4VPFHtmUBkmY3Sv1tbb6
Nq8AtFAUSRXYDrfRSlNHymcqclQGJjVb2SWQI9qOmKJf4HDdJLqozYmscQciGxtQ4lYIJGGoiXjv
k/iOTRo0Hun+IBUrmfG73jhlcT9MqlJyMOYHz3RPAA1PWeMYUIf8pGoDtDErwEpZJ1mad61wfiov
YT3QZoQtAQg9aAB9Vc5DiS+cEYrNNgiMr4euAySVmCWEH4Xo+1hnAveaDmH/US92lcVfzcNdSf5p
D1KlLh2zd2zUKuC//EhJsSxHmUd0/rS9GyGkJZGgHp+Q1Upo6+rJt/4bSI+phTfiFaDoclaIgq8x
KuE+N/W7fjfvpTb7S+ILesFALadELnAvqUPMQuzktbIi1rsIRvnBDpxxhCaZvap9WyHfVOro9+2S
3eO32NI8I6Uq3LbeWqlwra91Y0Jm1AOo5yuOxm0gNUm6ZFVyokuIA4WiVdUfKlxRAAogZWpeWeOl
YSbb7E1Zco7wW+TbBnRDAgaCOnuOJ0rhWBn3o+n0B42+UpTGQwfGBD0rYZQej0nF9+tmfWFg0L/3
cmf2QhVJgkE12laBItgGojDjL0TTyw7A9WxzIDrhiDLEP/Zxx65rbnKWG69+R//uvwNPI7FiM16e
fTl0zQVOfnt5AulfAD3UJ18+w0f1hR/T4UAN4AK61Dhgrvc0Pcp3Wpmigx6Trg2RqZMyN805OWI7
VPndvqNzvr49T0GZNk+Y5l/AS478iXzY8WFB4GJt8exuKAXCmCLYXh2a820pdqatclYv67y3GpjC
LuObNhA72SuXGCzI9lm7Ln0x7icwYA3z00TEXY2sl4/TxntDA0ne1XkXyHTV/icGYrryyAvXloKu
F7skP3cvtqMMYmzJDKv8+0o2QhbOE7V/jN6Bk78PTnnWgqFtqTIhZt0NUhbLhFAS2q2I+7FX1aGr
4M8OblUoczZYRq6ci9fG8RN3HCYbARy8KRFUEvp12udhEdEvx8Bf6XAQ3JcITvJAXquGOZEGue16
NdDSeh0zHseoE7fL6D3lN47rO6OrDAvChVidl7K8j3/X55G5M7ud6THoZNrPDL6/BW5/MFaeu8gM
H13UkXaTCkoEzl6TKLEiq5ptMQG46xAQJLioKyz3pLtdrmykCGwvSFz7XfrVyTJ8QTlunMMaPBNc
D9G3AGMjvl2Bljkgiw6Jp/oi4b5WoP9HnLGCEzbvpLP0IybKRiThRMxRCO5Q4wPgfSEliBulE+Qh
NQ78snE1SbEDsGqUTfGaDJ3kXKL7z2ZnfHaS8Xw3T6y8bjBvUMHJm0B1f2G/FCoMiZHxSvy06iBp
6mahfOCAF7s0CVo5XozA3zX+7mjE4XsgjWOnDvKlpDVFIe3J47185sTrcdGJ3tbzSjIZ6bcgjPx2
BJDGp2xvmfxopdMCFAbYcQcc5B3x1XtZblNvDJqqY2PR/Cr6LkJpVqEKa/MJQ0zzQ8O9lqjcFvMJ
SsKOSa0oS+kK0BWWh0fSwszzDafyOwATlIGdLoEnSPEiizV1TujAiAUqEwpYySoMzDFyA4171Fq5
4rrmj+9NQYdGqJqi811AVMqd1sQyQD5LSrxMZgcj9cLdqg0fvMAC2ZBqsngt9i66CH2L7zBMzKe+
zUbBhi8hgYwHFJJJ3sNyMcG64FJp1Hab1EslwCdifhs+gJTxEgV7g6OqYr+46+jWyZrDAscMaHmo
PvVqmbK1NEoidzc//EfShAETyzutCncESfjr3Lb5GK8B26+p2uqLsfaKKPKdew8OKnkKQfcyd9XM
9VPyQp3lRkh+eDAqXDwsRhW0IgqymO5L+IfLGJ5nGHtzWFMhT4XCYpjsGBdsG3cR7ymzxg5Qys4x
eT3gxK8ZF9M6SwZU2XXMQ96ASfaCXrXS6m4yCiKrYfS0oBKFl4Yoa7xTZnEJmWS2AlMeQuKxb95g
9mTx4XUrp91ewBEtMhjHpezvL6NHgHA/psVYfhoE7yNig+AxE5Jc1Tng7ZZopbE1tg4xMM0bLoDY
x6rhxsfjk6zlNZ/SxYyx2UjpSxRNBsqEd02AX7zk6OiH5MFmiG1G3omFl12uSPwC1v8i90ZdELhO
NZE21iWgiSPJKlgIUdGfwPsYyhb+mDDuKYGnEEmAeQO41jwZJhnU6Nr/pjuSL12GKRMCkvvJK4RT
kb5psoefF42zINYIIqMlXPQmvG0BoU0cwrvPXShXG96/yJE7yDxz3syayuw+LI5n0nb/kvnE9vlw
qF6z0rO0kfEU8HqYKpwTtfllfBQgdbx53ih3Q7OJ6U+6+hmdnO3hVrZ87fJnwUGXlxvm+gZRjUT1
qC6KprzU3kz6DZ+be0cI/bmmDcFEo8jj/Kxox2tfMMDmtvTcYPbHsDRRhZYlwQSLcr6n81eLh1O1
Gns9mfisGdZdHlyk6cL6bSRaZVHOrcLTG2jONbt2Jo/MY5+3a7PiHe6Xx0t6J9qOAnp8XCAHYaC1
xXiyuNJ0hYc4/luANkwyCPlPYEvDEvxKMCwE4JevZlWtoMBE3oF8kF7T0RdHYDFkgCf4a8MsexSe
pQS6x0Z1wmUKDjFd7GLTJ6qPEkk0zoUhsFA1KK56Qv0qplRMkEAqUCfZkRsEWvSPu8/LsleA21mc
yLaxvI9UQu4Y1doEBgAb3tKyPKp+ViYXNuXOa/ogSXj1yUehUzA7OXkz/fw+0yrMI7I2oOCuZNUC
DY0mRvhfuE399rIgtDY+bJCAnXmHFUQyeMEv2MKUWqpQMD44SiRkxtNWiYUKz0KtsIASR0vWj92R
X8+BGdrfL0AS9QJXrSBjOwysXQD2YysPlVsL0+yCjzInpbPv4jsoE/Wth4xkxfBw5lWIfotjXGCk
MprP4v3TKV92A1cbREieUu/HPiji5P2NvnX36LY0fYlsYuFJH2au8tGQMi7hU0o6leWGeNZdm5NH
4mzYYB7sXWPsNtMSyslpaD2vabu7ZODLK8Su2DXCPlYz2qzOA/ONul3q/RmjN5a6vIIqUYQteZJN
AxdoxJ05Tn7NupnsRMLjim69E8Sv0H4LdUqDCC4exoP8XoS39+I0JrJDvJpL+ltf4+PQVbJw62kw
nuSyNY6PA/hI/cRo6k86wN+uPXPXskIjBJUWPbsmx8JilbtFgbcz9+xMpxayGoA3/HxFEEQuqygC
p6i5bgELViikjMSVYyIxAWMBhbdxuZsxoDdpGEOnK/neRVrhwtB8hdEwbWLk/3BkJAAvNCKnpsq6
U50VQBQe3aZnR0M3zV16s/RlMB/BNg8UUmMbH+P9LPj3P3SntNDGVLZnp53BFCojPU+iJ3AoNveb
KKoJkLc8cKzAbX0uQZgjbk9cbqepxBEVwJVU96VZeCJzWEt7ixnhJmKXccu+ukuBgDk05vTdIU6e
h/w+ket6GhJECsvUAgubq465jS5vmTvDpCFAuXv6+crgfrNkmCheva/3dEzoDCjS2zANnA/2DNGt
Z9QG02nGSuuFyBmHMyGxns3Khs3oyDRAxNE4506w6AimW+mSRtVLkcKvy1X44PUhFryWyhTFf1o2
k/b4/xZ7eVSa1KAoHVBzvxGVwcgm6axT9ksOmTrdbIQQ+djxgri0ufco+J4kxXwO7QBa7A2DWD+y
yR9S7/Ko1myhWV8ECOoRp53MMCc4HaVqeR129DjZk/ZB5mfKam2zpk+PuyA4J/Cc0KciGPLALKEu
xo2Upg2Y/93XIBTUEz8vqIc/d3SE1qKV7f7SQOBoBwa+84mxnBhkdAFVTLNWoxQlkc+hwjgy64Vn
x6JiccVrF88kE5RmSpK8WThiw32LjY8NQL2LSTBGKvT+LzxVhABAHnOQH4yxcxvPEFJEr/sbUFlA
NKLWyEks+NoXNUJXOJd2OmG8/fmeeJ5nYlzZEWehLiENIeZ+GfZ/iEPBYku9sbkwMhWJw9UzA1oT
3AEJiupXEJx2d7yTHr+I+pCdO1kiAKrn7JUDpi0mXk6AeFrTMk+CeeGLx5qxGJqNHKKu3ly164L2
L7Fj4ohkyFwg7lkNhURwaag46L4QH0OK4I57Rdicx96ADf9OSyjfecav5czX+cPombzL7u3JI2Qi
XGNdc/UpXAtg6BUiDKrqUx1Ww+FHATgrsp181O2OH4nOt7NzbG0ELVWseBwtKhxSHaa4M4KziFQp
s0+IPf6ILvmQsh5VsVlbYCIzlixUsRDf19pXR6H3tQYw++YQ2CsCZ3LNA+v4Q3nDVvPsoerDtt5+
85irZW7drPDkExLlqQbqzzfzLRA0tHaewvJhYf/dZ3Bqk8Suy2dsYK7gvFs7DMWY0CBvCVfqOl0D
AQP8X4XTjVGK36RK2YWWMczkUTul3ZXbvWRiu/YMpL5TwxtDNdK/FnFkiWmDXfGV4oLJhEDNVCWH
jN9fVI1L2z9kxbUtW8Tq0xR/tFUU8qx+8DdcEaoGh+wb19/Gs/6F7OR2A7DeP+3aOJqyF8kPxnaE
mvAmKROXk0WJzU6n+Urjg/Mo9XfawtmCH/Sr+RfJWqeNrBbJyfAYjFOVt86CXGh9Vly8kU5hUUlz
gEqBx6MDNA38utR20yYOb6R/iL/ShjrYPstfQmrF4zChlpAD0m8alQVXANSIG4lux2zCKt5EC6vC
B6PyMOyVHxmMdvbOrSlJ6QNoBdlekrceTHSR0PdpxjDwSceTpMnvqq5mZ4DR0xw3Qt6JJgtggMAX
tNl/W/UC0rFFUvj4BGDTEhqEoZnXsfX4qT55lynHlUPD/mReiiYM4FTWNkJFQQJy+Q8DLcsEbq7L
or3tBXVrkbrZgYVcK3oU4BMbAb8T4ULr0VdgmcXsrvzw6cuvxEjQqnOHe0CKEFtBsQaaiZp+0P5K
H5TZ/grAHjGa+AI4JQcXRDXT1PnlgkC2TdULUH7L3AP2fVqPkRT8j8ig8/5cUNYSEiHycTj7hu+l
EAXfQFAuR+tWmh5XIDuoZrXjBlawVdg+kAVYQKkMDIPZ84THPynMD1o95Drnk6mjS1p/1Ofhp9h7
/5ohySwCEnPH3Va81T4VPrw7Isylh7p0mH3Rk2/CmLVK9/9G4H3jso5WzUxOm8DASe2rP7WHVdkJ
rZvE/WRQGlEtEICz2JH7F27JjJWArA+AX+XNCVMoa3fc8RKXWh5DWoW6u1Y3XMEr9aJWEEwayH35
yuXO7ZQh3BimxhsciCCTNTHApuIXzyyj50AV0A4Ik0uy5PylRcJ63qPns+cDanPl9YFYdzb2yMEo
G+I4hmDl+53d6k8CTr71hjv/WJD/QWVYZ1tzaDAIm8TAMfG1Epq62lliGc6IvIfQl/3hdd/JDoHD
inicVTEJJCqkknFzVN2hBE8OGx9iEVadxY6tAvHtf8UXNYC77TS462up6MWS2Af2+7cazfMFGt17
NyC6JH8vnspxMJbWxRyM/pSjeBRLLC4zTkRKpi62DSd2FkBNe4pSapxp55tsF6tqX2//LDL7KOA7
Yil5bSaLAPp9dSV65WGNLr3KTjYtY6J8Jymw2Ptlu1Wd+Y2W+OkSQpQM1h9HdgJrKq3bfkBe7T2i
P6l0qFMAqK8bNSy9IO2i7VDjckxnuoghQq9B3m78bvhpQnRYwKLQTtAPkOHG/szQ/0+aYSfzKqlh
sS9YDTVdbSCtpugbaJLPv+U5CgUPe6P4Brm+nOrq9co5ftpUbiqESzKIoOvrFo3uZeM/LNuD64y4
PCGTbr9uBiXoioi/3yN7W9AN9vy8lCFkclEN9T5wMepueDQM2GpVf/9rvrpuY2E0CnVb6d3WMZXV
JLW8lCiyq3k9EWIfuKHhyMCilCmgRAub/WYUPWOL3RtTGjT/0TWapGuTbmAg5OCzmakJVV2FfbAO
ZTpLlOjF1YU27jlMiWegUPl3LIu0NSoYtmdDnhZveO/8rU7x/JNTgqckwZQx+NOJuVTOfMh86xSX
HSOSwgK4UsHrD11EXKnl/+BzPu/3WGhZDbOyroj8TveJAOq27vKUgGsnp5z/7WvpDerv92h0oYSy
60HDOnp4Uy/hmUJtPVbnRKcq9lWcdAweySh+r/lMei9xXtpma4XrO/Sxbz9zgjK7q4HgRbPie5LM
jweD/7KNm/9+KsYKJjaQzGxCs2TlKbPpPG1Z6MieEX2WmkeEYVIVtcJnogoEOfAmI+ZlrvHK+keS
Zg4wKx7WClVmY4J0iPfLeNlEND9jIEfMsCYghqAjLeLH7eiBWRV+WutPwCGQ8XS7I3taeEvDGDeV
RYzlD6JnO6QaByOmcZ/6YhLmQ3nNMCvJoKeyW7LejCkkYzrEJC8Zvm+dD3I9cvLppYozFNSKKg+t
nE9VRmjzV1JsOyw2jI5WXTmjPdPUUAKgDSkGe7NJhgC9aQDfDOvGowiJo4AJtjIAM0GuH5MW9Dt0
eSKFPMuGVVzFwKfPtvzKc56KFYRIhrIhnZqFys4D8Fe8yvk23rD49JLCv1HLxOH3vzMqsO3KEGiw
1SZQFR+/c6Ma9HNVQVPzOjOdXJ1RK9Y4blDZb0wZtU33vAPpWWym8zsXQQwVgLOegyEXGxD77n0t
7vmGwc+qsEOHdEc5/vk58QAReLr+bdl6vaWAYlS0Vj3k0W+PeAqycW8k3vv3ZwHYil6jfVn0uE94
9BjKDK8UbX+m1rry1RiSmx1/iFgCb2JALDDsWcoKQo2kqHkGy/hAOGEATa6sVTr7ZqzXN0VFMAKa
E982vHHKbkWQ0ApW9bQOCNdAin7BTdGGScZaZOg3Ut7DAiQzo766JZT6j02XPSa0YHwuyYrdJ923
XfFYsr1NyUhieeH5LM2v1iL8CNYd/6bxQSGwWSASwBJ39gclcpsI59jwW7hFbXZK/i/Zn/lxaWlz
xT6z/NjQEgO75/PgbD4maVu34YmR8erdUcqllz8qAcCKBOK9ip8650708IWJPK6mUlBdyUFCqOKQ
lKa3mHk3o1TCHrOCish/OiSbr59fbZs9kXaT0CO9nEPpcSIrh0zWcN9n6xI9VitTRu8D4jhDqmhS
XZ7mjIos7O3ioNGNXMNKcKJPwT97neYQax+i2yrWXX22foCpDy++9vRmRy8/S8IdBAe9Ry0bKEXB
to+63plzODARGfHBFbFHfy0FH+er2qsIlUurt5VHPgL6nKEQYx+RJCkWtnDJutBEUR9zIRDqPhrH
i6Q818C80fltpdmzc8ZEDfhMlh8KNowFQvNucfZ7k9f6r3iTnNAIIRBPHVX1dp4bhMdCltJLRtKv
eSlzAFpin5qKlXmDZv+31BRlHIAq98zhiaiB7sR/idDorZXfwzJnQvtqUbWqBr9mXpOozlnxXpTN
o90tJuAGAMrvADTaJYwmoRiounXBFovGk1UFAeA/kYOHe/8uQ2prb7th9zA7/NvyAfB3f2hAiAt+
77yaGmXMSdhkb/FEcR4uVOjpy2r7UjT4KMAWBrF7SG89uoG456MOm+wKf8msypMDZSTNAtx8X3FM
tteMmhiKsePI7Cw+NQSTfPN3y5+xl/0OJ6vmS2dbO5NlrF4HH2KeTlpDpQadR0Fwgxta1B/d9NI2
DQvud1CyWrrEOjI+fgoOwGP4VxXJtOWZLKynScip2bFfPqedhPkLasQHokp1yI/sGU8ytUH5jZ50
WLiv3xWzDDP0r5BE1PLM7oluHO8+luv76vD1O+GIbkfs0tKujZ2UxmvIhIY7q6U+eKmMjmi9thZD
7CrYHSYHNkna64iuXFQWHg76ljDCIHQlZbOGXLSM/rqWL1uk5QlR8xr8rg0bPqjVAPwRc0e/BgRI
TUO0mSZNXlgxXaSLxczrD7H+9XoghkFQFUjka+VPskJEzSPT4TX2pBeZUSS0eQfdNxkBRKdYBeAZ
4UhIHReerPvI6JCTeRQNVvLUQAUZ7JrxTZKwkFb/OZE7doKPLALL2WCcIcmUfx6MQHiPUDPMYttP
tJLIBRIDDmAySlGNaZiXW6FAGSwXx9YXtpncTLBuXXLn02ff4itQTelIdK6CvjRCYiF2XXP580YF
nw0GcjXZFnCATA0q0NzA3+1rebTjohcmD9i0DrEKtZiJPl8yC6ek11ErezHLhKHWZP3G0oqTMhfr
7q8B/e0Hv7VXWK7m8RFlFKGsZWhxuedUrZKsO90WYDwjPx2vBwghgPo9gTuUauM85NAF7SDkNVck
xITKbxkm4Sx/t0RIJAU02Bv64/VsSoTBjmdW9NwJtnkdGXotZP+CXsK8zA9R/Lm0Ldl23336CtMP
6wMcQMbAHWZqcSCrwDASy//HiF+vcdi8COLc90gcLt9IUQQI5YmEDwcyIiPfTae3+7aQuJK4QtLH
AON8c53TbVbQoQZgbCrLafV/adA/cIQHbOHl1hih/YHBlkuWsHvoCz7Vb5dSBjn8Fs+FY7DPyGBJ
i0FmNsMlbJyxcaiuxEMsbwhlAqpcaQfuKouVZSEpr5W4A7nwIE+bu0z9lv4G3yfoQ+LbOs0Jf/J8
A8bSNJ889l+YJKyFURVdHQx+0urzPnrCCqhFShxPyoiJOsmLeW5+1VxoboHelGR3LZ8L4UjmzH1H
lsnsCVl0f8DRyAFt3ZToFJV9u6mvRtFeVXKOqnGS46hh+G3ie78+qKinJ9cl4mc1ohVg/bgrjFYy
vLtqqT6qdLwGHAqcl/kiHl5SifSOSVQ4FOuDmbI/2TUqK8lTQYEL/D8MG1CROFPScF+g5pG92XuX
Zs+yJTR6T8tS6ia3E+Vqw6ES+t6lHYPlgc/JL84Y0GTko8p7rI247vE1czd1QOQvzvUrZ+n/JZO3
ewhhkIOmoM5LDpj+XE2rwt/pFwMr/Pl/ujl3nA4tdHo/8Vpdx5bpD7haiffbjRH6Xiiv36XkIxUL
ZXyff78pTDCQIMj9ryPO5M440Lwsr1feHDJV2Autgi+m+GW6NT7StXJPCtk4v8D/sniitm6kJ8Vv
AvKaeCrHnunO1vkEQvxcbeOUfknnklVCCA7K03OVWCRSJPHafZ5RsPrjVWrFC8p+QSRztceNvZQp
tENixBTvKOnC1N1eECV0A2X8G3XBMwr0hLXo4WkDRy3VHQIbn5kj9dquZT1DmTPmcE7ZLW6tkOXd
9KWjtEuuPWbuYd1NkIFmDHt/0+XKJDA9GuYhbyvVPLMpOusFAMwAl49hNO7L6D/Eymw0192IjOWe
SwuTOQPom44Z6HSRQqux1NUigVpkA6tlBDTDqW8zTKOS0aOFAsM+ArdMf8bh0DF4xObb7yNh16zn
XjJi48gr1oOY7JWLTJcrJp4MOT0boUmfYg3/wKBAMPcTy7A61Il6Q6d75RxhJA7UlTw28Wz1axj9
Zd+ZiJfo3uk/f1Eu1MXYmRsO1eFkY4hSg5xyvaeZnmmLxU5dVvlqFUU3m0u+UiirFvtYrZVIlXVx
QiPpv4cBi/AsL7puQ4UG9igyfezVxkGx77XyL5D3uZVPsGlBDIRsjis9oqEq4uQEmhGARDC5UKn5
2isGzKpy1hAK1+bfA3PeWuuKZqaG0IydjKoaJccunIVmeGCiGyfWu6XCgtjwnZ1z/Wnj4jcWA/1z
9Sj/tzEaW8gsBP6ywCfVwB/rs+xSV1tVpF/mcX9Rc3EUpoOsDkqT00YkJyeHH68axikwerhsENkr
e4VxqCm58Vwr177LzRTek3tiuWDZlC3Zn2hskrZMbPEkQewLmVp0ZIjsZpSNc0OdKsC4zZDHp/YK
BJrJxmjJWlshygiLsb/RJ6v3t+xg6e+HKpftA9DRzvTPoPHySP9qpOWI4xmt32Q1OU3v+l48LTf8
fzHTaLINKjIxfcYAFVq39h7OYCLtwfbZLyga0dCmECcrc6ncQ04ZWV7+Av/2FdngoORk0WJ5pimU
GS6VcQgXnRm9h8/eWebWcU/OyihL7nZ3XgXuPie/P0YkE2bhDlZy10RHVNUohBk24PWxHzj7EdHP
9oTQtlZcPMsFicnDA7dBxScPKuz8anEMIK2WqoPXBBWQ12h3wy1oj3frx3mzf3XKdpZL6DoNbCG+
OyxWOU5CBvB2oUAR8YEjMhSClaVgmRmu11WSmW3R1ffcM9n99JZfgPgNUzJGj9l4VJ7I1lMuCiWN
TmkTVN51W9SN+P5FNT/DY6FOoUa6l2gt5W3NNN39W7yVB+kG+lag5NDF0csjWedm7CjDb3hR5WeO
rLSVCzOKG+fzLrxami7pQkSg3Zesg6x2N7LB8jxY/MKOuPn4mJaR5wnCa9bO7fYxBDty+1N1ERxm
vZbHQqYhTBfStHEQS/FYHGDMJsCjNTSs2SgR1a9ZmFYbxJssg7P9e1bcr6RiQcIb9ZpEFanjJsei
TpvZo6LX2rtlvqYJPzc7/oeYbnXUW/qsO2aaSkzGLEpqU9eQHfjO52xbNy04YvZmOFEnZrfoImSB
/Iq5GF8iaJNEnXu+uXPBRtBd6FVhZbSvWqFAyLYgl/fbLdEL3PkfjQIVCy75FsdX8tliNU0e+HSN
USsmu2S2rKRUqPtZ974Ivp5hNJcqNEuy2PuUxEcm0qnQi00aJhh6CY7zrNpexExJvxofNbl3xDpT
edzvui6v9duJd4Mm8j8Ps2aM4ArlSqTh1seTdj3cSq0UMY5hf3Be7cpuBbSOTOaw2FL5o5brFYJH
vmDkWs+JxZNtSaA5cS/t1+mkVf5t1/5EyMKkEMib7xHUYaxaLlzra9jxdREcqpyP27jVlFar2K8h
JCRIeFSPC0offB06/AD1+FjsZK8lIPF+gkMvqETdAA8kGAPc//2jE9Zgr/wz/uTLrwAQJ6GhcFRd
Ufw81btA+4pJdSjs6f+c7Rlxe5ZUZdPtyfr3voJIfjtjRTzJ3q5SvJ2U7Fa9YgF0tutGgLxvxPJj
WERbXbYcUMHebWkwLOm17T3zXuUzcP82Efgsr53zQG5rlO+cVfVjr+As5AgFpdDadwLO4iAuUnjT
KFzh+D8E8m62soBXZIQ2Zb9u2kL/hi/ZT8cMXF6/1FLTr9FZEtY1bIfZdlqFLOWYuSGQF8NVtv2m
RpqoBJLaNgM/8vdsQ4yI8K4hVxFttzua6cxpUys3rhevwUtcW8nVWkIS6/c2fW4j57FT5GjfGfrB
ARp1UcuIWYN7JXlrOgQCvLlY5g4B5fWz/a6xZ+chZMMVSnjt3lyADT+MPy8XhBHljcSYY7V8P2Ph
mJhWeGYgMv1+w23f8zgZsUxYyekoD79x11VMiRSPWbaOHFuYKsZ7DizpkeJi3jgOFnVLYeDPQ7lN
ONCz2msqOsGmqg70U4pGdgtV6qFoG435YVDeCWidr+pNBQNllF5m/H/+El5+PcSikqHTCUO0ENUA
H5nM7mciFUjCDqBz4hvoZRKUykzkvGLUHAIR8eWJWVHBZR0Yf1z3Jk+KHPMw624nCuuAujTTaYU2
74cFgNnF8yQPqDbE/tAJQhiD8ocIyCMVjcZcWQeP19OhbG/CIIu5lhbQNZ0ZYuJnHPcEIIgtDor0
KixTx92w1QXVP9ReqvbLRWHIkR0xsJZ8N2wbcl7/v5PL4tvdC/IKM0+xZVUug1WCX1kfDUaStNpY
MlqzwpFNx43zyUfh4sJWIZG8wz4uwprrPePwG0go6E538x31QraBuONXnJMts0Eu7Rw8RM6O8eR5
gT17LTphVpbamQaDrAlf5jvdQ2nYKs70QhcM2tOjAv3Hc1fLeyzMpv6/Q1WDXPQDiiK/Vh2sqBXg
SlWyv7GfW8zK+qrWQqI4UtVJM64QbvDn/AhTJNppw/ulyI5Y2eEmTt+L9y2j+LB6JPDqt4KuWdzd
JJ8eeZbag4krcYG94uq1YUUK05WbDOQf8S3lQxzSgWEg6k1tWOL0M4+8UF6jqlo1Dx8OLvTzE/ei
hAYzQuvDag7ZkCfhxIVrIHRbCziy89GeQujsEQL3xQSv/APJUYxP8FSQuY1szrF86OroxZNmotBN
l6CyY3MF7q8QOvDB2zKYjh6PIaEZ8j4jVLUgBtz2v8EoojlAAjLUVFtoCYOraiQ2uQfIIxED1R2/
3teE4pANQTCv4NzOcUQ30zMVU5+uKrdiE53N5tIZ15MtJJSB3c3ifss04u5tboFO/Gtgz1VjY7sT
JoGC6wBUEcK6a7yGcn5WItGLyBbtpEXzqTz/8UxE+gfffsU37Y+tema4BjA8fovGoZ/shFPQVh0K
5j3D6MU/DcCLh7jiI5fvLDFUYCOeVroT8f0YqJY42KYv/qW4DkrcuVGP9D/s5ornFTUKENp7DwkX
OBM/+e/K+oOwRX39ewc3cfwt6wAB77n8xeTIlWzG9jJypwUQkSTZUpd24NAOVWQpP2QmQ+13eQmP
sYUy+6dTLHUGSLYhOwjYJ86h6clzlB6Up5PsIF2afAQLXI2fSCH1rlwEJQP5R1kjMIcg8SAgCxLY
xg1R8g1vAw/lEqTPuKHkO3+e0lPRkG9rW44LK5IrakZfRdhVrcDcdjimb7ObJmIm7CtfXRQ5/8nL
ho0swqRhQ0Y1puKFgfpGbDl2xYViCiMf5auNI5gueFIXQw4Z6apHoMUWfWunCzjfX0RRzUD29Efj
YyaqbxR98nPsb8peFJ9RYF517YY6TXF5nOADFdorGXdbjyqQCLhS4twPoTcC4I5nOxJqg5sfA4Wb
eFpUUyPw7fsJf/EEpXwftEhEm34eJM7SlvkAgYe5FDVPuMz95RAqpKk71meYj566jLeVz9FuJQd9
Cgov7PfANoby6aXg9s+B/ro5T+doEdtxzzCDrxPI2ACGWbaRJwTevXVNnAnf2K9TyHwOGAoa/Pow
ZbNNUQDc0/YXAwaZVCTaEDZfco0bxmmUJs/+6/rrBdFyjurBEPA90AUfk5CkQ8U2N+0r93Us/AkQ
1zTXphgpeDB/dMWAD61yVEtZmBiFUnvoTny5qwcYdxDRnrg9ncfS4PCPB63GICLl1OpncMRpPLQZ
xohqR/qhmYI8CSE2YqHtUVISK6pzRGQIgSBiDg9FTIQfWHPK6YWmTSFx8za2qa/HiRO9AXTknY1p
jkmLWem8SEqB7fr7Fa7q/wHkf/WHZFmPmP+FVOQ80tXZDdao6JzesIEL6MnhwoEywfDCBb1U5ppt
Bj3KUV/Yy2rwd0/DBj4Uw8ipbPdFR17Cap3stthOk3uzpO+Nz+vqflu89D+k7IJfWqtxJxk8yVgy
GLPnpPnTApP1ytSdHDJs776owcjLTQRWv3975anrPk+cvJCg7hlkxysAiSNU7/vOq6DcI7Z5ra/Y
KfPEW1+LHfGuL8vRy047o23DM9K6+KivHSzCqhbFsFQLMmZWE/AOwKZQpBaF1xrex1Ykhhnm0aqT
E8UgjrZLfG2v2P9fOsc2j0rlSFyVMGbgBI9SqLwz2kgjxk5Nh9bTeyZYzvOeN855AYnGDfrueA5F
JHFjhiiXUlDxofi9hyoJXTZWnEp50Sxox6uFv54XE3lfSbc8u6qtzjv3X+NPfUgOK3ucfus7OhzM
62vUCd3YSWi7caXyqpqbR67opJmRaYvYSBG4S9ubiVdlaWSMnPmOS9wG4qOMKiGGIKoXLNamDuRy
otGwSFL33vEUY7UQKBiDyZU2D/drybeSDIUXA/X0RzHLsCu9wS6xETXb81HdHRx50MqqJGpsTPHb
cziqKgJDe9H5gvZ4PtYlyQ1rKkYxLBUK1pIThhTH4lQ+S1MDI+cW+yblTVAAzNEFOBAPt+ORld8v
VgLP+42fCZJLQjAEHxkNMfLcr913KN3wIr4KQQTYv7o9Y0gCRQ4WTU2AUsePJuP3n3KITBUw/t5M
byzc0C6OGlbdHJKg+S/XnYMvju0gySqJi6bTqL33SslORtPpxcbGl62VOiplgOgkMfnm5bDt7p6Z
bKUkP3zuOSnqpiqH7bKBDAy/ynHDoexAa5U+1Rautg2qWAwv0gm1zZDuuEH6u0so5JQN2HBFrM4l
LJo9M7yRauTOg6aZp/xOyJ6sjRT2u8ex2sz2+mbcvxI+nH5zW1NVqKUY4zwfBsFNyzpIWmpGxo0J
fmdI8gK/i8dRDXsY948pCmVfnElylB+A56iErEViLewKC+1FdehKFCBuBCnjIp70LSus4JaKhndL
MwPipl1EuK/70roJdPrq355+u/qEsmaxVl+2UZi+DeUeTrknf7t4hFfFmP8vOo3LFwKnLMJqaAsD
VEZkzWgYHeMfei43xIVimaG83GzfKM3gztUvzmwyrbfcuj4+uLgQrJBsOiYthVF9LSTivpTqGgni
5XswWsRpAk7tvNlqRDu8hbR4+2WwxWcVlqLUXKKNqYD9vizvLjlxs6IxrGZC1VKQDQLlLMGpsGPY
IfrocM/wUw47pYQOgXlbUa6l2J40MrImfZ7oJIo1iPKwb3KsvErnBKYSchPw3PZOqplCd0dOPss/
KOJAApDTFVl1cPJ+h5QRtK9MB04h5gUvhG/56MCwhwHXX/OzXqoebIM8UC7hgH/W2p6qU6jxN9gA
DSfqVh6czhvXPmJ1mdthnNHjzcXlHpsqI0di5ggrmLfY6hbSKZmzcrJbmU+VOpTP3sA4N+Ki5Etx
xW28RjgrHHS2ZNo0mSKHi4gq5nQvaQTcIdqa4ySGwOMjjsVsNBxt3Fk4B3j3CefjvYnxMbFXAKHI
hgGf+U4gNVZd6TvKF/FtxLCp5BCLXCT60cG3cpIWWDYP4ZYfemJZc1H1UgicuNDx2H1EfsyZatvh
1Qe45yFM4jBk7Rga6lb2+TW7osJ44Pel56waRrm4zYF/nyMtdkes1HQLnbODNUCYYoY61P+3kRKb
yfPw85KT4eDt7NX3+kh2g0yRCq3t/C/mRB9hEk/x7V02cmy4C4xeEE/M6SMMw4T1ynldoc/epw/9
V27Kz1q9lAnJK/8oGm28NaoIvroYNi8kY3IWqf0ezIxLn3lnJoV2SeraEPKwLlw9jgBZ3i5sEGXV
dBdIRVZpBwYoctTyXdT1uAe7v3AN6JQNFdSF2NwO9xyT/3jeW5mss9ZIDgK8LSU+UznWi2LQRKL0
KJLaklUcAExTUdT+9zBLLmbceoHCD/VlAvWufbBGUXyMbSdf9ACD1dYOig4MoKhGRV+W3H1L+lxM
3vK4kV9qoDXgNMIv/GtA5oO/dJcfwMgRmgfe5BN7zLsazHF3sZ+iJnIz7rwOiQZorIlE59SuoyZc
3891hh/1wc9Onboo8XrpXEu5lOxgExp2wBTwCHDiEa3zURmmwyBI6tYd6vTlGW2Z0VB2G5vXrP/k
/6GRV+r1ZAC26XDerg/fHVjTxJCp5bl/gy3XBUIAJ+dGhSDg4X9BxnUJd59sPBvULrteWkYwCdCF
apW9jLIEGZ7DmSywhWTUNul5M+930qDrXDpIg44W/ZRUYIJYECjvIc75Qv1B5luDE1TnBturM+s3
8ZDcXiNr4ixLdqcD7qVst6J3N81lc28qOflX51emLOi5FTSEBU5puiWlBK73XpEyUQ7UlyxPudB1
UI8VHbtiL2Z5fU35OSDjKoOYIrX3Ksr94LMx1+sxoJ+ebZ/G7iiFgBovvuP0meoiBu0irdtxSOAs
klUtPQ2NfzZdZ6e1q//KMrpQuNJNOu9cTzwBfPALAZsCNhDp1Ec8tYxkPK/hwSMngCwOC7kHKNpU
YNueZBsvFycdTryCYT2A6Vlhs4w5tWLZYaMOGOh8pJbH0mq7uRNbGQtMNi/6yTHIi0hoTpS8/wtS
YoErb0NmC1ITGABScHlYzJP3W+F9ESMILdYd2Mzpnpou8UzW9jVzBMrxZw13MJxqtGiz8AvjbLZa
gKWC7q0G1miDuwsIoEIjpp57WCKfVWmpfbFJWKl5yzovq7IMyp8cPWuigFKOk74i9GSUpcG5dt+3
DtxJK81qpRe5a4oGgiBLep48HrpIZFthw6nWe3ATnSDgZrnrK2thNgwixVmExT+Csk6ZUV34K8t9
k7sbIPk+4k51irdxptJtmPtTlhFVeFJQzZWE63iLvmbnRId3etGwBxLsUmJUkAShEkbXFlBB8apy
DMxrmL21RGB/4pG5juNxN2vcoUSC71E98z+IPVIPeqIqwFtHNMq/Bhsx5TfUAGgsai5myG6k39Iv
GgK1sWfX+NZ3r5aXrZDUu7ezwgsDFEL6m5/ruy/+JMjFN28Wbc/DSJiq5nqbvPiA+fdj+OObkD1c
WazmVHqZleU7kxtXQDvu87KqPDvzjAd2LCQRPuR8ApgK8F2pIeqrIGWUtAOX0knYr+gZ/SCSMr0k
My4ovagOZU/0wFNCSKu45kQMYaaKjKlk1rOnN9hJ2eDKxbqirK1zD29cwQpBdwjXzCVJFdMfQN7A
MtXic6mswEvT326hBeSrRwG/czaaXas1fyv6Nm1Fz1tpV+SByNqf4tg/Jc9l/X9iy3+tG69bBRa1
3CQGWwjBN6TrDrv+5yO0Sydo2TYdAFYmVwHiyPVfR0JcMhzRkJzPQY43CgVe6Yxz5jD0oFWo7RF2
QesC78gg+3vVTDx5DzOR5X7SueNMTds9eLOc5KUopkIBUxkNJEITzBNvdsF5cRQn6DWNiK+n+yjL
sah0iUMAcpwpl8IljqjmsJniEjVl8+XIhrMZFJ9sgP88AmAtpXXdrsLZGMiNyZ6uLNRUKbCYME1k
U+xizZlFjJnAg17RmKV+6XSS8veSPo9CRQdY686ZLIXGjP4NKBi2B4T1PT3BirQlWH72Atr7QTT8
hF+JC1kUnheUzZJcml9SaBRvFz05dINTRG80FPJHyUKVXn/RpbCnCYd8+trti3DSGXyGo+yAv0ai
cYrrtYhgeNmzHF1il3BiX5zuV16TQAIg3pCTsBw5sCRs8IQJ5ZrLlKUUiXvK7n0FoUVGs5/jnihw
Kf+1e0qLQrjH7ciuveJ9QhukYQ02pcLaBuUP68VKymOmWpiyiAhxuVWtjCK9ZUOMUPz10SsAVUe7
YpDBc4CaKWj+oFNo5OGdYS6HD1mGTs+5yBQg5/tg4djO3TFff9+yC1Lut9nXgPDgyTtkLFjtPRPT
3DFMwv8z7AxQKbMjxsr9cn5bKCU0ArIS0h/8/krgStockcHuNQxupEgRYk8B/d9xagm/hWRrJinS
4biXrk+7wPzZ0RW2Y7gL7RqEYs0xcJiKRWhiZegDlikFvVn+m+j0PDkCBdKPSCSJjD4eD/ka+ROx
0cFQPF0LByHZENsLFs0L1/7HIcsqyuZHOiSmRuMSVOcd9+GBzXsaNg+JaTC0R6i483PpbifBmwfi
sfMKVnSmqGEsDPVBen4SN+sMYubyBRaqXiVuss/ITijcVcY/DjgqDLE+58gDRkMkiEdccrzJLvQU
6LL2Dnhw6tx+LIxmXMN/nyBxQ6BYmxSGMdEvGXVkt/VAW/pLb+A0Rbvcof/AsxD2ZvS6/cIinmYO
j0/SzERQbtGSBjA7Sxh5iudvWZTRysmw5hd3NqLGoG4B6w9HQPNF4W0Vv3lM2lPkuGB2MoclYNlB
1uxmcbKBo2+jf91Wn9JDmQ/4QMKFjNByjqifvN9zgOGLLnMfOAV0TJx0OS9XocVCpGNtwVV1Q7ep
Ti96XCoDtTeJDLHel50QgevjNl9n4Jr57fpsiRLx88Z2569ZDahIGquYtu9FURD4zuKgWhCTwLxY
QcSAqPGQcivG/utm4ZopEwBUThjUqmJsjNAtsO1mUv19gTiN+8zaWYKOKO1y1hW4DsG4bzPNQ+2X
H1Oijnj+A1wjJ5J+yK+iHWfXu0iQr/QfHAZ8NLS8K+EzhlobNxbaeJwzdzhBunxvYqOqohRuLo5j
jjIhrXubrAYEiUAMBjUA/VUAm/6wnkhA4Y7GFIT1sbyS2P1dcuzKCv+nnIcsBCw6x/9bgFXsVj7L
DuWUH/qNNyRiAKvyXjxmr+Wl4R2mJOt4s8QdKUk6bqlLnkAnhBC1uxfx9CRQFwQdoc7UxJ/okR41
w2RxVwnSzXG6+ANlm3kRYU/RVKSSMdKU/5+8JM84kSdHN5efnCQSsICmMYXl5+8qDOZa3M8GFhb2
so5zsH25zvqxJm2ADMAlnWbLvPHvyyVy0ovSm9clqpbDaDo/nN+PurIe7BPPTuXkkC2EE6FNzLSB
BUuqarYtPeL0vcefXxHPqODD1qUs12jOCeCgM9KAKPvU6cCg8s4RFOZJwQ2DMrl86B4IamhafNHf
q5NSAI/ZhIWEGTLON4VlbB88yARaqeh/WRimzc9iEILOvhDWK6DYRJHct0JJwjX0CqrgC5T6DgZP
zj41RG64zlc7M2B/kJ/lmxU3OchsZN6AQ7YcI+ZIjqOnXHAsS70KV0E5VMZKu4C/QktAklSead+S
TivdNP0gf4ajHcijhS8dlcDA+z9gayw2j9OifXBpMB5q++NJtjcGTLnF2+ffF1bcAygXNKjEsuhy
NQHG63gITm3qDE2NLK8xgqjx06QHcXnNwKlKaBzNmDMdjkikZGNSXfKt2YfddvEx7G7A9pj72BPE
+isJtknA6L4b4Wkxf182zt/CI14sXM4P/XNaUZ54n9s/I2CotGEsDzPLEx+6jz2TVuUKIraDQ2RD
ZR5d2YlD273Qt7U+NAypMtIEAfQCtrT0NmptWmsGyTtrpk8gkGGIhpCHbDFPJvl7OkMcaUaL8LO7
lcj726a7G5FQwPnlTTV1ST8Gq+07Qkybkf10HZcf3h/UfJ4POAXCpA+37c/H+PY3DFnM+1iSkEVv
Fqys7BKRBltLQ4nHriKYI5zZaqsTLZBI++2hjiSj5YyTfes/IamxzTPzFPjOIRk7p/wZ82IeIQzp
1zr5k217ejjk8vacvvAWb5seORsu3TK/mTyCbHAsqIA47Lk/Bsnx6uZKweQbFoZVE3alADrFX8BF
i0nG4Shskzr4No3Fj52rIRtZ38a1Q+6I0ma3QKDdn0Oo+Dxk52XoMZ9X+IUUzMfwO2e9BqgsJPTU
cKGGqisxpMQtGnXgFLcg1/EgNpllQZrpRkwcU4n82cErrzZjpD8FjcYUQiyP92lR/jjoF4w+Ix76
Aylo3jmAzVcyt2FtqgRaxkIxUVz1kBzc3J7wtw0+U6WOVAjErajTfy37Vg7NNnInKSEJ03Yp9dYk
uMglDsAv+UsV7IuS2GfT5cR+HmXh91R1IDnnn7hYYVLSQGgyo0MG4p1uhmRfAxWEM8vPmxXpFraH
C8DwAdNvrdu+O1mLXmx5qgU8+CJZz1N8YR6DZrBDGWK0Qvtk4aSIx3vNF521g0LkR01kcICLCeDI
J6eh1k15wta6l9QpS4K1Li1yZDqaerMYxbLDVhqPj8icFTuYJ8x850uHPrq7VzvlwOp0nFHCrdos
up+n7IbfhxGjqMTG6XbO/2W4Xz5JHljm7c0up0bczUaKbXIh6VCSUStDKZgdDUNInMpXM5iY4mTz
cR62w4PuiH7X3+FaERQyNDIMTegI1GFDK/EJQMUHpVlHSID9GRkxHD5GSmNI8zeX8UC+jhkp2xBu
CoIZm6wYuGgehH789P05F/eIP68XyiQZ0OEeL4j9l6dlXZU9+8gxwkvGurdWZmv9Cqsv+sOvvmBp
EnHaf2vdrtzxME0aSU1PfJt0rrPCBSZLYrLdr9I91+qgxt6Gdb7owkbR6D1IOamTdJCtjN5PVfIx
2FXeoZiiE7JYMnepFqbQGYsYx3SBrZK2HTi0n5H/L7J2e/0DEP5MDO87LXp3EpE5/IYtrYrz0YJv
6LUqZvBFh01QTZqPqztZIm1icvf4zb3TPrM8eJWPHewu6KwuTO2By/zfOH3R66b3X+ol6xHLsJcR
OCtBUyX/QmIGeTuAazZxNlIQ9G/2IDczI5aVpEEANYe/ghEbMO3wMMTzkjONEFPidicBjxtqE4sR
gkAgHpeEbG2m7ClA6Rd50eunIJoxJq9m253nlUDteogYJD7TUD/l5fJ81fxJKNZC/P4j0iqlFUcN
i5X7ZNRlfTS0nHpiYFfFjQBHUSs75wW7eDh4oe8/vFMuSk5+7V4RaSeT7Uwn5/l8IYAjuP67D4fn
lkbFrkooI7Njk5iyzaUfIiNK03olQ647lVFMrv7ShzXKsVNg0G6Rp8mjcKCeFg1qldcR58i3RLCf
eT/2i91LSzo1q7KnDws01G5c8ioSJ6Cs2ps+VIXqoHvMRtFih66ZU4PKW4zY+d1suoNSJvFcl7Wx
kiUaRaCgFD+CxtsmR/PHjtPPyGwRqTVwJ0+9ZxfpPh0jFajGXNMoqeBl+k8FJ1moOJz3nT0YU0eJ
0lkJVEfVFWT5HCJHNbn2d2182FSLeetAMmnK0p/IBIegEikNZsRipEBbqwFzjDEyC2Gw8yXZLj2J
u5mTxn+2K4d7Apf/jQTrQ/MhRcqW6+2XmXc7gFVkF1Pz12kdeAhmGIzSGfume4UCsXt1foFpWw7Q
kzFoYWxE//EqRVKGPUq4da1gwoQluzqwOtLl1MRnQIewqgYetZxmRGaqBn8xd3poJWBYR7zJYkLG
oxpQgb9gvKK/rO932ruVI1lGdWZdOk9S6qmUV+Uuh+npscBQwQXMmJcOPmE93j1RaSv/lsaXSF17
tncHibiwEJPf62O+FRWuKnZXb3h4V6eScpEaG+fU/Eqwt6jIXIxz3yi3BUzK2awzCItdaFI0nWTc
gZpLd6pS6jAn9U0WGvQRsx4pYOzadksCXD7EGvCMbpTUeTyYQrDw0c4jYD/eusVfTkQdF1oG6bWd
T9mCAhdl7NN4qcVk5eN0ZQj47aXZFryUoeGs4ou9thbSBj/JRX7RpRXomNEQUonAIPbOdu6RgOa/
Jjoe1XBUymsa7w82Hy5EYzaOG3SuHumYZ2tC0QTlpj1fUx7sO2ekeRU7NFXVURD5ub1VpZ6uRGYz
plFI0AUGTDM2ZEjL1LvwDRFcOdQKGYfVOVRtnSIIGV+cmnVHYtVsqKS09dQaEi8+KOnY2sRg0JYc
O+XQXlfa66XOYYbjb3F5pP7YjfFDm8FHUxO6MuTzwU/hT7NmoSexmgFue5I2FfoJa7vU4a5w6KLK
m1k7in3q2/QxH9jpT6tPZSQ2Dp1J0eq5C0tpqvZ2vRrHFzs6IlXWWJtyL2eNT9j2hFtWk5M1vwXB
BtOd52ZtUeZKsF2kHO24F8Up9SAQyp/kQMJ+c/uxJ8gl/Z2tM9rNuYyn0riiNO3u2zpxxkjgPJmk
2CSra36pEP5fgyATBWyvOT8cSGCrxqHN6Q0JmkSq2v9gPDfPPAlNzv+6n5NsmykwiNd4E6YFmdv7
6y6lmb3TwozPDoZ5EsCGOXZ4Z9Cj5sQiPKi4MzY3VS6BxOjvXHXU00d9LBHvdpK6iBgJCNtqYeES
XohqSOd3ztnY18/EZZhpGor3VLbuPl52I5NszzsG8I4uWe0K9/0hTXn4miAL/EdGAQ/mcKj6uqX1
VnLmq6xxFvlxttEYiKDGzo66okQlpgTw/1LCwVTrWP7X+lwPqmaEkfVGnWxrwKaBet89C/n85ozH
CuArD1X7ud4A6Lt4WHUXAhzS6URkL9hA4nvHbzwdnkPuJK5yl/RMBmkTzfezC4RrLe9m9B75l81h
biY/ARKq51mf1KSjV2VQOInDGCAMTtxeJ7ihxLu/aQSmDZLrUmm8tCGa8UVdSB3G2Ydix9iZjMNQ
8Y/mduZr3XHSWsFtN+g/Wj5o7fKqzvf+tleEZb2OtUqp4AkrvC8lSZM+CIOr0huxokDH/pPnaF0+
0NuX9D/5nJy0F+02/k+IQsdi2QmRN7Il6PkP+6i2qpH66+7h8BEbC+q5RHXWhHWGTHukdOy6TQNy
N5/QXxe9wTIw70OGeNvX9Tc05Jj+ZJ27TeKRoC+WYNWmu5gPsVQIBygR7RYNkZ+TfH9db02UYpp2
p4Vch5HeKMoBFTOucHgWmdfxa2G3MZ5A4cd8LR2iIJ/cQFPPQK0vGOQboWv2avHcQ86UsaxeduNg
vwERaqXjpEgruThJ43I7FquKJMjuJ+HVBCHNgl8AFVfwarGkbbKEkVcm0q+tIRu9rMHvtLwDqWmz
ZmYkKgIPvUeBtGvmV3w3VfkFRwrr1Wu20He0OqCeX1QrN5TL0Cc4Toy2xq9+MoGUD2430yB0GBvK
r8o15hcT/Ef+aN0o7UOm9n63DZ1Bc9SVAFBasVh9VQ09WHkqeHTTD0//weW4jh4gTpTmBcqNgpPW
4n1S0xQMe2OCy0TnGgvpp/N1eGth7i0MD54hJ5dq2VyuKXDx7prBm73lhHLKqWU2Rf0gzIwf1qbp
SgW7dvb+uYNd8r9XaBm7UGVkVxK/MIdEs/ZPy2cC/Ka1L1g9tN7P2N+RTPiA888/hhEAcUPuoevz
/nmKETbSHpiPdRFq/6tVyWPdRgL8OT0FCnTm14Uzafcpcm3ugZr/wni1klsFSthLSo6jAo3I30Qb
TalBTVsmR03tipe5ZmRHUR4WwlYnEwXQL+76Qe6AAIrFncfh8ED0jfWH/I2waGp77/qr8iSu7TcH
iURKO64CHLpzfHhlzAQ8M9Q19LrXE7mTzaYqT6e2RHpEMjUxD4HiJFD4D2D3F+orZMx+IXqrsZc2
x2Lzq8EMl6Gq/5cIFDaFu5/Ly9ZZeknRaNWOrtN/UyMQPwpLlCJDYF/ncvZ4Q1M5Tolpa2cXC1ry
TYCwJqmwkmzkJTTWkMqMsRdKTxpxrAPQ2p67I/w929T7NI95IupvnyxfQ3dGrDB+9ZHodxmak8K1
sFVtpDu6mEWdlmuvlFOlaCfs17o7EMaZz5oVN58AFh/5cwgH5rwlENZUVen2TZuCqxuQMXqHmZSq
Knvpq6Ca8fXwT+5TDIU+yJ4BxxsZKV6INylge+V/yDZ2+at31kFSnUoPtmtE5Tee3zyczhmn9HL4
cotUWd2POp/WHYny81bYXlWOgb/GHEPcCc933l2qe3euUkSVsoO+Y2jw3Wc3A4fkAQK7kx5TpKWy
l/SWAKtIZwhJ1fz9fgTKDvVafCOImF5R0VMcFdGrv3bxUR5bHVLG14uK4DKcm3RosfNkJlzgO+gW
VQMz/X0aAPrYaGfPyXorac14hIZRSbcSux2pxSnuqFFZuPDZD71LI2GJ56rhq0x2alAdnIwu2gDM
NcNPkqywAmFF/zBFi9BLvJFSAQrb5o1Pk+6ObQBhCEB5qu5RzhH9hQkGpi+oxIqgm5ycq2WI/4yo
p+EDogtr8vqyoRK9JPJPbpxF2zDO0J9fqwQv2bc6UNZuOjtKVk+Dx1Uv63lAKiOII9hHG0mm+qbV
w6Nwvka0PplO02NIZ0olcd+GcSX16ydYX7JYRZNfsPNSI9gI23/mjlU4jOcjLFq8oBOIHUZQuH90
AblfLlSzPoSwsSNs1n++Rb7+/8K6UpgxKSFnEIuzQCjfdSgpjeO1Y3xvvPuYbAb+Wkm/H5AINda+
JGrFWJqi1SRrCxlxOzm5+A7Ca98X9op/hGupPd9ofFK95jPAMTVZ0+jkvKc3BUSKPD2u8L/y5waL
4iH7LG5W2K0Jcag+3Ae1W4svjTn88GKno8q2huzbAPYJx0iW/U8KIbxHOGIAWR67dV6TwNtnfLf/
xcurc9y/or4qYjzd2VCJug4R2yxp7s405yFLTiB1m+Oa257Ws3/khq1FTohDWluLvgt2px7u7ogl
9aW70oyftQcbsiEPSjPNCKyRUCGXzeL3o9Eb3P2Uuhr3mpN8q05QvWeWhfMcDdi+ptafmfNXUFrD
NTSZGc40Zu2j+HKkofO7f5roLSTjJM+L3DEQSoeW4ow7nw7AThohVLu1tHxSkaoRNa91Zt6rpCmG
NmFMV7aP7d+6heKgF9wzhzgvta3yHGY3oSQoyXR2kpBDKcv8naGnJQtB1gEhrJdvAa9zuV1hyxOa
fYu0AqwDWxQTwwsMupq1i5S3PBxHp4ak4uant7pC0Exz8kJP1AbwIML/p97amUa5ZoMwbFDqXHb/
XVWtFrRSniGx/RYAtQnIS8kXz2VvF7Fo7/lpx75JtUmyEg8En6KljIjeczLjNuredwcQkWNawzug
kUoc8IMPfTp6XQSdLvmufvwJvPlg9DSfdhXbQfUqAS012oSRAb4y3oDfBpCaquNjf6IGJ3scigHY
sTpLcRg4+1oFfp1ruKGDE+SFi3BENEW4rblXpRdN3K+7ceRSD1YIo2S4zI2XIEbErz9BoaO0wgJq
XQ+ADdg33iHJc4pEJBhYchEdCRa2YLCCOtHwf7xybUj8T7Nwk/bmBp8Ksz/HEFNV6AyLcCWpOg+i
hQTptfLkosD0NtT2a5TYN2He6IPso3gNCBEoRXDsUbnmgjNhRov7Dm/DoYgn8fU+XyRPTg9jzRyK
/69HSlcqCWkBw31A2mpvJLyWFfKb3pdQFPYIzWE3soMtXrzX4yEUl+jnbuhmDtXBrTbMhPqz6mpD
WOUpfIk7mDa9bvv4iEEMwBBsRUahlojwf0w43FCo1oaqo0zG+Wte9nMKHzUreEWBmwhc8UrK9RZy
48YEARB3UuYE/uP7ZtAMYaEh1vNahfwFqb5YNghT/FjSIrcNDv1QxXeUr58ypY9HTG+LZRkn1CuA
lkkQtjCn5LvfQV/fDoF22OB7InQjflm3rNfMaKyYWQVttPy/uMKc4+7M96LhuAk37rQF6Iqd4WnX
IjjCfh576MhhmwHibWxGMHqjCH1fF2+JQl5aNVTpeA5DcQVpTvaK6bO0hh+Ro8GE0k6FTpOzlZFP
u3INGk+MikC1puDsI4AN13V+g9M1R3At0NL34g5aGlVXTbdCz4D2D+deqB40X7rjYFPSsL2N3Jrj
0OJDVwCP2zqKXVXRguDqXSfOtF7HWUYTB0CX5h/5hFwZ72aikI+brTf3veDmho8bxNg/ppRC6GtA
aj39c5yTFNmB7S5PSKz8TI05EeKUwQtUj0n/aFIguB/3iJbsXhjrLQYM2+mfq4hgRt8tqLxX1wLx
7cNrJqdXGunbNd2MQueYGcnFPflTfJMZn7GMuJl3KGLpPbz8jdC1gI7VIOi8L7xfmQUIIFB3Z5Fz
E02KnYcsVJLEyPX1chpwzT1jqIDAY+QKNbUMs2GnvpDNPF8DJmEEiPK+zz6gey+qVeizmL5q17FJ
NgCXou2G7uevEwGJkO72AvXCtKCQvuiPeuLMO6HBXL6605OgD/ic3Gu+lXHI6UfMPdChLgcqZiVV
M1acfpp6CE4OrOSNPVi+d18cpg1tgdt5esHLF38Ho/msAz9I4oKCUna2iYXjc/FM1VAwsFor6HCz
MJKbBKREKOu0h+A7DFslLFNw+kJrioBzjhPcPZRyE9LYtvl0GwNlshwc9vVGxrMiC0YuL1MTLaXw
QNCvKELqV+2o/NOQe0RN8swAu8o7ilUHS18Mjf+NOD4mPz7vUw9pDLekFAeXs7LbzvDVUaTa1Vki
SlR+edEziGyxnRwXzTDzysXX4WDEzGyB8mJZeFz9b1fkQCHOMeHXrq8YaAO3lqJaPb1azp7n6/ue
mIP3SgtyinQWIUNjITTvniPnLko9TX3syrPBUGRHaSB+bN/gQuD+10kW4zDttAXNhLIBe+A2i3tg
10R4bajcqbs0wNXsBQU1dwQ5VwUAmXg0PD3NynroJax/kZfzYO1YMOMSGV4LGk7kzJ44EvlrrVVO
jDEx3DcGSI5ETQMgxE9iYSVmMV45aA9fqB92vZK9WfKUb8mowr/Vu7quSn2KTzkRXEKleGrlYy7z
94msHqbKw+GVMsqrr5W/Ou7ASMMWAm2IPJNvCLxbtgpWNICqr1AjzMi530wwpCouF+L2OCCiE43J
aCX51reaac3/CJQevh/WNH6ABBaSzJfi6LRyEheBiPFmyDQtj0h+V/uKxeYq43P8IfEc6zUzw098
j2ZSs+NCVxalcXCM/KX8jMYRRSG4NYyAdOCK8DKvmpXTM3t8FnGiT+vxFobo/nElEEuhG5oyeCt3
8Nhvef0MkwJ8DdjdypUiXPpPFfesANyRzhlnLFQAnBjzfB0yIUafLDhTTajYzXn6NtGiIDq6bygK
JR4rkQhNs8stNvlnSr0Sq/5O0GZ8EYkk3nAAM+4BLbU+mHMfdviQYPV2567UO85cxIkVYcXHu8lq
H5x/7IYNO3MEHK2MYk2IOgzVZnHFDSCs8A+oOpjbS03sKiH9PH94kXxtUbKcNwl1ml4+Yy8+cGOs
h115dvYws+PDEGTVoDBcII6B0fVjOF5eJq5GjG3F2brd4TodQtJUWFBMELu6I8GbBNexwUXHxj2s
8tsWrje/7g0DsAGFh6PbZ6gIRfdGi5aXjGKFn6hTL5CuhpJPjkxD+hR3YBpgfxMTE4clYev/Jvl2
VZXw82i1EF6V/SdUpOWVNHfuqgzJVVO3z0Zhn10ILfE5eBZthsjvc8hUdKaFPFmfuOHrTrK71z+h
J0qpQk+Qf7qEAChXg5cSIcLrDlvNUucsqHL6y4vYwDzm+Y30q3YyH3EkT/nPoKwzPP8mJkpJR/IS
NqJ79lK+Cpil9239PLzrtHX/uLuVwpCbtxQza+kNSAOKNnfB9ZTaouyW3VtP6tElSlf7YgQ84eT2
t0z5nAZHZqwnOdN9vo7W+bPAwaWIvGFV5hXZY5hB7QIpPGmDKek90wyfvF8Q4mDM25MFIwIMyjja
ugBjA4UkyNd/TvTfbz2/tvzgBBVOaqmJ29pT1+cmTSs18Pz74OI8KLt0Aiw7CbeSJRFbuF2TA+A8
1fYmycD4n5hGkv2JtYXlKrWbEv64qAdKaDF33PA9KposiwSU/b/wYAULTmzrzdygxmxbbey1WN0r
Y3gXkuRT4sOeGUKJzKhTVPkFvduTHYpB0FUOspq0j3XD8FHBupDTldaEk2vT/gkSx9avVUXZXG0R
OZUvLtOTttaVoiuVCAvWX4yNnLFTQp/626AgOJ6KlRc5e7g4XMVB/OntUGg6VJ8Q2845WeINi0Ml
NNALLNjmxu278fU3NrUfc3QGQ3VsLy7mANdpVniv/dvPUFUo5i+cemrJAwCM5E1v0kRy9VKp+eAu
0LcwDoPtzoXE59Jgb9uBZAmA47KlZhm/CAGtMf6fQTs27Gz3tSaeImVUp1Witj1TkGzk7q3HqSkd
aP6CN3mI64yVR6PK22s8arnvIUOEDuhRzN5uGtlwLIJtKZsK/g3XV8kwzVu9fHbwsX0xw02qsiGQ
7TjCWdTpGTmX2FPpPNmOhHplEt41jBGAE3hKosPzR0FRnn1slA7KygQtNMfTqJK3gBLxB1sb3K8d
S5mKeBhhBr2fZd2UnT/7FFXmM254EGpGf3000aUm6Ej9wlVaZ9/xG9GCuFW091/Bofz1WC5yv8pJ
frA62CbfNIbq6dDfLVh0f1MfZ09jLzhjvvkES0SjEmQXgJ4bVSzhmSYP7JY2ijFAHaetnd4QBw3v
Ohy3YOxysyKmEmYt0UOYNVlydqPSG3S/DGDa+PTRKyPzb3kOvyarKBefpbyLYzG07XmfluS52hdQ
nSUo5Epf0n+qJ82sU2nLggh9dxZQ6/FrJhQMn0XyNfl5amVmRRG1toP/ozCVifDYyfNLp68m1r/L
2EHi+HN21zC2rP2C+5vErv7swlT8nkleTys6DBiEUWeoL8rwrn3+KySbTJuknApTkIBR+qVA2GvP
9w8XvtWndbErPi1jibPFr2gfyhSstbSCuEXKSAxj+2n8UrBIZ4AYLNaupaNGclumpxwyrsfPTlZh
MeTNqQyGT7cOIHtg+rfsyHJlQcfdOpkTzV/jLQQi0Urq3ov+o13wakriuLcyix3GY1h3OBeXYUQG
QvtVrOr0dBnpUX9ZbKcO0kbkuYs51lDBYx/+CKWh0xRxcYDBpa3ZD0Ie2YFMrDGVLiX0t3gBjKkf
hCjZoQ3WVM3zaKiPZ2CxdEVg8NsYEE5fGC3JPRB79thMtzbZo3JBAqHq86/kMFyAzNcoV0Oa1PK4
LOR0Aq057dqf2UiM9RvX11kAuv8SFfHjbY7uJ5kI21kVkzj3hkKub/Z5d/r3nV0r6jJsumFJpaQu
9EyrTefvapVZBctqqNhFyvJI9auxN2L2k5xR9DlYNRLct1bRHyEjh+QNaDceB38KB4bbH5QVAxIn
fUqAC1cLg/hWcyU8KtZL4AqZ4J/z3WTw2SPaab0n7ht7nzHht259xHoN/o109KACaqcCv4gLruij
p91awZHmchvUZ5+zAqAzrIQtdOBX1kuu6Bs5sJ+5CAWFCpcSX/E7r6c52UjZ3UaJkmBYuBJy12uq
E/T+HW/wBjhn8Wq0dzZBRv8bYQb+zntnII812KYRVerplHcpFAG6t+P7f4m/W6/tnotszkM9NMZe
TSzTKBEsuw1qSLFsBZMXZMAQ/xfQR/Gms87cxSakiXhEgkadAhyuQHeG1ckgDjLGKJYWHdTTgfQy
TDtx+bfvhnHRTnyE8hKsp9vewZyImlf8y65u+fVebW8lbT9R6SNkPl2eI5JyIaE4ZqinB9J+g0LU
99zn1cwLckEqyYB7FeG0KS9Hvg4ANkqkwvrYVJSKyGk+Z1RI5JbZUIV2k/eVRP3T3F0L0uEARx5O
ROLg7H18TRgQXAm3hQMnv8EEsK40oi/ZlxicaXDijR2Cz3Cvgj6vkHVKcvt6OQzUPDlipQzyZ41G
9bQTNQJaVqhOHi2dlQ9wM5iSwCCr4X1RgXL0pOHer29Et+o4axFGSWwlWPRF+SYU/dZdLuk4gCUN
4icsrOkMF3uBq2dCmM2J2LJ4R8RIJqGaYZwYmx4aniOTrKqAVWnjdrayLFsuVVOLISVFoiYeMFog
kNHOlVq5nG7FmpIEpuY92RxsoQPQHTOSb/b0t5K8V/cFqhwIDc1YXBhNzL9wFYYs3pV+sFlosr8e
haoXtvjZpnYYKcIPW2+upNpP+vxLJvz6LgxB/0ANqWSL4xOwv2QY/zZ+zowjneByIsQHScoKV9Jf
kYHziIzNyefLhyn7TpvvLbvhQar7A3+rMRlUlvw8fECV2qIu/qgtvQgmPtVRw1Jb4ikIe8tt+T2F
kqSrJpvxLR/XDv+fXV0u5z4Oj05Ob4a4BXWOXaEJLXhVwjPd+pS9jyG87irdwddvuJR3p9tfeerH
wimndXbYkgmZwtti0IPiktUlJU339XxPd1DHWL3KuxOCytJLWlj4gLXdB1SePk6CTrdCLFpaRW0F
84StYKs0k1hZ0FpUKL/krDkBDSs0fExPoULZQW6CWWPQX53ndPB4JFN931rZAzf3fSkbP45wFI8C
R2jGbIYC+pGQtWGG/2fn1AtsEP+WvdA6fbgLDcJQG29L/iKauAuw/IvEaUGEHd/no9nyCSoylaRn
nk37BoWFAeOgPQF0gidM6roDy9IrNBfQwpifbTfhRNAC3yhtYzJqVH61tg25Yis/iwMnTQ+6NOAy
RE+DaB+DhNxsGmEfkwx99r7uxCAYuGuakUSpyN65+4zMg5lVdYdGuc1t5pXY+S7wna5QCMbPcDAU
CptVQkMUYoyRBLO4R/M2udlwT5yZqJdffwuSOG4saSUn4TrLoZKCkxUpDJwqYlcYQ51R+MdBjAQa
XD/ksY41ssi/WfT2Su9th7+81DUO2389wI6ZUd4hzmZ0J/WXUa4luXEcQEvtVxQBRdYYXLrBbYrI
028y5LODO47WaUwJoLATQOzI76ICsvwihBVm5UTAyoqFAWrPfRERkMrLnsNWgzgV7da4fjGZ5RkJ
GobQU+XYNpREIPkmm/a24avfWd0K4QVFiFoEuJNm4zHviw3zLdqJtaubqcrdAhlWmSdUxZNH3js2
eYFiv7LhrGg0YUVUj/Jx04MCOKLxss9u5v5P8Ej7cgEdKNPQazfqtjeziYxq96paXkccTBQ6ubdU
QQjAhjqZKNInkyQNnuNSUwVpw7gOJ6pjZkMERu5Hl9ENiDv+Cax32Q6kPSroQuHGGjtFEAHUHBvQ
sfEQxmILaO21aK6i4HahqR1N/xzhJ5/hi5kXIUbrDvSkI9kPkruBRh2Cs3Q5iq7OlSQWxhOK7ZI3
btNCM3ypxY+qjMOJwQCd50eChS2Wji9f0/p9pp1hoCabxDmMCibTaVp6tKBRSg6WgAOxBTCdVASH
o5DoHv/ziqGCFCzJW8mfSCa0j/RogAkuBqP58VsKJlmA07gIIVXS7/st4F/dmtkkUij6VQJ2GzD2
c7RS/Pk66aliJ47ftBVJPtnpqf314Adk0OfzTNDJzF/wGQME9VimmzeuRCviMTn53HsY1Qutu9mF
uyteOHpIeKGifkVw35p93XhzJkNpCVON6o4pLlLE2UTpCx5qxtY8TTFMA3MePvfxde67tSKupChO
f91YWKIJOYazZhz9iZHIbBaumjVlivUN2PnxPBJoNPKbPkDlPxD9v4XAL2N2EcV5Cv0gYqQcQZhx
mWu7M4shKZcKIY/jGzGeO9BDx0qyT3prernImfV0PFpT/UhAK+4VspMb5ljjDCpdudNM0FV6lDOw
ZxKDdTivfeHIrX193B4bOD37mI7sY38SzAHzC0tbD76KSwxrumgS5lKZo2X5l3vm8PCk2hprBwZ+
Mi9+Ei1U2Fg2XqI1M4QXMzbMetT48sBFqeUgZ6xFeK5bUVJYapEc9p8StT5Ww9HJ6LkjM4sOvAJs
gP1JgwDDMmlkG4mpiJXz4vNZwwZy6iFqwzhk0mV1RlhvkxGDa4wIKzgZWTC33l3sNaMRF8HnixTA
Vj9xDyLfWfg5XqtWpV7puYdYeQR08gkYr0zkrypQjhVLh8RS2ORjRFJkvGFoxPJ/O9tit82ulYnn
wsLhOEwVvoef8xCsjimRUVx8xORVVnf4Z6nz5yizm3U42UQTW3AqgtNaiQvl51rydyJ2xwQluO2T
m65yMjvFsadipv8VNTM8wGLh9XsZmnsBonS0I6AcicVMKYjuYk6yqbr/ONlkXysDL2NJiPYCJYzZ
NbTQwjlDZtH3+P93TC7DWE6zXcCVvYOh052GVhWBTt/Ze+TWfAtzzPg8DAkldz0i6TJKGl81lZis
sdLDIoEzlTgJRqhWH//1Hxr9FItd7ga6bg6Q3QNLUdxmH4jK1XBCzQZlZN2evnaW4/v9pHyHMPF3
DpY9MNQg8GWkYNBaZ/2kRZckI+YY607OO5zj4A038YWfChsBcezWOFZ4TXJ/4/k6FZ7vl1ugPyBU
FtJCztRjivTcDc38EZDbN75zYdYL279msfF6YAxUWQ9PmW9dblQ2jW9sbqHmyg/tyNOfFeNA83bx
nMX/RUAz1HYK/5GOC2MxgNOWIKi3I16WZMhwLSJqB/95gy5YbPpj62/oBgTV3zaX3LRLODWXdefl
MKfupXUpEyKl4n7JAUc/7JcgQcllTm2yCnrP/X46RZanAjMqb5V1pDPRpFA8La8d3vM6m09+r9gq
2PAU/umpyyAbxtBSDZShEMmTSGn/7L7rDx70N4NP49ArQY+3ZZ7xk7p1ySa0jZ8BYCwXJZBt3FGu
LCcZlAW2TB/8NKcYUU+XKcniiKn+D84okaTUV65sJftneTjeKAojRv7PWI8vhO5s6RyI7TOvE90G
kztEAIQskcvowbsyjAVDZHQhlgQj8YCfF2j3bOZcVYz+0Uh/YtWPrcmM4P8oIOF9aamIEyayw3fh
ePumENTUUdpS8mHeBeA9z+PG0BWf5qWOArE3amdQoibZFW5cvDdizfgJwSDIhGZotfMtVJ9Lhp3U
v4Q/9umPf/N7kSrkN0vRLt9tq0ADS9oZojtozH7AitUXNpsOhjuft11NVPGlcZaSgorXMjRBhXJl
OQA5URy30D5RHvKxpqspIBBirssi1qsvC3FW4z79WhOQ4YfFVtwBBdFsPRBh05YXLSvIjLdIsohK
ghn7AL4JlKtEhmEuII7kQEZuTXJfw0S083COhwVgDMxbSSzZ63mY9In4mu2OxSedGYlRJmlYEXux
TL6mR6a2QdLVgqQ61ZoaDHrgQA1grt5YmBURALUqP53ijYDXHYR8XbyO9Pi2SBPSXebso9jIwUey
NbVXnNh0cUZ+5p/k2DJr3APRRozgu8TTBbUu18yaktbVAf3PMmfiiOt5DKI6LLV7rt/j9yoYk380
3RtIaOTpCp5T+N6K4S7n+Vo/gr79bYhRKVwpuh15bJjOU+7JFnKrRR56FVvsTJmr25rgM8jhto23
KMG1OVfqhwR7AyrzzqtFsiXamCpGdC03qbDutF1NgPqRpm36/cQtPUruhJzD4OO4ViJdTBjq6LP8
7OjBeW5FLqD+pd2xHWWQz9shUMF3B3cbKCNIdj7c9qfaWr6HjVT/pbPBv3APFCwpQa2OqNgfl+Rq
KSKJJA1Ghfpf/yNQirXsiTk9ojpvKnq2dgp0UedLv6aOgTUAZz5RCvW4KhAUuxWrbD9dt9jRWHc2
hkRWwBCsBm+fsjKtgkUeWAHuOGUL2u9TGcQ+m02DjDpS0C3fJoqCoipArCTbmvoK1NaXse08Ue26
Hmj9qtWD8vMUegDDn0+GLiPveWwZbKoYLXj9yPEA37sjEOnj37s6UO6CPja189ek66lggM/0hP7s
+nrrwg6/Hm2x/uHb8X7Gniskjmxc1x7raLn/VwNuDuuPDn4KCyKZ3eod4CJIwCmpyrQ68grslz3R
lJf4Sks/Nl5KxrGAAHkkWG53aONaWnjIBIy5vu0Yn+iogY0VbM7D9L3Zx7vsnGS61g9psxUFV6Ac
0T84VyuSo/m/OLCGmKD8wxsrsU/GhADWsvHPQBsSjCrPYnKmsPbizZZHUAHp3s8cXcS4ZYFEZUHU
H6MkbuIhMl4DgdbjLEyrtTGkt21QDj7qTK4AOeRyhwJiV2vy6roBn3XZPv1iO4uQT9qi63RjezD3
tiWU2MRLO7eWihjfTv64TAze8YJkATXeNjKt+1agl0CGxbA4rCtHHobUOhif+fhagMBE4IFhGL+1
UnKMjvqSNIxTMCNqjKj1GnHOFKmIOvGYqc12v11dA1gljhCPkkHr1UBvx730aFBwBBF8Hd6eOBOT
yHkyn/9BevcCsmoZElhiVNk4Iyye51Z95VADFdKG3UgDdpM8OwrnmF4ACbp0VmUSQ4N79DbkLdOu
15wtRfz5yOqKD2s647T6lKdA108MhrP5zR7qprbHghYtMOQGyzWfWapIZkr/bn0yfhUgKsBsSZny
gh3iAYfpdH2ryM2u/fN4Pk3oowrGv945ivSCxpOKB7fC0IlcNGwn4jlEVliD9mu+GNhlAz49OVBP
HIwh3+qiGfCRzj3uLQoXGgiMf8WqMA5eq8eJBYroChwx3eTz/k2YQRI7sWZkkeWf6utSI/eZBZvh
qLbpOPZdUlfN8CCZl4RvOnVju8VNXvtpBwtQp76uJdKpD9LPoCRMsceNa+yNYnonUmvjgv0cb9M2
BeMVgV88epIfFh+cjAN/4ocLFpMFUsTOL2p6RZD08i1FAVvpUWYtAXzfadEaE/cYG25Veor83ayF
o8zNpgRRQcl/+fPxRMgAmR0qX4a9Bmbhs8Wqa0faOSWY3TbhghjACoUgIPCLtJBAAl8vK/HM/r3R
BZcL2PbKG/I8qA+c51f5KKIpKDZ6FHIPz6REGp2XSnskU2eG/iwUG3SmOBjHglUdqJLu4mhNiswy
wlHbFF+vkcWobDsY7CUc2qBfmpTtNj2g3wUJuhEevV5aDwKbmKWRfWk59Pg6cAXoZ/Co8u9TPdjL
MrURh1/hqk13y3Mo06uVNK/QrQ/etmjM7tRfys7tE9K1ouhsdUZBFlKVdROzUDpJqqEI7yCe2gWu
IBdIxjU3LUz6mhBdxEgsKJuHlltTa5ZwNBrhZ+jbDtQpBl0r6GaqeamG7OYrgXDZK5utfk8hXeCJ
GFS1FjD5Anv5Omd9QrOOUMDtU789OnFrG4VnYIWXv4kCmDv1ZtiYKFSd5OilGa5PeiBAyJUuZwdv
9e3LtITm/bnQDf4GP5BJCj63Anm+VsHtOpdRKXWjvj25CqsHLNDILuoMJECITygY39Q/O5UxmkoD
pZWi4dniupU8X+J4FqVDCGK0o7aUSpZjTT/cVY33kDXW3Bd3fJJz/VFIdAe59dMGmJLS2AzF2S2R
cjayVf0Y0V5JxO8AQqBEesRF4JzoYWoWyCsuHrWSF0ury32Vo4DpwYI8nW7JwO+yE9vQobqgpwBu
pRJg0blQOdy2OkD0lJ/7QKGUNbGCRYhsjwMyXgXwHdXtb9lDXZmru2d/OUKcOIkQAG/X1Ie0+kfW
xD4p+0Nveq8CTWANq4a/9MaIFLEH7OHrmBKzKkXpFRTyWIKlO1crla/4sus71+dcxU6mHyahCAtI
2+zQHDYD9hkbX5l6JLtrxzFIJT4bv4hti2a0q9UMswu1a1BzB4Rvam4EtjRV7sTG8wD1mXdphe9y
sdWOrNcQgAdmRRptInam4YTHLqfNgp/oKfI9HgMdbksPpXhDLjDNITJL+GqwYUi1e0aGzZqu2Ezd
LrmjjUVreYgUiMYr3Qoy0W54p+Gc5bMo8t6Tjpvah5L43e9ns+d2/BrSsuOXyutqqHNLMxBPPlYT
O0sYTiV9IXxAN8Z3WrbQ9pGkQDFW1wwu4B+n1ImVSnu2cpRMY7KjzTcfnwVgLhtDJLyb4TIzrq3D
PM9cQ2rJL+u9155OMe3LXqMNwggtdFJDRBVAj7lVcRFHesuoyej4M0yrIbacxIUphq8w0Uc0v1+s
IuM0bssvZ2dhXSune9Syy1gezhjAbI3sNgRbFcl4h+VmkjHWAXQkmAsHWJhUw6aUlRMR2KTQ+FU5
gRJU8Ha/JW9re544CW1R1xs6rdKpBGio6sV1wb8bOW0q84bGtQc268ygtxCc+HJR3oUKu295A9GO
b1WYTfbU9Z5RKBfCGPQwW1v8XP2cBiXyXJx+ntjaXuTvlQL6xY9RBUvqFUG81C9zyysMN+XB/FGr
h3vWoYTumhmNG8nMEnCHCRZJbZmgd6RBmxe9QfHxXAG6CwrbNu3DeXu0n/WTovrg4w8pJgIwuRyy
+GAoYUZae4rpYzS4pn852vi9D7BooWonuLjTo1SJCmDRRa8+nU920y2Zq71yTxFkBhX88WzDnCQV
D04+z5lyLVfF/5RfdDgYVdnTVxNKDRv1pF57zwoe9lMuM0L9WjrZ5de/zuNDZRA5iDhN+BYLb9j0
Bzxi4Ldri97TolF3TCK0cZ5Kr/cCfNQFb5031tgxW1/c0BIgS6T/Nra47k/RyllxpEC/4o7n0GGk
sKKCZODKa7yk4/QXglZ7dow6ALKxIy+8ZDkJKHfh/40++6sREVl7VA+KAZPYRCBnREnvVM/Gpcwk
MOtj/tYRPvr6NVv6VJfl9ALVmeXiqgqHnvtu+JC8BTUJN2ph8CGGVbZE6PctCQVw/WHqCRnTrB/x
exnBSzuTHHQGFBa4AoMJloccXHSYIcmA0bwZg7IUHuEkIwQR5xYsdUGiYET6ntB4XjFDbLxtJE4S
ngi+rJCs8pDVhBasXOFa7tL49O0cA+IrI+EBdC2Xo1ZR/NYqR0ot4b5wTfheAAYO1bdXBWkK254f
9YhFwhwRuv6LJIm0t26T+n31JtqYYnElFl0Z/oWtZ0DxGG/yGWM97frZWRNwlBkqSazf7Yj9Qh2t
urSSOvO2HAfTqhfd/ex88WwbTxOK50Y1U81OPn6DhcptjNhyGA/XjatSUA4zjpCxpRlh9+JFp9xb
ggZ8BQ8PgavWwchtvZVwRAluy84BNmUfJMsRFNEo9hcFa1hg1VPtL5TAD+OBIkWsmKyAXBiSTIlr
MSzjahzMVxZ7FvnfT67iGJskiDNBlsqTVNQk8k5YwHMFBsqNhGQhdRRXTtXxZUEuJw6mykp5LnX6
RVKfxG1TTipUvVV2bnR9+ZpWDw7pE1LHsXqw6U5yDxXIle+lOAGxQXYs1fJkkPawW9eFPuyXPo4o
73dclqZ4WLGSBTtXXVvQKhL92pcx0qjwzVWDygfdF0xZ6hJVAMRPVWdUb0eN+x63eUrefQXKhX8T
vz89NvjoPjVB6QKTDfyxExlaTMdq3Xb8xDpQfEONI8rjFzSfd0z4xAJFJvV2nz0cEAilnUQYXPah
zoutHQzKpFzddyrBUl/aTKGOCGWQAbT3wA7LoXM75R7dzABjOsGCJcTxxUptjjqp0lebWWk2LTAc
KufY/u5KHf1Yp8GdHy0oBF/JnS/5aqEjXcjECxAj8n+2DT7Pkvmm62ZZjGKZkcHAQlUkd6YDizYr
DvsOMEVYxgSrJYWEXmJ2qUyglOGrkGvaJasnyqLH4FIe23Zdw4I+ws46r88nN8M8Mp212DFg02It
BM34DtJpVz8CWPT6iTh8AVvQQy4phRQeCtqxqsIPiU9sGb/ZQi2TK3GCALKQHdNp2l4M9L0Fm+o4
dR15N8sU6ymEYyyPSfrQjgNd3BajB8xmVhVhvBGMP9Q0BFPZMT0MyTQtlS/C5/IGcMwempkhXC1L
4cprCk6wfCAzpW5MN9iMJmsOqNic+0hn29FjRUIo/M0wnvd7+tJPtsGwhKwRAV9pD7XIgkIlUjsB
4/uWwxiji2C6JHW48dbt1LekLbdHczJGumWRvvGYyW/xjzU9F1JuFircSTKb5VgOU7afFVfPF7O4
Jy3npgl/uU6qecVXYGLaUtcPWTUIF6eXgqoB9PqV3Ss9zPP9RWHuNMz0Thad6UC9FdteJwi05uYd
p0pqxagN3TKzpqZamShxYGFnQqNkJBJ73HYeJkmmtU/HzLS2KySTlQ+b84UnxEShrbnifD6ctTgv
2wFGOlghehFXBqu3em0/iFsjnRjFLg1DxQyi6HWmmapNLR+VVLfKTr94sCSRcCGd95hlm4uHejq6
A/4tTR5kd9FVze60MjlEQ09HCVuU/RSlVld6AWFsqz+rr6wqiChyGx8eDJUjSHIK0KayicwB8Rlv
VLlc9A6p2kQ5oa7pgr1e55CE294OjvarMAnJdSO2q3uF1DwV2ickfSuy0IWDFAKasAyPhSL8V/oH
yUpF4O+z5iAMQdM6KG+YadqJO7CL8fC2TNbNwZhGr/AvXiViFa3qQMGa5VxOW87d3jJjVXOLjQUR
Urquukx2ygBZlOsqeNXdtIcHNqVtdSx4fKnCb6p0eGy4X/jUHOa04RZ1IMb9cNDb3a6YbUNthDhu
tF1AtILnq7T7GJ5Wd1bbySF/9zsAcuClDv4yYM1+Ws13LzrGO4gg4rxoLXZuxAix85Tt833xpQFe
WoLnMi79ptEu0V2XmYLlIxEiYBjzDK0QQIsJJEcIaIjImkPWsLH/XOEqVLhOLKuFvCLymLAd4ZoL
TzqED3gWIbLSzHGoTPp9Xqdiw4ydfr/85v3fLx46rbelIzmO+eK2ijtgBekqzCCI6kOURY9NSSnn
JrcG7hyKoisG/Wfz0KKI3zrnlsdBmguECJnBO1e7CeIx4FPGK4LIjDbrm3pbA0sbHnKBfjovPtVt
Wpl4rSwPnFrXTEjemGy04xc+mWe/WKy0LuHtFFfSJBNVao+u2l4J9CgotYVw5zE0TroUfFIFvz9Q
tW6oZrkK+dUz31vm8yrk+7EEwrY1KeX5ofxYzAR79hltjcesnEXexpUoyLD3YOysHwGKn2MaefY4
S/JqWKmPpIUlSoCvlyHkDYXsJxquHbz7NwsoPvN1/8ZQwgJy0/3RSrmBeNiRNLxii/Mm9k/nDYLt
kRAVwxtzCpTNs/gjdw4U27LUdX0d78YwLSAmJDUJYv8g1oI8yHRp2pGEwWPij1EAwhQpxiNLeR1X
DevJRUi82ARnuoBR8mHRl9Z2/fF6l0gRqCJqqReIPPu9NTSG8HLMk8jEEp93iw1ibdKAzQpp/vIb
TQNnduxpxeakvvm43egA9Xxdt+p5ORc+QUUjdqjdc3wxKnZeMI1ONQAVi03v7YuogjXCxOG1dFuu
V1MsLsT2cx195uRzlD2gc012zebfZcJ7PzI5aOX1gn2NpD6OcOoQActyhhhfYYCErXaC8NYZ2U49
Ph9xmCtLamFLBWFgiOyn96x56HZdHP+iRWovyuc8xcDoPOB/7i0VwuzUgUio+pTicwXGOUWTUhY6
bVxD+Atu7Ek10GEaP7xOtQy+huDVjKnq8rjWgYd39SpqYOD1fDYtaTfOrVlFt1A8RFBPcdqZztWb
qwsrgnTLmT58T5W5Ke50Mw7tICae68ChbrGIj3phpR9HYwVLzxl3DUHji+0gnNqmkAEspRhS5s36
//UO9U43FJq3OiJmtr2PbwO/s1Ev0SSw0oV1M+0mmgTcW2PRqvfCscp9MXy6UrqJvuTAhlEFubO/
rWFBVCByZi2zvi+HRdZ33YmB+LDv83iECsXFkIsltSM9Krf8fqZXDynfd04BJYL+q6OaUidDaf+3
7vEdL9vwCz6heOYBogIPf8V90c/KMC560rJ1q73+4rYvYK9zJEZ6x6qC+bbFtQGqkhiFcuJ03+/O
0Ol2iiVIujuuihoQDfq1ahH7J2/b1Mg6B0VTrGnLCk0a24ZCiUKguaStr3SsmM4xXtSq81WN7ghz
x13R+tPY9znBNZ8pmMFjn3MNGnbaabYqNcf5DsX2Hgi5Bp0lu1R0TiD9fKEKrSrAUJbqzzuoAD49
9IRZTocO+jlZD1iw2BNPC6vTqsRPpR7ykQNr2ik1mjsHx4ATVx/aI86p4WVTzovRa8qiw7PC6/X+
jGw2OaJy4jwpgQ8SG9ufaFBVRG3pZGYwomxc1aGk+b0JNQMuxVbJX4tcgdQjGUBCnN2nRZdnNny5
R3OxPpMFLUOz3qHcxbzploxXD57PkXNW9UL7ijdwP4+szxHG1+u035uMAqCWOPPCJyq6x7qzZB45
S3pzAG5Toef7EQ1p1ABon1d8d0jEs/KdIDX2UZVJ8dnFyOss6LVfEauP8Mtg+XMa90F57R6JasMN
TPmXMw5aZYCRLJs+FkwVsVN3cMdrkcblMbLFshwDwJAJBnnNGPQtfMm3efarwc2CMWJz98WwrTwk
+qJRrX9sGI0vwtVCsByVQDEeAzUSFQlbJVwnr7VyYr4t9AcT4oRPGT6Lo9FraQmGACJbGHPrdwHM
+xJSkqPOsitlCYGyE6CVeNV2RJy3zEy/WUTKkrRPwAxmvdNN20x/uoSKPVnIkwTigRWkKDCbg4p7
dv1s2CNqAXgKJ3/jp6pXodvwzNaqmb2EzJEf3+vjvQwolFIOx2I0J33ZoXndjnjfSTzqf8F87+dP
W/22TOCKPOCnYFgTUlCk5YMMZn/uI/ekR6JaC+gc5sVdDiWNV5SWOtq47S98feff0h0cGy/by96H
EpDl4K5LWCgiT7Ovbw3cGnHeMt3KbQKFSInHYuNIo/kEQdc0VCoBrPHB63wXzWqm1T1KIvzH2mtE
BUz+DdgYEaGbKI3/bfiWLJuERPbKswIHK72YLhd9ICANFpDOuE1s22YWqEKuHSyacVcoiaLJarbJ
kEjD0dYdJQQ0yMj1oe8gbspAB7c+/uVoCnJIg/5Vhr67vfm/h8tc9OQLhC4pkttzmtxW27JSXcYc
w5LXP7wYn8gXzde2MOf2bHamne48QYw+0Av3OgLRvOLQC0FmWVjmnSY0BHllf/Cd2b3s54eLH9J0
xXCQX/TEpbjmNWWWvWbBKSV4GWYdhDvTxd3HhixyCSbjvtRZk53sh7uk5w1BIKs8nDOW3AH9Z7p/
vhqykED3MnKvNQvz1eWO8/W96aURaRlcyOCbA2kvwAtwDsKO+BqZCxHGF2JnEWbNlB/odppxZkq6
sSxaSGRRs7fCi8zOsIQHLh0szSCZhnJOUYNaIansJ6bad/vsuCWLyRzxo1gE/Fx0oHPEQllrjGVV
CBadldlUTDlMIDvlxv2o2dSNCrrCrHWS/NTnoPos8p/7oWPRh611ZrSiMbPu6yShSwCrSvmWzDCj
emTGX60DXUjqm0dwWxMP/IfYuzul5pgLxAMP2/HkbJhxvm+3/glaEtVznhfaA6jGKIZOsXuSX/Yv
ecMP++4SP9+r0bxzIk1lXOPn0uAQB02lAZH2+MUDwpNj3dxTutaqnhJRhfE71o6SuBP8JChCGgWM
ov8WYnvbd9s60vjDswN1Y6jN0pby45YMZpg6ekry7fRpl9AMofMl1mS88WLpRknLmJE+grWSMgvH
pc2ptp3qHM/6m7TvwIabpFlCKmhBmRxIwGpXRUmLAyi0IAhGqzRGZtSaXoEMLQfmPXRdooXdD5h3
6CocdNUq+JRsZIIAXptecoWuVuBkqgsss6peNhQxrxMYIRH5jbVz26cs4gtkK+GlVOdt20N2z+SX
niJZJVo+J23pE4nC4xYFwjKF/KH4U4CWqEFPr9uRmtC+BPywKl0k7QfAwMvsjwmqM64Vg8pENxcb
ar1Dw25U3pp6+OMP/QripTaAT7ryhg8dHYJVbVG06/SiDF1sFmgh47Cg3/kD86CUoQ5yJd0VZqke
m36CeltPb2WCsLUVdlJ5FCdlDlYhmssiVWf8E70aOWMokz+XDdFYt8tEgx0fegAgkDt2D6Gkrz+I
AzHAs+o/o8EtWkkyctUtO1ouzLWp2XPqbG6gs12zeXIXmKO9dvvQG+uf/ET8B14EGBXV2wdw6FAc
omNYANFwOTJxnZc0b/M7+wdhsXn2cQmuCBslADYbZyM7lv0mKOck5/XY8PB8MVL8o87YWm5Is0z+
fSu7XRSi0Y6Y9B9OsrXQk4mQJcTFTjEaSfOwON0vdQU62wuXF5Sj74DXh8xs8wmIKdqWqPcx7DnB
BIYT5nBIAy+/xd9RZMxG9z1JJGL1aXyGVK/9kuKlAm10CDyGi+RXxr4V+BJ/TSHuW5muWnPD2tC4
9wl209hlafwzasmflPUOvcBgI7AwarRmVaxVIjOPsgF3ou8/lpC12vEUaBuFS4Mg12uZsLSjfZeD
8tXsvN8EnnvNkp3vIYEjKRPzKiYbR17jKSNaq6kEVSxd+lBPMlM7nsLcVgdQEdgG5Ucsh5aQJMhX
CY7RvTNYfxXSoNr0Y7GRbVltUbU2lXq8s1wtpuhr/OUhwQBz6yawmQ9qMZSvCjRHOVBJs6AbHfjc
fPSkYEgW38N3a705p3ie7AP8yYxqR9xwrCbwW+d9P1wwLdlhfzjYlDw9gOQOus4tX9Fa10CEs8TL
q3zkGlxzcyfM/bq9usmqcziqGR6q/WdqQHf5qxud1d20bGIKVzXAgSuNKbKxAjTOWk3hXTN8+sXc
tbhYyzJzwyQC/UegJGY1l4nye418OvMSN0d1pgJ7snVOchh2PUZmv08xYI4NRbeTzk+zqCnfrqFm
92ZG2KX//zQ+Rgg23HoEEk7pS6Dm1XmcpjSxgzy5Gk4YnrrCuXSNsBRAeicjo9PjiwuKxtu6SWlb
EbEKSIsnWonTB37RFTr4Spkal5ycJ8Gvv/JhA4UdxIKYoE5VOtDdy8DxPgFCxtEMSRQJuSQvstv5
CJeRjApelptkmcl41Pxx7zFVBbvWEWzLzLNAGOogzoYqrFNmAtY1Jq7JeZkW13LPWEwnFVyzmkYJ
kacQBHnh33xZGkZMaFSFeW3FwbtkxJ/vype/IrRVUjfp6d02UwC0dcoO4gX6P2Ra7n/Wup2QD/V7
LKJgfsQq5uKcusEJ5EbsnJKgEA5Dh5bAP5EhIs/HgiQz5m27aUHcYykU+8ywdYg1CM9YZ1UjCu7Z
aozPrdDjRplkoVm1X6mEAOHWpwZUKuV6N+/osng4/7/D39ZlzWFWQyu7Kba1iD9Y7aANrzEz12vf
bQ56mVVsWlnRbpU4znCtHtQfIXIBCIqmSNmBlm4ag7LGe9wG308eXavGUCnAbzTlgtiCizxLt3P/
sGpwz5EK5OyHJUoWtKFuF3TLpOz9Pn2P2j3n6ZKFsH1633I5pc8buldeuTLBIxXAJ93vMFfE5yTb
GWXfRFkceAYyLyuf/o0uNFiE2IKQ1pLiVfTzVs5Dy6U/FDuAraJT/BsHOBVxG+GbxqFXfdQT6ud8
trg+KpwbDu90Wq8GUIZPX8beX0v6ddiyD/vDVg3pVMQhJUfosNVNm9n5pXb4D+cAJuTeOhcVwW+B
4ss458eTE3vWFmY6KNmTsig5Sf0z/YyHy0yoRCoSL3QJUtAqic5Ss6KWdOG+nyAdaeEt+tG5sP6n
mk9UNSR81DJkzDGE2plJRqsbJC2C71qBo6ZopyzcmBdamJL55DYtEzsxgzOGI/vf7IvPaY5dmCEB
T+r2DyEOrA1tdIYlXbkFkP7EDeQRQ29NVFbfRWaK0vzEdFnWIiONAyQfR56sxW/+33LQ3tC1/XGb
Mmimzipsyo0x82LlYQOiQ548NGIfOSGBlPA6MW/rCtuWqZj8AplTTBWLzcy/dyAHZL6Hvg0TiJTy
AfSxnc38bg8wgV0wvVLjf8c5jw0Lhz+wdtuO5h3j3mMenJqaP0NlumX4VqawJhqV+cXPMEa2ZA4m
DyOWXZTgX8LeaKDSVuXUWWnSv2Xr2f5vZ2sZb4C581JpINoGuArUBT47sQ/YnuyeYrojeSu94VHp
OBGxHbovVavnHCXscj2D3ayfLpAqNxUMxv8EGqzHz/zTJqSEvA8sgZ8k3rK4RYWssydC4cAfgKd0
M6Xwu7byhtbDRt5Kxbe52w122OJRcLK2HSzS4C8Z6QpVunoDDGjn9SAXZ2QR+evRxwU/vcCQaKr4
Jz1TkZsNugCygotRxAXBKM9JbTf7ncUNMlElNrXc4nXGLnm5zTaSUNfcYpDRC/YNU7BhCKsD6r/H
qi2RjDiuCis3/YFi4stqY/JP2d0qx56ignW5GnNXYONoNuZpfhP9Z8P2zz1IpmBBXxefe83RbFWn
r1/J/5Op5ZGn19rUMIII8m2/nCkqg1VOYasamb/4wQJHb8KMO9NLve9HQEJlcqpj2sAea/owsvTC
BxbCUe5S1zip6NjVTEsmTji+Gi+ekn+Q0IuSKEnjWLEUmfQyfkCqQKE0tbysIMA26Bus9UDG1c7F
bhX1LG9V1vQO3nuU89/KmGL+kR7KC/Nv7+0zLZBk7Zy8Tqr0pwBOt9GBYIOTiMGuKHnm1XyfCDNu
mX1eBmP3xAXlv28B0TkwxXLnfYXbAVU33ZVaLipeAvtWIpW4rFmPYnvm9zXGYtA1joRZHUsGLYCR
Eyct6jPiJ3iNJlePd2m4lDP3u3olgYQD22aEOol7i5M+jzZzfrHZolqsVXc8iMdKKmXIqkqlUDzj
ZLZ4YEucSYtEv2ibIY2LtG2tJwxTQ8oVVUwbeF2bSs6BlidSumjEnl+656e30928gpdmLHh2VlBm
Bfkwe3eaiGITq3O8b2ASXyRmNKI5ppBwnrtzTlPxZ+y5VZwDwzQi4LFLW1amdiUooUmmlMZLGN51
6i7uU0Q7ppE8LWiFIeUbAhhI6HRyvviikInZYZQ+IjZEtJs4a199YtL7XLfVfpg8JzXDuRY+LrQs
lbrMuStIysv2VLSOU2WOEKTwpE/Eo6RxPJFPgrfn62IigEnJaL4aDxU/vfbPc7JGOyzdeGlxxFEQ
SLqYAY8GZPRBujpSUZrdteqkCldD0llxfseaILmc1NkH2U6hqzyUzUGYLGpYSuk7GGekHmsaRXDl
G06IMIk4BZurIVk0s0Xo63Lm/V6luTrypt9Wrv6c6CDoqC0OQxGARqMflLV7V9Epnw1tYFsOcdcY
eV/lK8/hKoXuZO1fyq4uFEIwkvTFziYp3RZPbHi7rOh5qtAbskco1vPJtwpKDU1obTKxeuQHArGR
lJhkTu/+UmshEKLcfi3FKjGOYhPlHT6mdAhZw83C5HV0psmWDx0APwcdGCkR3y2KnR/O7luPlPdO
0wKhparkh4xpfz8SttQxsmKfmzmA5KSW5KS05sAAzmCaN/UM5YBNodFujQYKa/BqrNqXCrNabJXp
jcI/flxHTsYhBMAziDnPcYHts5Fd6aPAsoFbhhu5YUm2SPqQDWx78SaUxnJ75L4Dfq8U7Ws/73TB
sy1f/vDa3omif8RFicdBXI2i8vnD/WBFDuwFwy1dcWnakFI0rnTQ91DGQfv4WZ/uFtY0bCqvnJKk
zmUwhvqZoyljbckOF5+aGBb+F/o4e4AbgXi4mtCOymd4upreF0d4M35Sm5PLX0VBuO2OC0OGSa/O
U6m/btvM4wmh7V4T9FKiFDG+Q3ukY34vkoLrjQC3+Uimyn/hgu41+D0WOdyJbcCYqd0zh+xTu4gV
EwJkt+YdhWpDOYEyho46oUajC10WPX7J5Qi8M7aKIPC4r6niSE1RsCdLyoxUl2wWCrXUSFzPnenv
zeXrrIZJFuJZ6cA2N2dJa4SITjKfIfj/DKyZHFyBz3JQ06OiWj1RHgI/5VxM7knSFQV8CeCyJOwy
bSaWW46HbxoxTqLTH5ICNnAsyxtPfueWhAAVq4eE9X65Z4Zp7GLmKuaG5+ha7lA+7V9GqHEp/hgl
1xqQCUeNsu/klRfmV2nvuVlIX4etP3Ci5En7Q1OplVvPsnT/IV70hg1gNVNRD3UFooPErtP6BrJy
J2q8tSQLoq+xSD4uirEEFs/cZEfwCVdLFvyTgwdxFi0NsJIG4y2k/kdGbPv/ZXrMDC6ULN9n2TIO
6cME/OG8QbfZzNcreFVWyyJ4rToWwnr343AzWBbbjjheQ0Rk+TlsBvhMptNdpE1oy4qW/EcrnmyQ
HGIQqQZP5RcIi3AlgKEzelQWzxr2eVkjh//rDIUmI1bK4WNgyLZnItin02vFzxctSrxRHpUszyoy
Igt6l61GtskuV1gjv2l0tnHsPgox8vgqi1XyI7l/0qvsw3jwSjtmTP7BuXuKgkloVtPb9y5yEHSD
LReV1zojlkd1kNcgBWJxUku7zHo39zsjt2mOX+VNuR6uZ7clpH0tDrJyZxc7/Htyl68hZRfwF9+i
M6VX8lojFtIPJG5WTwSdIp4BPY+UGEJcIjmyPBlhpA9FQrEMZUc4JRC70ouqUFk1a0+Sg9dMdIu9
G8Pbs97KB556zRkTQYQ7JPdje+J0S0+7mHRIQuf7Ih5Gpic0s2dOvhwevruHzY5i+P4fO5tAbCDL
4VFIhR34ph2WRddf7VqCEIv3TRV71mFdAsi7JNjmWyRVUo4uC1easiVsZjbEHrbAoZ/kv4ym7AnJ
Olr43Qi5sfQjBFqv2cD4QvdfE/Tvh8kzR37Tw7uqKMZ5OvHIV0b8rGOhh2brBaqBx2XCqIg3/r9y
ikt9yVlob3uRCpgJgYiZi0RSmCM1eQaAhkC8Dv9d7xMNmuS3ZGbGoX8+Q9xn7tUJKzSQMrSEqmp1
WGWioocjeyOdNPp5FZkR1E+SwBm6uDFPR3Z/LuhrOhsiLpxRAyRKurQd2NOk7ryDt7vRl9+G1e9v
ouX+xGK4LMxD2M+K6bCBjLR2Wcd/LWRLO0GAyxR1RwRaOAXlzNpTaq4XgD28RClvjDgsgV1snpeJ
inqYC8P6JpUQk30nJ0p0R80JWycKbb0fpBWSUjnRVuOAGDLvvzVri5lbsVpGI8r/N1JSZKrFh2iI
ZNYgfy782DAdfK4LyxwbdTZ0fNypLN1Sa/mWGtwacd3JAZZKeC32puFQcyDRWfXVAKwD8ZYvqWHc
ZLKBtjTSQuJd1Acy562d9j95jTPG9f4mqIKbope9NIz0x/DOgknNXvvHieSnjvGIGK4manlX630F
oHXZVxRzjAlD5YKz+unA3J4yDbZt32oSuCfTvgpI0pPcvvH8sxKUlqAZ+mkR11+nKRbzB1bR6OzC
smAbF/M1cQgUCELZDsHeUh3ek/1yIPdRiFdlvcHbKT5jeF5k9yETh1+V6+tk+3Dp+XcLBM6zHjT1
obMZEYc1QfltvVK+hs87nEIQNdL3pid5TblN/+OQ5fRHdEc1nkkcgMseh+JPeU3NQVjczSaZRxGn
G1eY1QjS/PXpd4tDI/E9I1sy8RsmJparr6lmtFC95/Q4NRfjPw2d0lHquv3sVAZLPB28yPy4zCxs
KxcFOOi2YHXj32mb7u33xe0Jrj/LGvtGdYCIFOyU73OvWZUaGJ9BqL1dfepku6SKbhHpkmnInaa5
JQPOTpamfocpStlfoFnkxtQYSYJfHO3taZWuhQQILnCY1nmCQyBbsWF/wH3YUg855j3joZiVfKSe
0At+E49H5nnD0+l4K/aiR62nybewNud1g5AOhGqyCuho5b8esltxVn7hheUmqYy+r/2+SLaecuE0
GSDZ8dAJyuAaEOjQV1Byz3qi7BWFnYxs9ySt7adJz+GM9GY0y77abCgIGL00ujUbMwRqXcne3/Je
H7UR2kOJGugrqHeZ9aQVyl2FRVkDrWX3B2Z3UmN74DZMeXf1j3HEyqkhoBy361vCs/E1tLbslUCB
/OQmjlPNjFo399trWnC2gwrzHMjjjIbyrYC27hv5VtEkpB78+p9/0PdrMWUDmUM0PD91AhInDxod
5MlHn58ITfI/KL3GSrsrDyu9a+ku42JS674xd1NBeqOI0AfumVFlZcG/mVgwKtPZEMjYt3SnlB63
2T0tEzVI8GIcE/V2QZXCYP6ehX/96PWYofYLrugFzAcZqxw4lrmE7dXCLwq6LlDl0z/3k+5YUvug
1S+903dDY1nWmj4Kq5wOvS6P4NNfIjD+0SuaNuLSvkYawBf1gTrg1EMVs9I+gaXxyl9ZoJfmHWhV
KAFkQUJz5HJ/G1aq6+vQI6eT0+00DQ8j3aUh1j1zP5r2Vxh4VsLg4I+Y3vMvWdKnPbL9jtjrO9hw
j/uml+N+R7JgMsHjVXXmF2DpZi12YYCghwKCcCK/6BrfLF7uG0KGyxIOb/BmmBslBkkNwIQlkWyP
ZorNjAUabJrnTfeN35cns+k7/HHXdwiRbJFCFnBeyTwqEU0Z33V1TzEvU+xX0AIeT3dtRD6rBaja
vtSMzgNtawA8DywqdUZbwZMQuDGafaZfsRXl02H9jGiASt9b/77QE6ZHDS/gQK292CZJqFSXbLzD
oCAyV6UNiN6zh6KgnyIAA0hMCfmCjMbhBG+T7b99zm1P7gq55V/VPLB4ov6+1571EzNNrtQcVOKi
Rz+VtbWP1dHSGBbkNtiMlkEQvh5HGQd5gxs0a/aqno0IZfl++JlF4Zel5tWd6hvImBLctSlp3Xk+
+vcdOr91hHqCrPClXs3Tp9WzEP9H1kZCLNCiVb8aiuMgqVXWVPmhZbYl4Xw+0VwnfGQXO21t9hGR
/qKO2aQCH+wmI0XdXJVvDMJpF+464yxWwFgpFwcsjcCMJrF/q450mEj92Tp+4lIDgL17HnqUhOHj
/iRY/vyBjUwBl95SDx8VGkKvlS6teswTRsLBE1l9KLdUFY8ixakvbypF6dMPAGaTr7lSLcr9xVbG
IjVDd3Ojc+cJtzaqGHKmo5w+vH/lV1Hqkys4GS2VpM/pZ2rjqWnRCIt6R4Hp2Ov8cEc25nepji5g
yxKNT+GyxMu8Nway81xVfo9grzH8bPBsDguQb0E5AfgXczsaC5mSIPVl9n06K6kqnFEaKTQttqTQ
OrITS6eM84LQXhFCeBPLrTzRoCi3pXo5cgyBVp/3Q6ar+EmjvG0rbJH5WbIWFhs0A2MqIUACst/V
bUL/MIq9F2inAwEU5neU9UbNLUAXEpjO6eiomgI+rCZRJI/xmtQ6cpE2QfqZ932wQiKTE8zk0OAI
8AyDXzZyFb4oU4redYm8uuUrC0iJa6mvoNoDBVji7jLFG0L3Dji4ixmRnqWqdJQfggMBjzRVedOn
biEwiEv8kFltTM8n48u480/DCXq4I6jjdUJ4Jf5KNg28DahQH7l/fZKWrKZYswTxYTKFxWxmYNJ1
VcFD+FEEXTnUBzcby/RBUFYrwzxZbQ7AmrCc5QdlQJRxV9IXebAuE/YdoV8qRAmhagDb/vDMhUaH
CUH9bF8FoIlZ9lGimPQ+l66IfnV2LHzWi5J9pINMELa08gkLS0w/3dKubNskJAk+p8fK2HpDBKBc
8bGBjLwguwzO2+uxGigRBKrd82DH8dpR2j3M4v+7/q40bDyH22DzV6MIliALDfPpg2vPtIaZAuCw
o5JIkW7GoXWLCH1fTpzztNVEIybRHHCBbfccY8vqrL41PlwHR3gTnUU9UzT910EYMi9Ln8NkpfGO
4VHrhWG0XSnUuE22AFOU/J0OVOl231mOlP55cgct7tOQuaFEPOZOhEEMgktcMgpfUdkApdMs+XI+
YJVwZY/kHdscerjmCy3UYfww/Mr7X4/DmWPCzoOInAC1N+7jMTcIGL2Y+JrskIY0J/nI4OprrGvp
PSVoorzD6OXXXfsKFRcerBXHN5Q4DfJuY95LDdIGtHsPTTmxhtYOaENjpaRuT+4Tk0Ac0ijZ9N4u
J6sWRSyYYtXG5RbGfmqfyJgJCEq3PoN2uC2zmV50vAeO6V/kmAZaeoEJrOb6nPD7fVVrK7rKjkK2
vP8gkTAvnhtWH2TQj/ayjqt2KQSUT2kvL4wOiOeefcKS9y/H8SeqdekzME6K5nBx65Ex41QFSeoz
gHPwo3GBJ5PhHVesgsJs0qaBDMx4RlC/rBDajeRXAwMEpfnHzjHnq4xJasv1NZ/bqnO2Jz+KpyKg
yKAsBI8gKZWzpoPJ5S/mZ+HCX8Dzj06jmtrTOILNPe7kT+Mt65a34G6im17J+vwPBMOHC/ws6X9h
UYZTH6ZYy4bSjksm+XAAxOw5svJe6FKbet4MVzP8V5r4js0aLjnf8/92P4ugALFDSfawTmy4jUzl
oDy0qZWzpOKfyx956YE2rc3izjJAsyERaqOqGsJtQDe13havqK9yNlZFOSWU64H05mt1WvWI+YQS
j/MaUsp92CfEAiAWYLNiLZGwsDvxN1wYhgofk1N0O8w4Qdpe2gUpvyeOaajHmsDrwzRhweVGBOqU
etsWepKoQQ02y0/1sVrAG8y8tHp5gZJBIVjJHg0N9LW+H6nkDaHSwaQCxHaLEhHTlt8gXy8szwtS
3kXTKvOjMkoj9MocEbBPd6RykvZ3JCG/iApaG/3lqnULrWNLsBTh7WmTdTTKUzIumW6LJBGNjTha
nh0Fq9qcklXnUntXOSVOq+C7njmOGRYHMAAztyrAvstih/FTDQWj8mZWK++3hSNV0o37KXhXZ59J
HeIzalrGBcxBjuHIHcv7MP0GIff79VHEEQX9qmHlnbDUw+7afEE+h759+y/lkQjOG5a3aiEWEz5K
VzDpf9CWDl4t3UGh46fOc59gZQ5iL/f3f/NniobQtSrlxC3jbF2fZ720Nv3rqLbnLEAFLpeBnF39
3sUxpp112yi+vLdiRwkVLpPqIuhQLsiYybcjPZeYhy7PmEA0j3lz827V7yawnbwpCI3iaIXk5fRQ
S1hk3qV1X3qqJNv6dT0meXvbVFUWPUnx1fjsdoLgVpx5t+6j9H15y8VnkeOaUIOBsWDaQ0RRYgTn
fbLiIR3Z6CNRs1/T6hXuREAGCuGXf8BQVrhV9O7bhQQ3F4hF2shBwAe3d7L0J0AHapHufxvKkyDU
nmYxP6l1rqhHxRtujQG4BDrcfJIu96kQtT0J9LzTrtphF/ehrApeU8XaO08dy8yw9G1nqJv6RzHg
GPZVcSE+TsT2wgXbuqnhb3JHfS9WUSC2C/aFUXvnjGkd0qF7aEHhK85ku0pfg0KS9M4E5JxK0R61
eHeREwCswP0SKP1vwXXvSmjfTbL2JGRzfEmzD8/p46pMudRVUq/QKSG7rvJTJMmts39iHGX/rWlw
tNu54fL4tREkbz4cUbqUO6QuexcEo6+EGyNJIakw8/JJXE42YAicJqEgR339fxvuVVBCc0dvT0jE
a5d1+Df7b+wAhlAyF2vv0DpIXg4KC9VYhSV0ynaWg54wfuG96ZU8xtOtt5TVeGXefpG3pVK0kEnR
r3wtzNMsd0U10GwKeG4hRP4cvhySzK2iNSzOtTaRww2pIezM7UYlvkXqcoL2LzbgoQoOwO1yMUvb
1t5ZNJpIfeNHHQt1WZTU6d3nQgLmTaMwcxeAJYbdIvJUrto08E5IpzOeym0XsUgbZFm5xV0Y91VB
1dnVmibbSdEtAiip0M8hDco+rupwnlFqGYwcElwQxIOd6xA6MVuYuwEcniKcsad005trGe8fKzcW
RUAEl8zpWlx5VfPWXKpWuWcrBAq7+fSb/tTzv6VlNDjF4WAxlJpKn6+u0nohU9OuDb3vNr5H2vr9
OufpUEUm9N7bVi2+llJwTx7oVy2HnIb/XeLM8k2gVTFQj+l1Nj2wEytGlFI92h3oCkv0ZukTaw3r
944d7que4HwVJ7f2JfaB7TXHR6lpHML5U4ji1nsmQGtaEgeSh7jMZYqfx2KxOtZfhc5hKw3CuBbu
B/CtZKxSiKeoX1zQbRIFE01ZH49SUsi29CrG3VnLE3Gix/rrtftHReqQzyKcNVBs6fqk2F0OaPfk
F0XQCQ49u4TF3y+OIE8nupw93iCVj53JaX4LEPYBcO3BvjpxnMUi4JaO7v7uSeqMykin+XHqVaLk
5keyGeWKDjE0oMrRdmWKM6eO3/OuNxvMGKz4zXVcyjyjIt3ZL6Ub+ptNrJOVVfp5XqtLVn4HDj8q
34NaPQQh8al956/sM3UxfjUh7TxzRJEzcYgh7WVAx5XVnUwNXVZWLAJMdQDlZz4Y2Q0oykleUHYF
4HcAU2tDQ4pZqZmO504J+M58TUk3ltRRqvuhyFUPK7quYvQ1kWRHO2rhhFYFIlKbv7yO+NAcvnUj
WZlKSabthoEyjhu8YimvAPNL5IIy8ctswTUn6EVILqMaCFqgdvgfQAUfCcjTeWtvlq2Hjokueu01
Gh7GcLfLrsy52fJQcvDKgJcDDdc+p7rcGPYOkwucoKueZJXhlpxI90Nf5MgygMxD1p1wzoo7UuXu
qr9MOucV3KTngqliC4voLP1xd2KGb2d8555Bo1hWW4hkiGFMcF12BBCB0ypqpRxDJvr/0cKht8qq
3wH9/luOvckS+YsAbuGQdJ81JcoC6XsP0XMT0fpPmFR9DzkescruyB0uaJghjOaMtGQJ4Wy0L+vT
Qr3WJ4k0N++kQnT1hVAVsaZnDqGZp/WCIwusSjlCu0MSnYUO5W77TDFgrq0NB0P2ybJnQgKny5fF
EcD4h91rl2J6+HiMFiCee32pu1V1tHoUvn4dNtGkgd+ZbvO59FmjNjizAmXkIZRUu0IuA/M/HJ3W
tRTFXE6sCnK37OThbCsjvlBc/b+fO4hjw9NNduARr7Z3u5eNhBndwkxpU/GTnPEz2j83pyfRSW8h
i0ULfJb1qBq/f41f36wCA5nLto5iv6NowGyCZu8GkUgvcVCtZZyhnEYZvbFB2HcWnvqMkbgHUN9s
Tw9LYHJALLFC/DmM0ZHS1QjMsztjBtr7abF0RhLvGKnx7XBXxyFxYgelXs9QvJ8PDIaFfIg9X/31
gRJPwB5AU8Op7lKyl9Tnfd6n1MGrUYJj/WXWxBvwO1CY5BPZPmD3xxya2Mi17JKrefLO5P8+KBG9
tl4cXLX3neBP4ijt3IBv1Pmto2cm9DSfbHQR6+6Wi7xa35GXYiyGOFP4HKfn0Dj6gHdxEwKQBiey
SnT7OJ9rHnamYJbqxmTEXKD+NMGByaZZ/FRQfX1iqVqEkDFkkq08rWCnjfXVQSpqnigzP+Hsengt
pErXZ2yLf6ZnPjayYhUvQBbpTtVTGTBLGCwtHTGe6KtwvCwJBZmu/fJPgEp03FvtENO4cwIsXD2Q
iKSCUVfr3clES5YfX90EslCyrAs/jJTEoJvF1yZZdM0VWJwud7O87JkYM9BJTlsJV4pDRZYEtAJY
Z7HgtNBNm7XdkHf/gyP+Eb0qc4Z60vcwimGCNV4iij/T+lL86g6uYDG+J0M4FIzhKzYeNObfB9cw
GE0KqqW/lNejbtnj86+rct+adcAe23d4OYmqVvJaMGqXAbBRVFjDTkPdWFk4csR465T6XzgxbXD7
uf1IPosZFrmbd7eOfD17h4m6bIzQJDdcsCiGjrTJMEI1bsBGIBVU6hYANgOErYGHxIwRkD28HR2J
DuFdIAtOPEJYVy+oW5MA1/+8V/SyC0hFyP88uqrJSJi21O9n9LFUzM92W0F09ajLwrHty/umIF1F
hY7ipZUaErDS9Vqf99QHsgGUeibn9QBftXxC7TrwDmeRAd65VqlPk9RwsmSiD1kO2beidkn5HFEc
nRQzumJY8pbIbcE3Ndyw9ef3Qx30uJar/tSQkCPZvlsMt2FzVYQ9qSPyMKrGLxxiq9PYqGM0wvtC
PBDdxh/ZPm2fZkuHKD6/C3y42AZt24S+scGs4Nf8uvmS2/IqJE9oXqaICof+KZD6DqkScZVw0Qxf
h0CYvczb5qjvKO93B0XVJ7wS4gMPodOte6vPzbP5L4K4CXtMLHr0sljZpVaq2uHyar00u1mgfExQ
JO8OgsqT3oihhd/vnvoyUID2MZsHgtTnC4rObq/200jGBFWV1FMx+ARBDAwqQg1eBRGhP651sc81
uxUMb5GK/XUXnukvaxsVUTLXofY9ihfCAgNnaJFgfSrktIY5/e00EIodTpIwi/hBYhTHkJbeTJA3
ApYqRWEvcNk6Un72OROspCuZ3oV9YnT80Hg4Grs0MfzjqZvsbF+HrM3O9OuiHoQB38ttTKtdrH0A
FjqS5V12nwa7URngwsecYbe/Er1ySXjTFeKtp5DKnt5GSHUrKm05AU1vw+87yfr7UOYrAlZHPovu
PEakJmxFR6hpoOpB4qdhFsYGjBNIrMtVzNhffNv4r+Sl8lDtW6WW/mSJUsGkBHur8qcxJOP5MGdF
8UeXtGGK7DE5cAu6HupFtix5o4sJiTmXn/TwITQBEyFzKPaKrOIGYBiEeogPCqzqtX/CAfyLXkKc
Pa6VgxS7lzaKAwQBSmnMUy/SPvE1ezajGIqWdByuc3Yab1rVJou8RiWCpHK8lIScY+BPJ6BPMFsM
kjiquUt10eWE14Tz3E9TxGZgduLjYA3eYWs2og9u/GFwbYEMSMNqG/3Oj0eIOHs/9vEu2uGnMBgS
7adlOmCz6AhhwD9qcXGYH5E2lDtIiVTJPiXdjntDkRQ9+UWPfI3kxqFhpYqeHKw1L5D4c1JrdN78
J/DE+a9OU3wjzu2eR/zr0BCKfvqxzlydAqiB88TPn08/6dj0Dsgi8EbCFLmoGuuLrt7ed+r/volk
YWNEcdoz8rpCoQ/RsjwKqN/uvl3OTPpXQSAfQ1OnGmwuSgxKYuSopfJr1Sqq7vvKO0fXIW60xVnU
mcyHqorx6nRCtwV+6+kksYLMARZGMEresZCSjMIZJYSaIwqN63BR09uI6uXozFA5Es9UcxGpAv0/
Xc8ii8mH+OQQw+pzAlhky2siFLOXA93KRyRZwYpPfydE6NAvys343Y+Y0Y5vPigLhnOzmATt2600
esRQzAwGwO9GRlQqH7+YDxp2rg14PU5zxhhnXWWcwEOMqFfo+k6HlSecR6oMAaovcsyNt5KXMAKR
ZDFjBu5uU3xeQNPtdA19mQEa0zIMSXZ+PlW9X4vn/q82EaTSkvKBocLoU5Gv1qT5VnHCwH1bBEBb
fidB7HXqrydASCvTOMqPQz1Zy4Br6v81Qt9JBssWNXRqDDSRfm77fPaTbn/6NsdOW8TlTpyb6LfC
12cRQI2bCFUfEsM4mel9bO7SNHWH8Oz8DBRBtMjDAbG1d6yU67GyCjIExc2+0ynRsbiPgGl/YxW8
TW5LwYR4gZ5jNILGSSmLwV374YBnyipzs9nnlH3B9BOIA5DGxp9zvuximjfm+EHr1uHHQzKMrCpF
4ha2PXzy2i7zHx+Tn38rp04EpX/aAihc/atsDY+6kydMTao7nMoMls8SxcKyMZ7o6B3gvxQOnC7R
hSA7PAVxDdKRFtxKk/vpzyD7/kCWM/klHxFtm7RRXyGLJDiR5ZdR98ptrBuo7SbzoysEuqWRuShI
lcXFg38Z5a1jCc+l691X2HMwHbDojhCM5yZY+Ags9xqhqhoAUvrNgV2a7fxPT9ivcfzrobDncMEz
9yjzTABGzN2lf09BlRZGYyF1+i9DGqikNKCuLBa+JsHSDNrNaatH3i2GlosCKinJPh+XT8fFwJuP
1OzLTlOqFRDZFhSVEViz6M4xo1oZLVDFtOUmzKb4F3UqXwqrvB7hLb0Y67ODfu6y6La2YInMKYDb
GrfHLMK9Ed/so+GhScDnlmMMDDHq+c/qjKh6jA9AscIUhk3n7ITU7BCnqmEYoC/+jLEv943dCbil
EIPnn27P8BpepQeMGYKQgsvUnBCDScWY7tpX2nc9RrorLM2aRf2ddp0U8rd3/zZLfttluetDs3jn
59Cx5ZqV4gQi5LnkpeaRxlniBFMgmuv7j8/zf4xCoNSAoQcs6IH9sV1+RRSbkAk+bpCrSfZkUXhi
shr+CMIqXbwkU4R5M1YscniglOYqMiHG7dr5ib8WzoODy1z1+i3tIiWFKg/z17See7epHcJH0Nsv
7uuWSRvrU5cB1F/DKjCVC+DJH+32CqTq6Bc7zwGbk6AUjvyW09oyObx2HvbXQK/qnoIJUnumHfjH
wyf0EYPrCqcH3dJin5Efg99OSzmGYjsZ7KNVW8rpVKqHk7cecR2GSki+bt2GEtVlIrYy8+Q/Jdc1
xzb2XPYXhsBdY6nnBxH0Um1nFGbdAqyobO7FrNhwCmwiXvor8NLb2E2wX/R3nt+qrCr3XA0v+SCs
YbOxLYY05deK7afzSpEZwoGG2P6WAybM3t7nwxa6jnVFdrkz1YR5IE0uI+Kk++4cSoeK+5xMO8+o
+llXEXwZIOBvRJD3lqBQ5wFUyhmST88/bEXOXpmskPE71xz0SMNwT4UsIy5Q0YPjQ/wO5gq9/SDZ
5xXep0nvdx/pnFqtJw6KRt5asFNKppHcWTzVHGXZQH986cvCt4ubFvGoLZ3oWRttFmwezVZaAczI
4jIDJsz+wBFzhUOXS8VJpx2wm91aKpcNPITdK+oe0EbgsJitWmVd940CTK1141H6kGGJn6oVaomj
CAvgXpa+G9KOCF4WwfDRt2nxIsK9TwJW+B0/T2ILde9HTmnlmoRDgCe7GB8JVUn8d/n5XMP/DaIg
mlfR3yWia/hVqPEYy3o7Z/6iCnLkT9XepKdihhuWYxGrTLv35hJZaG0Li8mJ6OjpMOVa3mfkFQ8r
nOEa+LE/k5WwWclWlXSJYAjKb6cTVujM7Sy9hw09w8HoRaazn3ZByT6VvQrtkCjhi10HudTN+9tm
dFL3CSdbl90eGXPMeg0zFGvIlhyH/q1oS8X4RyXJxLmimE/efUIz0b23LIgu2LVtcrZs5ee6AsEZ
06DltYbgRD8yRDAwA9DE0vqR6SOxjvR5y4uvsaYno1tI4sbcLsoE/WimXtFqYkeIwHcjg5TULYqw
moxiGWUSnjoecEJMsZr/OqgWjC6ptRo6nTnxaFE6jFcI7Q3ZuX79R8eh7G7yDsARK73BY6GhN7tx
7wMU7383URN0DCuomvHY6YfgmnV3mY7EIAznRJxSUdQDLmDMb0MlfS6ltdj2+KBRqrJDGpmSaUDd
VixqO6EVuH2qJ6ygi4QpamGd/oJOmU3BkNho4T3Jh6/PhWNnPI0ogOV0VBS3Fz+zmsHCWPvvxWK/
suvRjYOUV5rz/Gmhk9//84sJQSZda76TlP1KWDJyleJV/h4ep8zjqPx17X3bndi6+J+EyocR/f0Y
g6dwGLcIRHpdKmbw7MgvpBo636U64ISegXUE3j9CywKWpKzTOk5qre6cPSV22iijPmciH7ISWRqK
MJKdGuHZ91D2NYg6NTNYcm9tc+0qc3/xI0DOzYEFNQ52J9ZghfAW4k3uiSL740uXEXCXWctigtIG
cE9yGz/ROA5QX79GZiUn5dCrnTyvb1RLHvLilYDNsZ4lGvQuhXD6HxBqYrSnhmBFEM1AkUYp4yIP
a3bKl7g0hPrkojVTP+cfb7FuRXrIEiX3LyPAIAOaoHK7zhTg8ondPe0qXztJit5YRXLMKIxFxTKK
IRteMTD/OS0RLOMhrV2t7OjV4fSKBWSeG9zighNH2SPZdZjjnXdED35GU/Gv+zZCV3xn+3O/w8KP
fbMxMcT+CqQISYdL/TcRmMBHxd7jXpsyODunYJk00Ug8O5dv4rbhgxMpn+9LIi4NEjKjWWPq2Ocu
O+7+o38u07ptoq5R9I2GW7kjjGrzCwgw58EXf25B/COUPeZgHZ+aHGopAY20JUAMxAxkZtpyctXv
ZlFiwU9PB0GuXNpOllz0q1e1E60neDKoY6TektywQne5EHp7DSrj64s0fw8QPH+ePlQrJUDKv40r
CLoBMnfSzPePohcjkAzvIEcBS0Ev7PXi7neGYywG3sLkH8ha1P3brSvxxV8gFSK+yIth5F/r2ECQ
y/vMWv+RIn1RvHRJJ31Fe0gtQahxR+heY8vRvEI6gbrhIKYmC8MWFK9sW7yDZJ+ha5HwJa+skbdq
dMsc4zvxjehUwAfL4A0dFPvaOVVWP7OBfVNIm/ZJxNzugQD4jwH3rrhRnLwVjyFiITs/WBwZjitn
WAaaClVj1+y6J3MzrLbofajm4DVk2vatgINfupaWTWactg9W5wt/k9L+SSYkNXBE1EhR3eGNpSI1
8eLpOfFrNoiscqZZd7X9h7PO4w8j++puQ7zdyhspuneUFZHZUhSUCBv7t4KpLYqPymykyCZxbeFu
vSYNOZha/jcNMDRo1LVtX9mDeNHVaw6p2/AJpubpM0q/rX09PFU+kMwiaGn5oymTygQlbKNMk6jK
0OJtjjlfXkVzsC213TlRYGxQDa/avsGsVxl4+8KADZR8JZRrg/+/6/7zYjwAOdwx19gitwd+79BR
qZUbjqXoG/ZsocDbYngovYX6JfDzMcLT4taMT95RKaoiu9ES34dkVaVbPGm7Nq22waIzJ1KhumxJ
5WkR/jGtVFIB0fqznt+y4aA6KuvqP3y1JpFgdiE5Go6kbpPo3yIdbDoX4c+BVt1qkSv9F4DiqPEJ
hi9xKsV8lVX387ypxhiyKpi8LroAw6oR4zciEut9Dhqg6t2T1nGAT/L2T7wnZF4WJyM8SoW+aOdg
PU0PvIPhel1h1d/YHnD+nVA2h+xTPOpdDA8TOjQ2aIdQFTrTL2MSDF87TR2a73EQh1/1jHUhC30j
MnB3nY1fY9GAd/4VD2CXnshY2ohrqD8HgvrSXxzD4ONJrtsoVlUzAPrNH5J9jJ5M7m641/U1TbCX
6vrn1JaFVYRIvpUp5RDnnZtbj5aOQxOlML3Fhfz6Of3XWEXKAUoQlwuWv7fepHPmPaRFmLz1zG6l
vKgzIfJet9F74XoXSJ1YfmNabZ2K11wXMCK21QS4qwzGuR0KhMhFHSXMM+mtguHnHn6hg1MEzh7u
L6JWxsMHr1AuwilIpBoaqR36Cli9N5SHawYCiEFEKP7zvHKLlIH1SgVJ3ZxKbFpDUFsfr2gfv6OK
tyqh76yAF0DozwAEAFxLKHiX1A4U9ZCHZVq+E8/PGst9uGDjoDfe5tnJJ+rNtv36tSQzOxIrVEpI
8KOpN9kSZWNSfw/TFoFIjN8+NvxZ9waf+XzRlv2iohBebJDLUeg3M+n/aJeJCrjARVkhSJC3nU1A
PQY0T1EkmWtRGaSfDGmPHDcJwqCbb2d/MwGBGYdmnLdWILWBjgobNmLtp/rg/42LGVEfcabQsuw5
5foQ7kBlLFmrT7++vflTr2UzaDxxksVtRyYFWDQR9qFdwKDq3gzAPLMGygpNjst7iBS5wyEixZym
qakFHWO3yZCKi7k9a++zXKmtTIM+2DLqFxBwgTF7NOQPQFH8TDOFCjuJNoOFzgZ0lPH3ZtkMGSDz
UROr/UpLnDltQJM35puqoKo7t0kUHBEK32Ahrj6ta5Lv7IDtTqNf0AZZ13kHb464hmM1UHHnuILm
80efew9CMVhIGwf0uMMjfVI1Bkr9N34CSzV0CD+UvcVnk2neUE6hZolonKNrYOst9BaA4OBA5T3j
MSXyUSGPFFM+2YBvAU91wmlHYWQPKe9NeoHI2Oyve5bJdeVJLdsq+xExWz95S+lgZpD+kzjxinfp
8HGOxt4lI8oIJrciBxOnrYQZJNa8tvUjGNSM/V0KLBhVFqrw8qBq6649ZtpFC1UfyUnMQJ8qY0qz
rNhFt5Kn58X7Lfx3IhUtQQezYTyMB/jC8qNzLJS/gM1bIMKiDml4Qt1NQgdUTKbym2i9L4w/vVPx
X5OUwe0uCJboiuYeDpbqpGFWYDtfJ/qC9BTl38oaoJSnissQV7xpv5qManri6CLbSYzkJjffofxD
ljC7YVYdZ6fF0cUvAySE6ZQfGfTr3uOdxyXI3C9ng8Jw4+UsOyjsYTvakuGYWqhWl6Kprg2zsoZA
jRXdwXYmyNFb1BJHds2OEAG3i35BzkwIVTqQ7ZSJaMEDXnj892C8Gaxouy5bLGsZPfh6NhoojCDV
f3Pki6xz/dti9OFEbk9TyiaDrUUUzXNka0M9jqlL3XM4RbqB2JSfwmQ2ILZHs669rgrk/4YpHPrJ
04gKOMO9qKT6j6dKrrrQzBCq/MdrAkO/uxFbewg15HKtYhBx+6C8T3dMJfNuMi+qJ7wFNM34AX6w
zD0axZN2Pc1JpSYCzk/tyYEOgB4QsqKr857K1He+D4J9XfK/2K9SgzUGwSmyZUQipxIpw56hjuO4
hT8LugpDZz2n0GNq+TGI+akqBB/25m4RUTTYSJAL0IHSVBrBwFfxNKRFBgX+8+chqBO/EWsqmyOs
NKGS6x1YKtLhJyfI62bUTIdV6Mf/i9pxArGEfJ5t0g1ck1D8dWeDY8yutHqSLSURa+BKjlYwR1Sq
dHqOP7CVrGYrjSWkVpSwF5balf1h1eOa8LDAgDqrC0Fgr9HsxxshrrX/JZWUoW/HM002dAapDoFg
HtWpMRK3RhNPQYaOoNoUYsIt3oinwwmtQsVv9lSoQwdvqt0YvG5dBrYkjV+OanK2HInS95cq2ADU
iV5vEB43J7tOTKJJdMc/Eddq6xLKCxuu4Mj7Ev471rw6bXb2ssakOLXDrOFnLa7TdRfc9XhU2ps0
ISKDwr9fmUG6pDI+wfMWFkAfZVSFnHETvEf0rEc/KppYG3y/aV3Qe6OrIHO2mIL7RrljBDTOWctJ
U8okJOxTztchvC+3K7geTQGMNpx+TSZKgBV5VdT1icXt3db3O6N0a6ADfh1ZVDXjBlY7NYxi9MiF
ubvWtTugVdhs0SXtFH1xlWV5VOa0QXMsTcaNjxZBvC8n9Q4kZ12ET+ybc6fPvCPxXXzOxMXqLSZe
S4LLJRd2SqKsvX8dOlklP9PB5I37/+3h8O3b2EFQslLxt7yRBtNTtwxeHMLGfqXHSsPdBDGDtopn
0Wr1CrnCeZ9CNteTNP+h/4l1eW86iFnrM4PP5KDwZYIaWV2JX6mOnQcqWvK9Fv7R6oMSVy569PXT
o2PNJ76DKxnKRR80djXB+plMjPUVnvxmVJXmAoRRYVrOzSfW+V0ocVorU/F/MGxMlSQfkcx4e2k7
RNWlXL0EaFWySv66qqQZEn3Pac2YzP2nyXMmozSfBUyhxfRXt6eiNty2mGtd1TQgupIW2KthIqOB
q/+Pne1JvYRsUp5zxNI0wXynD6HIgy/B2vwkxBlbrJ9mdYAfwyfuTBhxJwIl2iCIaWOOJSQesY36
WhH41V1FVmlKUfJ919XgBLR+U7OdFDI/rkMzWW8/pQj5Arnx/APGHLs4QEtI9apK3upJy7G3NvKd
z1Rgehv5gGT2Uq28Ra7wp4590GdSu24IXt35X9wzfdQxgD2gRx/1bo9C6efhfFyBdsKQxLR597Yb
Hgko+BhCVnn68uwYQIq+djIawtt44hFTZyKFpEZx1OHVEjPUsqSwzwA4f/gk+jBYNRnpB2q2lvce
RYat5B1/WgKngJnZAZZegtK3bXThKzySARA12vYKKsXWh+AtsUhI2DyNsj4kuIk0yDbODrRftrZV
RiF5i5oVDx6bvrULnAUETMbcvZuXxDsiRDmRq8QNE6fZiAl69Giiu2f4BRIb0qT+QPjGyIviBhZG
rik8wsHAy7lhXPOvIsIbkHzs9vmOxOv+9AMkL7zMUkhlMsCcXu3/PJm5ngCuKFc5aH8ybZJEfeiT
jfC5bbgrnu+SohCGYP1SOTHa35itpsWbKEC+kbDAdaUih5j3U5FNuxJIjNjuBQuPwcBFN070w9+b
4rRI7mR0sfu0U0EVGYFn40Wn7cpvT4eyXGUn/Me5i9ZgY69bNwKNCliGbW5XjCOG1o/6Gpw+nUaX
fmmlwc7KfJlIzwqBhF1JK95xpsbRT6A9eCeIs3QbAvFs/1sPnBF41F3wqQBY6RmUoZxtqgSS7rTJ
h8CSYyLDOPLlt2KIzz7upWRRrGGYZshSyRUC0oCmNHeZn1dK9CC3aqfkfzTIAdHm8LernLFgFMBu
dxSvXridSILdHSR3bTwmyuuimNT8nvbwKbp3mIlKd+rOk/F33zWDOuxhXoz3qX4HlC8wo2TxMuL0
vj7JONuuF4V6zYXDuy2YfiRPLOZbe8i027ZpKm9SYp3Flv23ArdrXqFrWdclAkOXlXP/k4rR6xAR
gfmEhEx3DVw9appenXVjqrbluYxliPuCjEU+8Qq5gx7fuU/gxVs6JQQdV6QIbD95097Q5T13gXaj
X3x0PTkp1uXnEkzyPnB3WEEFkissqUIkNSfvew1wpSde52vcr9G+gmhEIa+MHe98NJQIheV95kgm
bOKlZ66yENYeZSvIX8p4rrQZsXhBrUU6uorNXgP7dJTPiif3FJXdzqeyTo2AtZkcRKmc/wNbL4aI
pz8fU4giuGZErGK2thJALnXo9dKNaZUq3yfOYmiLWbkAth6idHa0rQ/XxbRMZ3j/OS8XZITkWWhq
YROB9vrxmOBNmxFTGff590nifAOvjs60g8CgRhR3Dkgw2pS0gblZOhzV6WxTfsLG2HH3MVGjl29W
DbVUtAAp5p5m3d4JZvbU0xy3G2QE8Lb/Uf9ZHXiU3vWL79cQK7FTODljefYtYUfiVZ07lIphyoI5
3OAkaSaE2qfCtDpEl/nLGI2tvczhd+WDZWCXots24fCQC+QYoN2ejevrt7wCQyqLLeJwfhxbUh4Q
QbG5wtZPi2Z3drBiN9GZy40qDtZwPe8Dk8oW3045/3oxvZ69yQqMNHk2LD2UVb34hNDht1wxlnn2
1ri2g5zCewS5N9Fp7bd09vxHvotd7MH1asLap4aoni5OwZNe/oeesTAMoiwR5KKKZTCzUPw6zFO4
03sZI2OYnHdcPKJWPct2XCiISmTxzpQV/0w+QrKwZL23k9h9HG7tK0FdztU5CI2hhd5+t1TrAWBN
0h3M0gGL+HsIspQsPjP+Z8A4WYYrcIXFTxdo9E0uWf/Kn3RtbDr/R3fUmNsBs2gvDq6PUwRWLtj/
SVhw4o+7WKq5GzREvIfhuXYEwmsza79YPD5QDwdCPBWSNcOL2Bltq/73UrUuM2tYJGdfTHkA+sjG
uM3mfUj5pywPyevOVEMmjVIcTv/CdKrQTMg2rFOkWjKW2c+Db0DME7CN+6LqFxmBLJLw4rZDouyl
j50UO0qw8FVeu/kF6Q1nmQKOQegrmHrh5HtVVw3oaLoD3vkmDMffmBR5PTQz9Q0TXTjGOaBjcZ5I
Q5xvIWKVfAv+nECWrT0fdnyTIs0rkRXEg/Ggrb+f2XJVuY3iKISMtTp/qeoc0jYspxYwk9Gc3DIR
pH+QZkfxBbjhH/WCfcOAjSwWzf+YXvQDvAg+KxOS1QUs6WnVQ6pOboSS/yPZqdpLX0BSCc80J4tX
HL0MBw/Wh19+hwCa0jzRohHIPV306HJVBrlRAUcVkQ8EexDBxXJtdkzdue28UG7zyeNatDCRQUgI
6S8BnqXl4Xq52IXDOk3S8MSH39F2wT5YgIB5LN1Jf7Q7R0lPwwLnFI/xHzUlzjIgB8ARca9Kdddz
stKPxqWE2zlEgjuoXSnEef5uYrZK7TGLVjIf5ZlApJzNbenbb/qWOSOAlq7vEnNr0XBM9b9v3/Mn
6y69FCRqu1RhqPrK+JBkGGBUI2Fyz/sqZZJhwdyHheiWuULonZ5rK8PeCw3j4WaFPvOeZUT8nd0c
YKcbZTUxCbYwFtRat1OLJXKaA/H/CO9c8r/AQ46bsvQBwORfT9/zpLmaSXkZm57H0CsW5JxPqP8Q
X8SKeg0e2HmI2XW0CKZP3XQw8jNQEbXT6EijW/wM1z8+dK4eHehyxwNWgUC4ChrNlg1B683E4X/y
G8+ISqcIuMhnciCqBHQeupYoYIqpN0RpxiUMmBaU3QD89KJMEYQfJJ7302mGpI1a3K4g28WqHgDI
NQ4ORqgZGaxKKUwYrM6OdKR5GNbCGXANza/yzDmXltps/nykAIgOGhP4/+RXLla2Z/SDrHDZyJcC
MNt98JRHXM4n5q057wbhkv1FH2K/xcTyWNdFI0FzKjjR4ejTUkQKNjyI3bFwrbR6/R2BWuDp7PC8
WwkIRuZiCs3mX8ggTAjjaEHekUv5EXCsLPYWXiVrgV8x6zL7076gFYN9AjNRqYqqo1rdQkfGpXer
xTqev+WHZv9ZmPGveqk+S1nEyPeEhza7QQEJjdDDVNPuC0wufk+WPnxPUg/AG1DSNE0pf1dyNIJb
qLq+0fOXoZJjV7x2pQc3vACdmQXqqlqt4+7kIZ2RyKMSBM2UXADjSDdhLfpGocanLAqOS/5pJneS
hMgeC+HH9XPYtLoWXRNU5DcNGhvuqq9HUCbLUdT+KoeYWg6b1nPnpidi7V4bxFCnnfpre99cJTYp
FSsec2eFFDf4Y3cssa/eqG4+mxd2+Ho+JjgOYv9uzSEMoF9THV4Uj+xVawINGDgR8yo6hgB9d6bO
7AAQvipN0qcY9i10dbyyKTp1EkMWIH7fWY5DU5f1NWnK+qA6N+ozWYl4r9jiH8S/zz/Z71enQ3ip
idnKOckHTQPo0LumlwEmRbGuGJ0q/RD9mUzhtUkuJiiPQyU9Zm8okDCZDaSpMTEGKmzk3VBIaUwc
M9O/RniTmej8ARwGjWW5A+qVXqe5eviFYBJ8UoMmQEZRpvgygTfGQGZg2XqbeYdjWPE6itJDVqXW
CzzgPFotyKxP8LJ701cz2/jndA55Jr9trHFZKyojjKjNDLGZde9uk3yMAnWCf3WftV9UJoHrvGu3
ojtg4bG6xeMtW9JKSXCUcBZAWzl6RrHQzNV4zzfZ0ud5gRNTvNYCk+FtQzdg2mb64yGhbK6GokX1
LRdU88J8f84YMtaLHABezUwPvPxSnH2+I9UiygpeRyxF3cbWfbt0ZG2lt1wLtjVhPc7XrtAcv9d2
Bm1mteokhSCUJ8srlsH8CjNe2Na0u849+w+kaiRGi1BS+MgOfNDt86AZpG8/mq+aaClLvJ5m7sf6
uB6ck0C1zNvWosMwXeOmNzeeq1O4GLVo6psnxdJqYe85RVexpBQFe6uf/WhkDTKjAHsiO0UAv8zW
+4mdxsdo60SNmeaohzGorDsS8iuXj9/K/6gCDIdQuPDf+q9X6rYP4DiJjNMjBW9Ywm1CRVCC+Sy7
taV+T5SdVrfNpuU2gpFtCrlpKiwhAF7TgYHWBvyyOCU/g8tIVhCTp5BbMCChOp7GvkwvoMwZ/47H
bmT4ZDIT51DZxe3/pgGAHw4YIaQC90OEq75Cbh4Stozs/hiS/WSnWBWo5n1jh4b0LluoyiValdja
ULGlZXSHm8Nv8dLw99a4pK8Kp4hwlPvaNn6BmvJFnbEO9zAZ76CfJQBgzAvaqknPgyxDj3wmCPfh
X0L28EwFMvELwq4LqW1ii75Yize4qMI7oU4zjIIqKOVCTW0YgjjvpA8E97P0NjMqh30b8nvCVP06
gBpb8a8Hw5IJBBw7O9d2cU2mAZpjyEnz2k3GwaImF37ookWl+bdcy3MK1NZP8gKtOrkkyAS10l5q
DjQAf0lgA277xeiDAk/zed9fYZR7g5zyDu1R0zb+umCZ8nYMr/Cae8t9wwRZ51fDapA58gtNzfJL
h5yTpLca9xqD+Vrvm/eCKor0AOaZLEQUK9OnXxoF0hMVCynh0Ym9SXOxXsB/YG8YdEGC7UsKvLh/
U8j7ytL7T6SsP0GqTZrQnh2IoCn4zTL3Cg2kVMLnwIMo+/T1b44ZFpYVBFf6yo2IvYvVp3LX1gFE
eObZ+Z1+vZ1rD7lBRxVF9UrGYbbZlvMu9u09Gappl/Mw56ZDdLWL6rJBtH17fcKpceghx0wxwRtp
64kgiiJxBtW/KjWrfMTiooRhLzMW40Co8LqQXaTDY5UF1uJq/KNYg0ZNXp3NGgSbKDFDfXqgS6wQ
qlriFF9aaxcPtglWUBCiUTBuAXtTrVrFmcRdEXkzuiWkdGhXBItz9yVKIPZ52aYrkjXl7yi8eN8e
apgUAs9tqBFNpoT7vMtGUN4md4HnmANDBySKeDtNWQcgvaQoyrycucBFmg01OZ5EEd6MrO2JPfj/
+mL+nESvf5VdnrYWJmZvmSHg8vwU9ocIKmhhXfi5dlw1jmTBbMUboAPABrRO9QtRn8oSG5LBFCG7
RKsUjtB/59MAmz5PPMGfL5OzI58KwyeBuvq/jgeKFrCEUT7y9mrlsV7gXgA2oOyFZkggxqslVzeb
J83/Ff89Xyg3YcB0Mvu6k0iFrCUunw5bID+RpvUA6pScm+1mvE9iyvAEECo+hIn1/3TQAf+2nLch
3DANTMTHAg03cEF4i2pssTAu1Q90RtyIMcI4rxxADI41b1bGPauQXKtGAZAC+wFI9DEj3VgIlcFG
Zegt6F46rEcwXBFvhkUeVl/38S0LaBew4MIaUhHdH+7MBBhejPYZZv/zioYy9cArFWlKsPCvbv0i
jBPq6MQbBsmcm/EzbGsGdNpL1xNKavgzhAjq6SurRtLHGmOVWH7oRN0U5+hxTDiq/RNavxrDjhVJ
B92DRR7ZwheIxN3TcS9FYHEjWErlrCQPN21B3KKuWg35HZDpdC2d2TxZ6vDlrTwKwHaLeSw2h/5U
UKkiRxXeILwZ0Gehr6fCvXUzC9WvNFhBOd7HiEJRNOqtB7XTPmmdQ+hNxWm2SMSR9mSdXb24dz3P
fvALPW+MGAm4ePFu90gQwa0p8NwlwhzQ0BzAVpggwMvghYswmine5uKilbbUbq6gSgf3WAl4rj/K
l1EnJpuEllCQvGmFEWoCFufPaWH4gEAjWl1d6rJg+oZoVBMIp8Wj08KGV8crMohklX9vAC0qyfXJ
3RQ+DNhPjpqe2UmPCFhDP7RjoSbbrMZcOAkflCX8xhETd13Z9pyqFTNMTu+lzcJdhm/Rk1uA1a2E
Tu/aTX1Wp+s39lSrfiHScrYfqjpjJWajyGGZG4vCUojl1tvQpVCd+QEiAKpzuVtEKrV506Bwi8na
9/3Ps0+ojSpeSsQSwJB/rSqLu5s0LwMaqN/keLkpFHB5pykn3eXGLOPy8039d1txKwouxGI+yu3M
+sN5JK2ynFugGDF9cfBHgJobvwFD07tFX/Aujq8V68h6ANdn8gKK2ZARcdLpwqWmTg71bEPrqn/v
/yzzxLcK31wmvTQu50G6+p6sk7Xz+ywlaN70yGml+LWGKpcmjmaogh2qMhVctnQRYWNmtt13KleG
vxzjNxC6jG2EUhTNYj0L542RkEkOBK40Gnm/aeDOCnywa9jqTLlYLP1bYLdbQqR/tAUzarw0ybBK
EleEdaz84/ATd1vYe3iqeS4a3YGmUO5ykjwL1qsMAno8guvm3Y3MTUTCYQFM0ewGSb+mXo+kUhtj
JspIXYbRVfQWLniwKi/2foxqrT+F016DJav9mt77NBY9XueEQ4N03Qf6pURE5dmrL5ShVk1f843C
9EexfF2ATKWtI1lNji5o7LG76V9qtfo0iISecD8/QDKZXHhb1d2RhdpXnOp31qOm9s1+l5cz3b3f
beQhSM0055/jJPWpdDmXmiL9Rej0HEpVB6GQN6GWDfJtYTuOtd7aB4jQaGgND8PPl7lZ4i4RW1Y1
7oBKityuTiXSK5sRvBu5XjfHtNF4MeqxGY4eBPP/Pa7sTvXXFoFZmCD1mrPhyHY40j9t03p3lViu
xIPOjnQe1E/baEKz9viKj+VwM07otYUloKG9S/DyQgxVodoo/6OsVNxSpCADmlqtYKm7R8RZQ+Rd
3Z1bi9hPHJFqjgtab9MipCojxD40i7q1cE4tEH6miALFzOtw/WIqhzS6LYTZOnO7a9WvjXGcBMS1
qpYjieVkbm2PvZHHSul96X2WWjpy4EnstlcH6fk7DM2+r0SpCxyGese+vNHu1JBLHi5Al4MIAFUH
+XT1r9ARRXFKqkiMstYNPh4OeRDrmZse5a+SjoX1b7C9lLXHFN2Y5NWvVYTik+WJU6F3PCE96liV
jw1YD46L3Qridt351cYLSUdwCPV7Fb16ik+19IK/9oPbomwHIRY5ixXKLgd1UMSebI18fRL1w9/U
h026BYJgSichg2BPmPnoSobCeBc73hPZAfjLl+F1Y+4ejHX/9jY7fsLW4dg31BiSqd/gJRqDdFPk
KYkylGXZ0Gi1duX6cZtceHCFBk1iu6MtYHsCm6ic5flkesAeWtBs0IfFpIYkf1yfzja9zBwSQTTZ
0isQsoK3PIJt65UFCJvb0NQno10dlUiWwko2sm/YRMIx6m6T138YIliKrakMIN4TM9qL9k9EY+8q
5av7jxmZEK9x9xs19+UAtqSDHR2zqGT/50p1bGBzodO/ZYmVvZfkc/Lem8rHoYYqshT1oRS561j5
+UylpL97+lgPUYpQwlhTOmK/pQGJ8psugJVqdGeFZeX/GGBI6HZZwRy2p3HyljzigrKNxtp5yxD3
NrZlc37PlxQb+LSvuQONaxE1BYiMGXDY/24VpLzGhxHLkqtSbYnhnNV6qjxS3wRAuT4o6gXNIWAL
cRVX43nlP9odAnrKW3PjAqp0MGX8hMleqleFy4HtEf8euFdeS6yd/HS2xteAlpOTqeMLTimbKKwG
2BwTgwNvnI7EBsib4q04JHhkRqVQWYa6ZDdNruTrdVHrpttCRPZjZypMMYtRQ94KHDESQJ+pB8Or
6xtTIvQOCl2WEAJz4rn/CUDJg6PkMRUGJZLj0XP1wfoZFTAqSDu7d3sToM9n0tQ90vv9whImkiY/
bJ9E/80ItpxLUSD6IFmBFLR2OHCZkZWJ6zyBlHxnEH84YUUwlt6vq3sPSTWHa6YTTaBXHDSzMWyQ
NNJp2FbCBChxKqgkGAaq/eBXV4rFXVekZUh3plcpxXb0Wdw9KDHViXS+g6AL7/W8yK6XnrkelSif
X124LPYhqJfUUifejMVDkFiUI0u5eUOPahMENWOneTpIWhl60nh4S0M4KaMnAwfUIS+K2x5K0DnP
A4VTxK6xfjp+9qRXfOqxig1fN0g1epiJfmCKfKFaTuEzPZ/ztYEWbDOdQ5+MC31+6y2ITH6+bZZh
1h5jLO13tOpk86AJgP/HATB74Odx8js71bClDrcVdcdnWRoDC6JNi0EuFAoygsQEOg0YKEU/IxrI
tVFouRg15tw17AI1CYCdMCtvtw1b0X2u+I5FGhF2J8P9Y1MkXwNONy+G+X5r5EgxYPCEBG/SNn6T
edqNKLmevf7C40yMvcWOInNsgGdtqFFnC//fOSQGdpAXt67HWWUTdOQZHM60EBpK9VXpWS1zA8sj
RCJoo8D5PQNy3sfpeKVHeF+qDQHUAwcVirMUFy6H8YlG60kX6sV5ugBfHIOgBDr8g1WPpYkW0UWY
Oo1ltr7E58CeesAERNtEWf7L9T//qpSmfIeLY/z8NBWjjCcGpyRy4hxdbU4vKdRLXqN4Le94CtuR
bjEzdrON+Mx+T7DI6slWtyBglJ0an9VV+3wuJVSoWgnUUJFSVkwEEGgojGkOHj9VqeKfhSvNPNwt
WLjPbGEnNzEGbm0QlY7D1/FHDJsAmlWlTecVS0P5bZtXTcvKb/CczX6SH/Nzd2ZIwnm5CZWvawco
/myncUPZfd1/+ztamcAn4cRmEhXsfrO78jMqOaRpGy7I8r9kBbrMSeN14Pbu+Qx2QT7CllYDYmIW
zCFuzqHl5GdnleqPxkDQgDPYu6wM8XvU0HDxIn9aVqEX+kwdBTQZcQIKTmK1Wnq0nWCJ98I8Dx4P
WJXGPeESAoOTumMEIqsEFBz3/2wTr4cx2sm6FMjnetti9xGZlVvKhoXCyM3KVUpY74moWJOm5kWI
yFMYfm5vYJPa44FL+QkzAakq0vBA4kbGrkE+p9uCwRxTaNYYBHzrvGZeTGkdd8oiNrHBdtoqg2Wn
ERaptNBZNsCy+rmIAerciaygJ6mrPP/ZSBT5RHR+lvMpU+F6dFjaADZPORQXl5jCfmPs9JSUvQAR
LBwusLFr9Jn8xPx56nsZhypysuDY5rVJl7o2CNUhw8fELWPiJC+YNazDSEvw0YsSjLd92TVVEpr/
2RN+F3PuTlECwvzeN49mRnLsT3YlwNnoUMe1Uyj2e/X6HM98SMlg2UA0X3jPea+QJ1UHQMOvB5h3
hSguQBDuwpKb3yUjua149wEkpVcJUBEX9l/nXKpNkafqPzVpXgoR9gjgqC96x+eSLQIERcojAFgS
QZZ1YrvLATVoHpzVbvyTvGkDmaHppdHYfcrkaqFAinl6kjHzg26TzCFsNyX+fnI723f9dLkhU0p6
fo0IvTBuvdsEtZJfLCbFcpHwVC54vPJdiy3pFQHrjAdyyZKrfL+spXuLjpT3BhmWhqP2+zPhxReK
1ujTEJ+tfFGX3XAMqGpTVK5Z+cFSJgBUBXasbJZhHfPsfz1Zr99mQJknVhaqhw4rDaO0g2CmYgdu
W3Ra/lbxjRBr5tWjuTbIO1nxsVy6+nF74ZIJDSjFUPzqLC5GcEAXrQlmyubCL/qXIEY4cD4lu8rS
InwXaqo3/n5PmJQK3nG/qFPn/m05FRy4B3mhRGqp/mp0CuPjj/KQr+qHbKjc6u17yajBl6l+GRqK
jzYEZhW2YDDKNvQOwlLbMUiJwcSmPU/LzOvCLWEcJdwMyJllR8Tr7osLV6PoARxgaRVHXmZ9HBcD
AETNkhqelyhzP2BJw48LURNxWhEJH6NGT32URA02zTC9gjuCX3Vdydro+yiVE5deSghiSWUTfIpG
cdKsvuWqJ3PAkAIy6XBDyFb+5BOBdC4wlyLDrHs8yhZCilzX8lODRbrmvuiL97/Q6DX1hIyJbTxs
WuVXRliAJtg/iDfrwuGE9nmwXgbxFLzS6ir7P/jcPgAssS7L4vk4RQavHa/Yb3sIWJEL2GZ5jE/p
xXpA5GEl7qCPvbdMkKlph51zDNRSHOdrIu6BJ2+bZnTRY25EqTUzh9BfAzQRoZ5ClOPT3xNboUGg
GU4oeJJq7Fqcvw6SN4lk2j1wD4WoV0Mc43aY240LES7jIh92n4/1oiosVLyILCDrU89lS9Ehhh0h
TbR0wDMJ68nZbJqk7xSeJE7B+DM/elXhkkQSuDtuzBepEMGuMnolVje4mx8IU2Sth6dIuaj9f0RF
IOBjDMi9vL08WFFOU27A2Fqn6kaS1+nnP06e0X/7TJaAYwZPEVh3fRHzsU+ObbNIANJspKmzgp24
gXPqYpR6ULw8wPdRv4x0HyY4GxNZRBQxmYIcTRud1iVyzCpE3cxUmUEL9tWRySHHiR8ALlxyPH0q
FbjhdA0UFzlihWi9fzgVhTzysGfFvkC+bQR5+so8y2oW7VL5CAolAA/bMtB5s0awzHte8qLrkgus
F2HlTpyUBvjgcZ4LX9glZjI1z0kyDMHQHHnQbIafsKz7JGPYRguJLJD+lg8HHvmYtqWGm2oA2dK4
YwM/uOMCXFuYWn0+UcpbeSOGD+N2vxMKgG3vM+HiXjgo1/EBDp16gduaXY3cdC9Sk8M8UeTsDRgR
nOGCYGFbfYO/n0yHzE0A2WlZsoFAfIkfMHnQv7RDM3Ua5vjwZ+sBSEFV/1QxloQ6yxSn2DvOXZ2x
YOYhrkpOzypSKpU648Ca5B9dSaGwvMF2S8Q1vAhAVzLuF1gQvngSOG4aZZgPxXNiGpw/v6GWh/fy
rUmZgbyuLT+We2dblydCENGIuio+Frq733r6oL12VOMsrJojEVB1rziCB1FOGZifLfww+PD1sca1
+2wBG7NBPoqd4Xgq0Mo+xItnbMP5vVpTWoAuy5POYZocCEarGuwEw5W8OA8WKAH8+JjfXO5Fy2h0
zV7UemAw03v4dUMmnD+n3w+UZfGnESzm1lXuasuvJ2EEwxJ1nVAn9CBzmI5rYkX0MSNmk/9gBbHZ
ldn3iIFvQQZCKSASLy3cjindJTaxcRt9ZCKMtQwr0Ew+ofEnrUu9i3+HJCsUF/n63U4pmL2AYdFH
RMQ8Bdv699IEvRCQOEjpS6VKEnmR9s/bLov2Tmv54B0exAuIR/84uJmBFmEUqO3xO2pgy+bRiGdG
t5z5hXBzzAEtaB2hQaQ3rLVBeUNMd/pMoyt/X1lCr+SmN5Yjd1FLR/OGbtxBNXvAip+bin2se5Zj
vftGx3S38knxwHRVM4ewlqniAh/KmL5brk2A/0OsUTy7D7P93RSrDixw59Rqdo4vddh2O3OqJmuz
7USq5tGF1HnXME05yJrdNqLpudxWW5TA2dF4/Z5XrcVguQtFH94coZfbKWUOt7n1wpO1HkxUbFXx
rlUUPBJobjsBhZJppTLPiaHH7zefBocJC4SvtZqqEf/nskwtjTBDLD8X2pScmTjlHb/zwQ9SWSka
mFek2YUoQpE4avoXSv5xEbEsps+2V8pk/CIU5p+vbbeJtzAlPFvCEvrVoa/lRgyed8sNxWTWMTem
oyNlpaUzREMrUJU2l7ayiBl/hV6MTixOLdjJ7juzXFZtxo6lZ0HqxVMrl2eXxMkeUi6HSsmvId4c
QN5jQ0u7AEek+2iEYaID8rM5d/Lh3SMGo9isQNbKnQFJBzjpAMRd5cuc52QxP912M2KALnv+VlAJ
kNqgbA3jwPWY8XoLcYPQe+8a8RM9Q09HwdMnV8WBn1g/SqJGjGWUaWJ7Rj9qY8kajSez3RWv+rss
peglW6UWdwHl6U45LoKsdXLZWya0fsJ+0Q8PGN3UXp07Qin4TnMturbeN28iyOUQIPd2dchQiY6y
DVgMxQMdffe65461FKotUQKsjlWmufA8+D03i7dRsUtjpxzqm2HfUr61Ef0kMZf4pHrq8rhpL3/+
vRCFnUAHBPzLhdZacbJcprZH0Q530EuE2l4ppdo1nZD58DgxC9agOQlfR3Vgk6LooM5ayNTOUpEU
iQ0jhlURwKBWDQ3vWrBNF+BBW4tR+50tqxXFR1NzQirG+5C4puhD2c0WxIQAT1hRM1ZYotoeplN6
7v0SEjau3EXp35Qy5+89Kp50Y/+OASq3f/cQB/FV0wUQ643DEU0QtWk10G27VqlCTip59F2i98ss
S/mT6IJZnuRHnmLbMZI/sQLksGZ8wCBxQdNddYOKyBHhXtpMSekaH7+voNp36gqMQ3/owIcg8EDL
Os1E0jIbjKaTcsltQTeA1VX15EzOmsqSk1NIA8fkquOEhAtYiPqmuE601b97MD3Zob567ElNaKlC
iWPE9663C/AXgcjvLxqQyxfw66rOasHKkq1cKZEzRtvETKCVn8Cxdqmkxipm/vtAO1WK0IX/3yk3
9KgeJJz2bDps4/OGDW6QrzZ+6EkyccuemRia/oBRHGCzw7h6E2gA7N1KafaZeLLdr3Uxin7HYMvt
9XoItFdWu3xzDNY2llH8mL3v3+j7QjgXCwUQiArGvaWJ1ch3YYhlg760cfWQbflDHgEgxRPGzzwb
MjGTJU58JiXzsWimlMYJ69PiNKyCdG8PyFbpa84XxKfjL0Hl0nMggb13bXioaaVf/xKfVmrTeRvm
RiFEf98RiSMQIHx6+a2WaEl+c9JT6jo428X1gUHeFdholaIphsdPm6/VST/IlhfOFaAGsw1GkeUb
526YDWfRpTD1f42DFE7owpa+kQ4ML72pzxHR/bvXvurFR9HD8PGHcje0yhPLx01HDOIANOwkhHnA
T3bUBGSyqu0pRwn9AIQzV3thh8osVs4RUEYafe99GlWCR3OdqCGi4DFINvCVenbin61L/xJvk6yt
p65CX5ybtQ22tljTOXDJtc5A5O/bsni53vjDttZz8aF1uH0jN4vxd6iBVi0GSfwN/uv1cAevVHM7
dIefaNauw3NdPSty7CGQTzMHz6aQRyWytlyEjE0ZahOkHzsUqu+fQl3HkwVVbc0gZCFIk1wTI0H5
/EKo4K7QqkbSb55F3RK3F1DpMeOKx5hwjHLiwiTSTePM66mSG3QCEEPvJySDWBS9Kf+g/kgdWxMT
3nGZmI63OWMGyQk5sYL9lbYSfbByCffadwlQ8yMH724xOkBrJnnwnJyALU8VKkhNNNbLLNIcTYHv
MwkbMj7hX/VPzY1aK/2D3qicLK+0qAINgCN3aCB4+v0layBdGogV7g5fRd0czi1S9ItGpHJYrxft
w6F/4E6oPbBpGKLWLlarlCHuuVa0DdodnxOjR6p6q7XeFCTUbvUGLIJ6P3t2j7HcQQEupoafoXkO
Nbr8HDY/wclQ4j/GAe1dZ1dkl4A9Y3CqyLsSL/oNhchjjuqKnGu7i2YSbDdl2peouM5rxBgv2QQz
W/LlO93Qnhuintlkx5doXnzdK2mJQ3c6NgmdxyiY73byUiAbmndUIpg2cjpxVYmWI2W3uxDSeaOC
AdEhnipqVwJg8H1eotnSX0G4I8BQRbWKMFkhOtzH1X4Ag09GOR2xQ6KgBfyQ/ossoL2zKIHSPNtN
9Zko/VVwKDr3eNsHyJrACdEZ1flszsYmI26mxrrZ2VnBnT/Lugi8eHRzNycK4EZXa3WSdSe3EmVl
fprImwIaTx7gU8v8rOjqgn4t0IcnfaWy4YEg1ekWbcM5aDN2gc5knSo5EEJ63nthvUJd/8Gg1cdf
0fKOyjBDqkLjZUTa4DffixTTsiPx8id8GHEajweBKPRABPiLX3fuRvf1wijgJDI7eMpBddAqIUcB
2xAaeoHKCASVgAc7E7vjFrFUTRWJr6tZoLx1kzwdy1pPITN625zJfVUGvQFLiR+aym1E1g92A3/D
5kUP9pzloCIJdipfvV3Pek2cbirKM7s/OnTMAan37Vc7w1u8K3BfqbK1m8k4ydowKbD8DZSZz1gH
pw4Ahp5gKsdvY6m0kZecLcSohh6E5TSt1myvsZfKd4Ihz/EeGOKWo60DapMnBFP72NZLx/I+zvlz
ksrEnE9cdMNTwF9sJbDZwFEgAA4uB96UVHz+LCjm/CeTG96JFv+mxPKdMx37XgNcwk+OVwbfXqxC
Pq6f4Omo8ruwAkkQCpYyVWCw/JtJpIK35WFJxqmEIfIvyY2troV3DycOFUvbWZNlzPfSvP/dPqdJ
sZfFfpfdVv5G0zc9L/iW8CYSWXKXCG5zYqo8QTdCWqtguIf5Kam1QZXIfSTkdiSDfI/5puR2hAzL
R6R3Tk/nD9knKF0Ytlta037YbgS8pJamTlbi0aJef/PxphWLrOdwSQRnWP7I6UNAD0fRWXSCg+Fd
W4kqPnJNm9igK/MwTvh8We/ia3wmFI+eenaCPMKpJSDbS6OkxFfBtxi0xniGFrNy0oOW+45agmqi
L4uoKOPH5LhVRxHmJCn1GsreWvgTFybvZRdfi7QW7x+lwZ7bkFoLApSbCm6gOcX3Jw6ntAY1C0lX
kYxXP+WY+oP61BduLbXzYkYw8n7Vl5zhXTDK9I9y/fKrvOpn0PBkEz4GVHh+m9JvAL90Ni0LaQo6
UcO9DNl2ntbcy1I5R7pbpkFmSOQJ2aDpMfR0dqG5CSt6hbzXzY+ltOS6H8gE8boOw4uNGkZzo98S
/+iDWMyKWXdTFyJhRQ9Jw8dOiPs0XoUwS4N4ywoH+t08LOQycSVZ2rb5f1oA2PQt0fVoCIxafPPF
K6iyxxA3OVIJg0lg7m8+J0V2oL1EeFcs1WBOsFztGpZTXM5LypcDI76ELPHQXMWZER6ZRNKIKw0i
EQi+wFA/YCnxU9nrYMMMfX5siaDcEV8K0RCiLFu219k5H9LW1oF6EpfnKy+eCVTCBWpLrjLideeS
JkT8FwR1IR7uU/VBUA0WiDxLO6Y3JSGBYGYSCF9EGwfetvnB+frLjmPleG091RBR+Rt9CFGfc0rV
UqufWvpHjT7rOdUoki8fp8Razar3Xi+kiUMuDZSgaJNhTEtsiQcPOh//CHCrM57cLUcLkPmxdjtC
2VDyKUO5H9xXN2RDwYQVpDMrXUqKnp8o6M2mB+rZ7ElhmrsMJktnem405Hab1iDKfDsiTYAJJPcI
WO6tc+NKPJcdzGvKyd7KSZtht3PVUmP2xm4123ufuSApeAevhqF8H+knYtD5DAS8pctlsQI0L3Hz
2vaVxY0R2j1mOC72e7YKw9AqUv6YLbbf2vCssOtv4/hpSSUXAEAgRoz6DCSxyk9CnOhcyKU0sUyP
4jQaqrvnhvoN99LyQsO/YMN48Yn0akw4mcEcxVZ1Q4Ftmobpzn3w3o1kDCEQa4u5HdldbZ/iR2nq
gNoPY5Klh0RPB0a4TIl7C0of9XWPx9csSluvcpPPN0PgfmvzRd4iwX/LFW7pEksQvQ9boYxnNYzQ
vVXPzu7Ap/OMUFt89SKecfE9MhMIa8ZuOsfpcv0yRZNy2Nbhx3NI+z7gMuM7VGP8evFNxQzBo/+O
CihlbWax+thfCrPx2OxrCGKvTS9RbVCljY/iIsBNNXZSDZo93SSji8XKWT6PcYTXJUm/ZyVFI3pA
4m1i/e+4U7takSf0X38hAXQkngMBqLHqpJKx3V4DjMs4EL5ugwTqfPAjnWW/J3pstXo2p19DSwEU
Ifm0XyGYuzBuV/0iqhrehvZyTdn4jhqMcVGeN5PaTGnlvCfB6/mJ3Y3hZcIMtZr3bm8QiN6NsVeg
nZR9eMh/6bMjz3KoIlWi7EsDxK1dDrgrNlR09fImbdSf6otraRu2yqRm3FgRGaXCcdiyWRJZyq6M
aDY+jTlaQAILMaq8+An6MeOKOa9dJYdc67lC6KXdw1XlhNbMJYXuU/OgIlfkoWj7m/Okiti6/FP2
bJv+7nAF8Ui+v75t+UjHS78p0e6uGbJPoJnB7hBqW+qeXcCwAUzTWYG7AQgpzOFtv8LyqwYP1UdC
EfXk9aXfUjIvsqoK5uGMGLxdlmShSqIEKSZLcX8shFGxZCtNA+mEjASdMrzARjdiSzHaZLbD9/fx
0E0ijzukaG5Ag0Eonpe4lP3EkZkMO94TQjV8UsCGR3IQ/AJzOTKit/XAMm7Xtz0xEiijgZiMAY1l
/CPxWLoP5MngxQdCHDru2u2JVdzVVNsnU7rMSQIn3L168rbgUV2GVqp6QY+L8IWZs4xR2As6ZzS4
lI07peucZy5KVJpeqRFtmYH+cLxX8OkV7bxI/foHt0q5Wj4YU1DhtT/blWkhxUehjcMfSR5h2vJf
LY1Q8N9IdFMChtO9xfWX+/VT50BXIlSyRfzvdb7jPiumOrDfhgUXZSfhAka8wNyZSYpH2bjDPpT3
BuSaon8DyGOCVYGukdOOJLu9osCTSxAAsmwyh91L4EBbbOlW0mTdmE2LDQmjQLo6pkLvdmyMWK1j
+Rfnp8hqXz+fdMpmGNOs8vpmZULvjqUs0HxlghH3gjs6RU7iayc7KOYLrQLkIE8UbkKJYJDa8Tiy
VzG+qpsCG3g6CQ4gsGcmJytWzjakYKDmIor68KMWcYGio5iqEUsfs5mQuPwL9zwCOjBTnwWTRMGc
wTT2epni+QlT2KA3sDlQh8MDNpqQZUUmfUmryNxL9XeASsHaUSRSO5QuYVPTx8Fkok5WdyJ/d+dm
KkD43HEopO9BIZ719xIM/RYJWB9UGEpzrVh3FNho5gTDvALxjWPq7pJqvngf/yAqAEEfmnvyeNcx
xbuAnMg2FwBCaKQtLAEVvY1YwtoOxyirC4n053nesnLXcYDgA02yvHjn/PM3g14rEpI5ogkyYFqO
c+QH5ew0gScr8xaZh6+cyCQZhCOTmzKUfsgm3OFBaKyn1CjrgQwvJ5BErLyvQNS0R1DPg3RAuR7q
nz0iw5D8+W/Av4m/mHMn5yhAwDNi5i0n90Hql5z5oOsF7XXpUmzTSXm5a+5akQ686O7aOIf8mkLh
Z85QRiBg3TSONr2i0CEuewg37fzYnxzJStXMPc47ltsOQ1xSXS+YFcfJ7/yZkZ1G/YZjNDi8zvcQ
50j7h/Hc+zWsBW64hxTmhqkgodmKFg9243wnIQ/B6/hlRs7i/uLct2SfcL8Nq/OaVQ+/jsRivSsI
eInj3oY6hwGNfZrnD4k2/a5hlWU5nZ1K1hU7vJqoHTRpXpEMMnHczi04BlVXvllcXpOxiy3XuGAA
enxpDT4BtS9nAphiJuRc/aL6/n0sVYJTUsPc3fovb12FsuVuQrQIlmQ8Y2YX/3RQpsm6Z8nDfdlo
UAqdq/Wj9QAN3ZJgVVIZ7ZWoN/YbxL3tevB402IxKmVTROUf9meHt1rUM7oqZQCASxGkIk62W/u4
cwK71q37jR97jpaV8fx8EkATTpYZQPAJhC+QgosCSp4h9gkBX0DVH9/zjrxIxn0n6pC184ptKQ54
HwVGgVoM1ecjZ6fURCsDh5lQEo7vRxUirNpJ9F2FuW55WjcTuO6xIA8gFuSPyX/KrOTxUK0uqly1
q9wK8GPw2Xe6gB8VEoyor2+p9dSVA12jUqy45YAMz/26sLGYlpYBS7+8mJkP4D8imAbmvXGthD3E
uE8iEYpminzVJKXVPgntjCqqCHmlG69UUZwuA+dZ0wuByiVMzQInp2J2QbEIMlIrK0VtjXGowkfA
k4J3ghTjR9scZC5ihDcQnPfqIwdFr8hxNSXnF/uI0iFsWTzxiF5jhPB1EhhjQshtuifKz/p00G6E
VAcxChSxkS/1s2OeW80PSKMqzz27Y9xjGYQrE8Ixf6f00Hfi53fbavri2ywrwSfK/nK5RwQCdbDi
gxtTirJnqzSOqAEw3NPNJGsh9tG1T/wz/O28/UCA+jMNRHYhIX95DS8h7Ndy9qU/2Uk374UkvbRH
s7LLAUjCu6hnct7us07ftKX1H2ec0O66usPbTW5+L5nv6t2e8si2L5/0Obi/wT0IxN+ImdbfSQSX
oYsG4KgC0tIHsa5llPSZR27f5HBqy+wpVXRhcpAsTyvnZOEBV1xWvwejFpGSJFrz1dAQONzxeeew
a001qVnrKaFCFUfiqn9x6l6+tm/LQAoUu7rfQpKD4lciLSw6COg2Wx80VIhvWCGbCIRtzwV+1DZi
eJtzx8kLEmme2Ei+RxTHcyciRDjc54GJtcHPNyuKbAQe5yldtWYmKTBmtws4zWm9fTgAKrUeYAE7
TQ4Z+Dkl8jJsowHrnwRGrg9TBLZJGbB7RX37gUn8o69ICcMl7wdsgUGvWgmWC25MD8YsHXi/vCQ9
rrbOlEgOsk6gnjOyTn/kaN2P+hXCYNfav/miLmIKzS46d7Kq0pyMIR0e0cFY73avxqN53W1ckywI
W7G0rY+mLIU4nO83xOmNdXvDBnY5ew3aO2gjeZ1hOhgAEHx7mjUMhfJVCR5VYSzmutZkP2wUWoiN
YZHqjVyuzkany+qhkym1ZD/9TfCbxg5e6Vxt6Gf+5O9JdHgg7Q3640qDh9m603czBXZJi3UgxMxp
NFSEEl8GM4UJl78SdTKbW5h4ek6bpZowQm1fcjv7X5/WBCirzf7PaMjibO3e73zQy3jvbCODeEQf
mqCsSTG0VjV/Zq1jSudLjPHPS2GujPwu478OCNCcU3d6MtSGceBaeIoY93CUME/Rgbv2H1xH2YC6
u5wUTqTdhksmzjOKM8ym3ViucCJ6GmYYVpfH0wgXa+nAg/2QvlF2ga7CS3oZ0MPWh98M1kHtcF8/
D2GPcuP9ZQv3aanicoKzpllJKcSxd7+ekBh0Zl7gVw6YHi8sr89BK2QAtDU4F11pGApTB8G+0b5V
82byZU9eZbSrD+Z3TmNa2ZFp1nISixLYB3t53yB9yy7pmQyhRJ25fNhaqn1LI7JSKEs93bNMHetZ
bG7yJvX6rHm3NUABzeaN44m95w6iDRjPwC4zbLJie453mwD5zIkQsfc0q7SL0RJloSq+yXS9UbRw
c+6cObg3kJOdrTIdtG57X5g4DapuIMoG4CiEa93U1LosnjSVQfeLCFkEjrgwI6vGbDZVRgbgPsgw
DApPDOeVC6ow1Ya8fm8pid54n7BvOPUlnu1ggpLO44nLfA5p+ZudcP3ZtmibIs9B1IYqFKwYqD4T
MfQ3rlEmfqAYHkgyOQps3lZ/KtOvWxEBvdnULH68Os4IeGbGlkOxt9pJNrSAiG1TLa4R95ncoy35
8S12sVs4HM6PV+KNkPjivOldvC/wu4LHx2kEBrtCeqxc4jTyDw9VjRo1lSu3aJ92mTSABI29X9iO
bQAawyEGlxmjjNpsIu/xFt4kMcXincJtFFW4b7C2fFprw2SzNDkpOILU98BTxxfTFUSlT35cMwUb
Z6ol2kjQk4K9yyxKtVSKtO9l47xb77Co9+BiIqOOHhrDKNvc7snk2y5LbND+liejEpH83PBqJFRT
9RgYgoUqNQr3OaL9Q7WVT4rqK+5Mp9c4upwgWh8snPrnD13LEs6BvgMBIP2RgsVoF2CzvDVDm9eG
LTfBQu9uoPD68ZPCN+OihUl1qQWC1Bi2Q6frgsAdQw+YKdLpfWWvp0Chv7pkwn7Hy3v1lQ99/A3s
A6ULnIfoPkaTMi5e5G8IHWVLDFkHMEQw4G/IhP5FA+f3GNKpEQliRR4cGNgtcdcETa68RYAbpv5Z
nPCBg5L+PKWOOj5dhC8gLkzK8eQuX21Eb7xcJznHB5gSqLd3RQm/wkYZa62HsSy1vd8eRmWV826v
9LfUHAj3g29G2s9xa1K/NI5ycwxQIwhaFQtym96opuFu/M/rvOF6rxVSQoLZfmwdfn7rSxlJUiW8
4BmceZBUFVQkc5WPzxYCHm0d5Zr/SXCACcqEt56ZV73ExxpEzna0fVx2jnchDsJUtup6jOMJSGKl
XshJ9XZAW4nEWJrNTTSXYXoUXx3rZhOdIPxi+NpwbQL7b60rG2CTl0j9HRGY8KCl7iIzMgcGLDUX
iKSKFUCgatAqGHTL55wYkdEhNr1j1ju3ocuiHxGdNb0gpE2cE462EVWUJuR6ta2pJMa+HzyHHKzB
taU5NDmv4cdOjuLOxTNStQF4pH297M1hGitze+ARqaaPgl73lgYZNVt+g0NN0vsftXBl5uVImKjL
ex7FLWL1WBkrvIXiOLNKbarpNGf8rOvcrkOyGYo+PU3iv+Zb5jqwSt05dCGj0amxk+p8efmqdBbg
ufHP1X34wO4OGED1ValsfrwHefp4e9xW8chlYKwy42Rv0e8ZHSUkM18wyHkoghkbMLLpzNde+Jqd
l3i7xkzI1LVwKnvDFexbWaoD9K1GBsj/ikKSgcWAoAAHtZWti2e6NUxpEAGB5gi5TdEl9Q/3mFyo
8OiTlAed5yP5NABo7LSUUYtzUHSko/4AJoZIC4CEBwvVlDqwJw38cMba72yARpVDZJIWyL6Kl4E7
Ww+6nLSChdQqzaXfB0VVm/Z7SyR5FnPb7lAOMWikMx2/RcRCRiJUO7uxhXyooTv46EJxB2LIiEet
ZxHGYCyghSproriohIVkLZPhu3UWYh+40bPIOI6nPwK+rHRJEbsPGaftqVp89pYn39cuM/rr/m9o
m564rdKKDv3YAy7e8cN+eu6Vhr7sRK0C7VOr1yDo9yvDB+3RZ6ctA6tZZsVZ4HJ92i0I+2ALyOAl
v/3bEvSh62f3YydwbUOXreGQbhrdC6SMSE1MI2eikqjwmDpqdwGl8Zx5VcMmVK7BfpI0yxHC+zUO
1mywviPm0a+IGBdW/IBVnstopIH0+Zmnzrv05zkwQWdb/QnMA+8wINc0zZKq0W1OI4dPVetiXhSk
yBeNMSIFgz5hBhLijb81W89llvZVOSgOhJnvIKsbSsNxKpVDuJcpjmYgBkoJK/pkN1cGEZJIkRm1
02eknyMUSremqHojh2uNHVkn++j27ikHzJfkevOXZgbTdC/z1ePkRcWbgMaOvtJ4TaRjdZ2p7eWM
GVDWnSMGJCSnLdKQNGk5c95S3lNsSBmM2LiKJJiv6jxgg3TcQDWK++VZMruli47+7FHXmaxkKIEi
SY7vsrWMvlb2bD8S13Sq2logVvgIyhuNi8c/pHRpvwZipjJlwEK8r+sXvjreeOfPoCxOIQ2xVDDI
AfZBhmFp4h9Hel8ptPp63sLgwIswneB9Kv1HPrWg7mkWdPSUyyTlL0da7SxafCIt21G/n21LXYQT
EPOf2S5QrCbtwpeZ9anZwNmhz6XcZ2QY1uHJJ/DiU8nveeXrs7xDcBko8l45a8yQNYueDaVBZ/cg
rbXXm2dnd0FlGz84Jb2Z51ZsyFjPrCl5XMIGXhJBFGn4iRTFx2bDilncN9px2jU4mcDw/GDdkJo4
mRaWsggdKT+PbWg+Uj6sz6OeObc+9wlyXAR0vwhRh/48ge9FNsiotZ4A7j3OdTev5ZxwVOL5pVpQ
3AmTjeOxNEbyTZMCcY1pA5Gtq60FFKfQK8ABWiylfYsRYaW6zOBpgqgWiNgbu334vniZJ8q0lsYj
rYavDPpY6TKEBwxw3C0wk+h3Uw9jStAAx6cHrkUWQzIPfCH28870Y7peJCLcGS0fi6ow/huT2+NL
+UjfMUjIMwkGjTmf/EUbPzOn8GHjZ/l8kjY1lj4qrk2P9g77b5LuWq0DNAcMAzYWSOKke7EqPC8N
EtvrKSTYZ0Qrm/YwN903qv6d1a7u+JqGIfO3IVILa0oFHK4YjpocloEFMev2UcnRwvA2iUVz7iqa
8aZObjfu3ejtcod3Sf1vk1yo8axnB0fs5vUIfiN8g8SNM9S3gk+Lx7KhpY3a/8/keWEMCxs0mRPI
qS0GWbwZi9MgHITFEJfrwVdwDydXbW3buFsOyLh0Y4YfbwTGtQYljXSMRUwrgP8FJ5JT+OlztrgC
e6Ux+6OEcWwyKWz8bCb3FnHMzWXZMEX2xkSETBAxFuGwo6BxCOgloZcV1MQt1LXmeGxp0hUQJ6T1
DAXaiWtag4Dx/I4sDGx++/0K01CmZ3vKbfuzQC3TIzJbII2pXeLvxlA9NQDsf0jKIpzo6Dji4hTf
yanTjYDpwB3NTEJMxSjajuRG2g85D7V2e8v1lG9Hxx6cTaPBoCmFNu4XTM+aE+GEPvYWxPCDJZWE
yUMwUHSe+oScmpj+fhWNypECVLVUBpGc0BmFsaQgPmXC42Zo0isJAWyHxIWYsNsyxnmx/2rDrNkJ
vjtgMO2NtEZ/57YK/SQ/G94QwnHQQ34vjdTI4+wHMyxYEOxvmpoBdlmdnpXd7rvtMczGcaDvZlQG
GXcvoZve2iBc518jy9JbYM69QHAxDEOqGkNOZbExHP+7h+rQ31cfasRcni6Q/xuWS4EZVESp4dph
S9v5lHOGnKxO8tsWDi9xTLZmZDFXN2N4EusABqintm6BSFXSm89f+pkau2U1RrnYfBVduQhhyKxA
a39x4y9f6NhYRaotyvZMJeGxej36VtUC0CEapmItITiM6mv/7HXY089J2TsDWsAnTuLRyagTzRh+
GXrPylUiJewYo9hSUxnaca+gAh0wqwW85ObWRIiUp5X/ioQlYQx6RK+5JY+T8crs1eleZrUFt5KP
ctoHI2vBWsUnF4dzXjEWuNy04SOisL/YSKaxlfgKRcynS4vygSEiKhSrpJnVhOOu3nVJyphgn9v3
/XKs6Tk+2aB0dfAR38mSoaP6BtKXMPtkYzWJZY3p8HODFK35zsT4fK0GHAJvmCYrSJ6kHLpaS/Rx
PJWovKZKiB9ziBy+Lg79uRsulOS6xMintL2AZ7mmEcGuXHzDTDIR8zXR+TzM5U8HsU35euCyDhQA
YCCuz/I44y5zpcI2hBcGcRGlqwQK00sCusjZkkLeYefTtCk4J7J6RtLM8/qGjXXocnVT44PZ9+7k
UkkJmf658mTyBchcjCX5m/jlKL7Z8bmLf+DHP3oA3v0OqjNxHXcm3AS4ZVHJOQKHriSdU/QBFIWN
it8kTqvCnSRggLkyeWJijK3pczx103KvOp/N+1Krf4JcnuhfJZ5C2xQR9SRHv+FrUYkRUwJ+rAE8
X8nTv/rFYrqm/JsaMxRtDjZG9I34fOr1+Y828cAdf/5mbms+9AFU+a7Wjvlt392ucvgLIwlEWN6z
b8q1gdii5w6NfUJVNEMMs/nlNX2D1PgeMEykZW61wV5NZKlUostLyzOmtolvwpPQFrwqCypbroYX
LI+14wVYkvkl1T7/EcjSgE36BkLmDMN4Jzx5ZkJlqeNtMtMrnhAbmLgd8WkkVsKDwudjFNW8Or8t
08sRexxmBYI9ayvfamiKhxikwW6tRxW8Z5shUgN/zB+4INvcANchIRQcBWIBYVGvbbH17ymMThbf
wGxf4nabXrpz7odZuil5UHV2arzLoh2FrfjgiWOiIIpqa3nWMLPSfXYL7R63EL7zf8ad2089SolC
4Z22vBmsmdmmZogsp1bckGN7ow4Kl/qTZW4gmj9Ekdl9f9HzowTvAKwAobQden+RBSbxu8moZYWk
jF70Cghr6QqffnhL1FxiNl6Grn0zwvMRlCRISBr2+8IS7RkmFO955B3x1GIhwKFikFOeqkyPNPpe
hiO7WaNopRSc3xbClCWZt5D3pdw/RJesEskhzu2CvLogwgHS7nsOAaGJiWrs26uBiVmD5qwfQe3L
VFpustmvu1uu/HTaMUjPjdqhw15QZiCVeqA7p+pE+Y8ws5aEOY690erhkzeb29BleIIxezrSyHbW
mcYti/K6SB9P8lrIX9ZtO3KTtrT3qWpNa5EmEQOGI1ZUvhDYvDI2OQLQJMEBo79bzPDTWB1WPP09
fejKqZe2I2hN0EbU87n0NAT20qCmoEMIPRfVJVCryGCQhpQSm7M0rC5EpJCkKPsL49HaQf16oW+B
KSDxpnmPUZSIlnBTqspkKXHX1+TuvH8V+vFCkaRdJJi51beQups8LRAxjLOJ9FSgJTXSpjZNzPdH
o0dTAcx1uWcSj3QXXQUShJY1a4u8chetCSARy/XDTvvlxMmGHqINvOdd5AnH04DtF7twyIvFExy8
ZA+PPWlNSeyF59xMqzaJmkJlj6B5ImAPfl+CWWgC31GZj+4rVQPicQgFlW2QkWknWtywJnWSFfLr
Bn9Uto9TawPdKAbqpcvD0MFW418f93bMuavP2NKRC/crK0CNK9iP8FVqGL8eTDKmaVdJ/YC7GTNK
5Swud0AZq8L4LjUeHTZIxHXYTr3D6Oc3SaPx95aY27zY4fOsXav+dUor34YQkmjdtU/dCQJRVYdW
Km9WNtPEqeoXA7C+TqJbzA4Agl/hpSGIXu5ABrzGFPdLobSjrEQTVCW6CtnSaDyNIht589KE5LVA
CvUylCIx/0SHmFIBYGCo2tWyDucbecvc5Y2lcKAKPFBE3oPMb0XP6nkuAiaDrC2arYmVAMjEA1nm
K3hJH6ztnRtR6WuKCR1ug29mQIke4PRyOuf5mWcPEexTQr41m4Hp6mTbZaw9sWuY0AGo1eKxwfHL
n/m363jwvqmIyWNT2WS3/+/IXVE+p6U3nA1/Qf7HkcmQGUPpoqaI5XF+diguZsKpXXZ0IkRaBhA/
giFHVcLCrmvyO0Vg6AUPq52lML9Ctdw+cFeIznmQB/RksNAd06f4d34pwU1MwmNLipfjgs42g1ew
TTXVecjuTNt7gA3gyUBxnChlHvW2fege7/82wz8HsOB/bYDbQud5LtEyFd4pBihw+PiqNihxUc94
HK2TKO3Y1HYMbTog6oI5Eg2XZQ4Lh7ofaur2UK/3kZXGsu65frwo7R6ecHzM+oZtVxoWYWiPXgYG
ZIlLucJFap3ZSM+3GreqGc80xz65yVHSCoPUuiGMgaI5CrL45qIXXWGbrvSnSfnAazPCK1GdYsJJ
jss1yjOOKJKXqpUdSOE6YI0RL4/4a9kZ3saDM5ci/SnLOj9vUdRHRiOHZYhKPO15+DcgP+Q8RIiK
JqSNGdiZFI4kJXoHy+u5v/E/BATTeaOB+5PkOnb9f6Nty48m0aU1PVOMKo6TZSqg/uk/kPJLt5yj
r4sBXgiYY3WWXeh627NoSRRpIKlv1nwsFLsWHoJ61lEad7dDZ/HDOa+FyoHGaXLK4NetWuZwqwW5
CjxqpxReieQWswV75KCDtgeKiTHMyPosVEcKNWfdlrsOk7AFbgw2QBiZoFk9DDD0Lh1bNqx5XdJI
T07918vhgl5JFCBC2NTrUFt++qhATfNcsvo0UtY143NW26mbBK7KsA0v+1KaMz5aOv/+XY29KdOi
TqlrjuZ13q3f1tCz9AilZDcXf+EYSNMe7Ek3MtfhVHMyalR/uSjqtWPatteClpP6M4OqwYL9zNaY
tfAWP2uMQwuIAMqTGy2DM+sZVlX9bGG9VcE8JKqJC9Z/OGLLFdiAfhckzrzn4M62DQ89iLB6pnn5
m8thnWssVDx3OJ/7lFysCkL1bmve/Bgwpp/rBG1WqTz3xlAepa87G7PQNE7VTnCCv0wF3KdaOCmE
YR3zS5nnviKS1Cbio7mLyIBBdSmD961jsJe0ii7kHdx56Qb4wfo02hnv9nw4bOzlu/m7Px4yYrAa
N10bsHC5gdUgPmQAqDzua8IiWk9BF0BrdYwtYM8UWkoeih430NgZ7oGtM32D9eiZuXNna06LIuxQ
a1re3GR7vzAbUBncYkHnJTtthc/h1WSA+fZ24WcE2dFIrqoTrqMygTEKnYDK8IC+jVTypiiC0G36
50xF8XUBv1GAwW43LS0EJ8E3h2sj0UwVqaC3xrOdIzK2SQ736fFQSiDqY9R51qp5RvOTejctX+7a
6EbkSt2h6T6VMOywmbt90R84pPl6Ms6pOLHk7ZDCCtodd7N3dTHGJ3NX9Qmcpwsg2nVB9cExoELk
Z8N/ZewyyO+znMwsINYv7o5IciRUMHASLfFIGgOOi0JtKhPFBJkkFLdoyk9HgL0CGLR32SQHSDFf
UWvV+sDXe2q4/kEEarQGT/et01qea817AbX5TVZX47d1YrTJkm5xSmDGOE/M5nW0IL+8DGM+ND+M
QP3OPYoNn0wIloLSigGyEHCcxETge8mPDv6Ynvu1s/ij2M3/gIN60YZz6mZsLJoqY3GVii90Yqpw
YFjUx7wekDM3ive9pe5H1TIgyqNlXjPwy+XpzTeDFZ/Y3IvMlkaU8U0Ynkze/PdJ+S+b2AWdxn9v
zJKZpURClJ12vEmKsarpTvA3DMX3lgQcr4G16lPqkOmxDwe7vI/fsHcbGUgxlATgoGH6kHnZax1a
+nFAKeiKfhoFL7Qy/NaNvZ6NNG8Jyl1OWtjRZfkkfcTME/iUulc2uiTW06A+QJKbAGaUmRaMd4Xl
H32hN5Ezh85SZKAfupqAs4eT+4Go0f5mq+yho8glrZNlnLk1OTV+5FGDSsGTZhceE6odg5KZTOb9
umfFBgOeAiOVCkL50IVtx12di2FWhsHQxU+roA5oF4L1S75qAOdW4d/vE/RdQPtHMUWZlR98HgtA
l4XKKqyd1U6KxrNAEeZ+U2LhvnDjX2ptSATBG04utvAyULO6j3jiQwHjsQfrfHNfgEYLpp6IAbBW
LSa+sh0hVmb6ZHc1fQT35nAO1QsPV+ZHO/byG6TIDPk4Xs5ZCOykJz0ngl58kuP+LNfNzt1HBsII
2YjE/TU+DdivyIjn+sGDLO55SC+7wiGNa/xbRNVl0ye30qS1rFxEJx1U5djzuvkbzy9O+rkwDVyc
b/fQlXZWuBTZYjPmbf5/I2zm2JQpeaQEdTb1whpg0XDhoqCC41ZbxJXH7h9zEeG2oK9oiklwHZfq
klphpBFp5bH0U4J56qqYuQF6qW4seTr9MwpTUzbbXOSqlQd0mPm1maRoo5AS10nB6MRLXuR/z0VQ
/Gc8RPLTN7E74JDxpgrJ0VTyaFQePq17wuVzRLs0w2rKCvzyS6z51U4e043VaSNDKRGcRNd9wGBv
FwXSZtyax1JKrszmBF0Jj3tqMCI9Mef6p8XoBV9dlcPbS+U56qeAfVI8+ud/sJsrm/GLcH6AuZ5u
2FPykw1YEeIE8gbWVTqhx3hKxhaFPuDXp0aYpyEFb6QRHq725MOXRo1HKTr20bft52ILCihGJyl1
dggv0vW3EupK5869HsaaW0As6IZPHyz5ANwcr1QXLD2hCKJFtecZ3viOlBOQSk29N1d84ut1840c
k1bPq37QcmHm/wlb8cRTw8N83T9MYRyyEQaizGqJBL0SvxS4wHgxDztvtd1ALpYRV5OalY75nGoS
dF4X/cFZOy+mHe/p1JPSkErav/1h2KgWzOeZcH8XBUcN3JOPkrkZo8YrFr9zbQm+Zezvy3s6mN4d
s3nwFfjR5FIRD7sato6kiflh43F7WhYiYaU4tQSnA/D/wTjaxIJQ1avrzapm+Ibj21O0BsR2X29E
qTTsbY3wXzFBElkALKl1/EdBOpEYhQ2TJxQ/UN0nX0hasKb2KwbMlWQHA/Z0D9d7qlb7gnkOL5qN
YHEzAfuARkZvILU2eTksWQLpR+gFkxESjrI3rqAHC5Fy5p7jVfHZ49joA5NtJhSmJgogY4H0oVdd
TuKthO1lVlcHI4jXrmAvDXvVDviiNFIsyCUthmVIPba1kONY+eojIlWyizf4bYZefcOpF3z/V5rs
lA4SSTm7RNX93hrdZRxtw0jGFijpkAlwajT3ha3P4FyhOAB3TjYCV3C4NIpmUt9JNR/rB+/N8oxG
5++Iy/TYc3EnDwkwqGBvEkPfAU6DOLiybYA/MsBhfGRhHzIALudIPHQQH/dSUgew9DSru05Kh4/7
rPPZ0CLUBsalC5IZ+J52rra57Jl6Z5xpjphHbgAbEYmsR0fFmJ/i63Ly7GepYszonS3/EWT/5FXL
H1JeAz1g/a2fwqP9FUn73yhfZpDQK6gk1q0VRQhZ40N9pcPNN8+0swst0BcajjqtBwGTBabrfr5b
sMA6fhgyKS19uHZ0aTIxYVpUbtsV8JrxZUh6uY/NoydaXE/8npKZpT/88nnHtbpm7hZ+5Z/Ft2Rw
WXyhLdvhsn2DSTousXS8F/o5TtdINU0pKXbgU9httb8j8eqWtK+EWBhxqXT6rYL4f5gBK51lMNVS
21C1WV6pKEvwGa+iYOAfZ+Qo33rATi+run/qFcVOsBkcePS+zG5oXigDHtKbpA7jglGUHdZscc+P
oDEINyzDx1yEgdCKXwNCgSxls8wQ86kf3DPNUP4GZkx7Xv6yqAJUzVcOtCKnH7xWIilWXF+fdAk6
Ldo3Lu/hT/RKkC7QXuZ0yCfWa4DMR/bCBWum9KXm1OBk7vLiB5NEHf1bNUNFiSuVb/o7QfsOj6eB
CKKgfD0lEWz8q6UHFhB0tQ4HQrb5ADS4YNjO5SxjW8Osbw+QmavE7AAZWJMRvxyUoGY2Qc78ewqv
/jSBD29PzZwl4XFYEapPRiRPuuvMA/8QV4BGMMZavKwchL1B59WBJ1FNA6XXZ/xb6aLrA/t2key/
e/s4A4FUY1OnGkL76pkFOpTYsQ+fx0BmIe4vO6s+yDmuQsQyPXQ7g7IXNNek8BvP2coSbzi26Qbd
Pdm38ulUHEQ+N5PODaTeBPB5bXZPGo5Fq9UBgYfiCgSVF5lBsiyMba/4Eh4mBnaA8ffpvbq6MEgy
HYTQadcLi6LJ7ax56USf/0FAjELSZXee8KWAbuASOqcX5ztCj9OjSReFLomCWDx/z7uZgCTBdPZ7
uffkfOZxjJXyUCFCRRwKZROg6dRpowNzQiZdXaUTUG+qSgZ2STX3LjwVuo28qK34dBxL829TkIbo
cm7lOfJ6rRUEtQLDUHc0NLbsIcvDwmqe96QaZpcOFl1aJFda/XYKbdKkjxrZ8ZH3QR6C84NxzvTM
mNz7VguJ1gIQG16K8eXZa8DBnhZosW/WLsbg2cs8V21LLbtMsm3OpG7PI9Ii7snAXnuP2OgLaS7j
3dtw7CbNB0LWDhbgjwLEjBsuz/wUhz7PhrnvVw5mMdo9J0eJ+8pF3SGfL+AkNcOXc7bxH96zUXnW
5x86krSKUzQveC/xqwxprwwUbLi4Zx26HLTKRjew39a86meKunkfUAOi0ZVYpwYqgjrg6KIC4fn0
ZqozjB/4pkV++HGUBZpWMlXzWMHaXYqmTxAp/e6LakFZgda6gLmWtt1FsGGUd/x1JMwYRO529oJi
irBgFstEK4/Fzv4OrcVTts/7dTLDMvxLMIEvXJiL7nwqzOiw4KejN5F0ttYxCEKQJb8FLKnlUeCV
Mig5X9xVIRtksKkLZlPK8KsVn1VIZ8iPftP5hx9aEty0UP8LnayrK9sylcxm/a89g1AhganddmD3
jPdoa8uU5h99bBsfozOEEXjmm/zwkxgsU9TR0kQqySMOtaQqloZy8VPn0PIl2Srbo39S5Ra2LNRf
8rY69cjO5ngc7rrdLu27Gs8/DPA9A+i9xjfLinlUvDS+5p5ZERwYIZL+EUWFWQQ+xDSnZiosCwaU
RLDsqjkA9On1cSfCzMY/Ec5b0lDPF/6bZpL96w+E9X+l9KY8TuuOy9YGmVt15n/AN7DXb8vKCZw/
W4x8BNjgFab8dNj+WiNR7I2aquTvWnCQCowbEBuHHJ9PkGKTTaHeTcqpgtIh3ZW1CTIWiOVodG3a
t83efVQvogCAVHQr31ItpEwV6N7Eu+ScTkWTjk/ASlzx5A4unX/GQvbEq41+4E8AtzP5VjCswj6Y
hpFiBdyhdf3E+j+l1aXIzrHMINiOIushtKpyU90I/Cjd/sAwbRUgRVzdYwGsmLKJmZlE7ZTgT/vY
SF7ricvrex4WfDhaOpUGDV9sDTGBCtuapGFzDjDGuUqsnO9TKHV3+n0nwvwz8GNMdUJqe6bIUR2U
3zJAKHklkyfAzoJZsDZpLi6OOAIn8xIs+9UFKYobUAHgtvLjmAyj72+PpmRdx3KpZsTEJ2CMgCBp
d1jxYtgNfMXdNx9Bq1Wa8xGwF+nKdBBs8r2VhNxVYZshzBFi4QmOVIJj3vdSfaRpJfplhGJ4XiFP
bTZw19j0IJpvqsn4xZq7oSiJ1F1m3+w0pbJHA5tuN9gfSuj68ZC+BEp8Ei9tA0E5PueMDcBDcD9J
+8L3so4PPQkf1wo+lo5PwXCahCTbMAu0wNwG+oq3ciDPCkxVeDlEEtH7H5IM1ba62YZmywo+jJAH
8Bo/7gLX4AtK7UrxGA/14uPU5I11hV2pV9m08rCRrR8a+xk+NeRpd2UqgaDO/sBt3Zq1zdYdpx8m
KuSgDPKAFEWbwhthHMXHIEZ3RQYFq4Y8BXsYxNil7OjWdfL348gUapr7wP+RQw051ahdOWiL75C0
42vhccL4xUYpSUyJdCmuODyn6feGocSVZi8xG9UeuZx4UtpWg2GKfSgYHnIa/MHXR1jjnpOqUQFq
1UdNAQ+vDqvbE+Ajq83NLeJY8rYJBdlscBmw2Ew6FkRNziePLvMVjoAIBA6NiuY8P2esj4GAmOkj
PDT7Cj4EwsQn+Zh8GvEjEOsr+Z7EfinmoxbVGxd6dN9HHvUd3fBWY0i9btWFWac8F5SGSE7WuDLy
UjwZkWRaJzaWXs5s8m3fv16WdtzeObiLlgv7gLKsLxtZOIIq+A0oC58ZtGNdug3sHX0mm4bMt0AT
RFnMHdibGulOREVnHxuzio7NdIUJ94rSyqmaB7eiPqkurej/6pjjZupwZeulNs/XxP65ZW3NBQbP
HIG9KLka2JIceW9ld4auzTBPkAFdvvXwRR2MW7d/LYdoEf4D9vCN76yNwcdFlpnEH9K3c2mN8sFS
C9mkoVbhpc7SMCETbildTZI+ubR3v7R4U+GPzRGEt71km4UXwAm00o/WNH4kOLnHi+jR5sJXeVRP
fxvL2zoCux3XNcgReItQRsdm5H6CnH9V1pXUCHnp7LvDkclebuN538bdxfgm5Hz9rxOoZJ6PUzH4
iko7229U4P5ydskGo21laz2Gh5llD2s5I5Rzpvtq358TjMHbTldkpalusa32OCaJxO9On5YqAeUL
Tr+PLhzStD8lHZEv4m4xID5sxxG/vDpcpcbyNHdHtgLwCqEn8xYQRiLjNhHnxnm9KkweUKnAVsA2
KjSftLbyGc4nsNNrft4DO3baLfCEce+mWN9z3Xx94yIV0mmG+OufuzeDyKYYfduntKbAwoudgowe
qHyHQHYiSl4tiW05ahWWGiy5kDtnrozAJRTEY+yPLq6nyO1LJVDw8EgZU9+cmuH9vsZPyC9DS+XL
hsVrmX28J1kk9yFBwMhHezbK8F9HuqXIVWR4MrWNBk7b5xqaTeXy5NJEFdtSB50Xf/a72Dr7zxgC
7obp1QzwVx6jz1YJnFsKeVkLq1uYD/vDubB4ZUEokRBOcj/6+XsC2hMEUhHRp52F3xbYFSR7ePrj
1QHl6jyDaV8LQVdXAlIuUrbAZF9xkl8TSpdViYLdxApLOMHZygE8Ug6FsI+vZ6uUMmpVbNW0STMx
MbDvU67A7iVWyX9BWqx5D4U0gnQGh2sBFqtapPUu9Aq0krhB6RU7HAYCR6twOKGCOWNeF4YcVgjK
ZKBMxSz/JoXiOsuKxXaupV6CSLWfMqTelsGO8r/aqkmvciUVqOfzUFOMrhNUa9wS0p5KHk/GBJWY
+8t5PW9XmUgc9222QJsK9YCMhH+bZeyvJgCdhUBclSfInXG0bkMmFHLrJNvDCSgPmmpKs53srT4P
uzIw+jpviLbMJ1sYRyDcQrRtuGIlo6O1pm3uNNKMHwWgagEcjd2HNVJRlcrAIqf7JdQjK/A5n0OU
sx3Wgc/7np++KHwg59NANmfC3lBlzDvcTiC0GU0T3pjAkIrkrbw0HcoPv/EuDGHBS6JsFIM7aeg4
GbETOQumf0XU7JEJM/nYrqnxJjFijWBMMaRHD1WGfCe4tWhuI4zC87BMEhIyDxaYXfBEzWn7woj6
94GeJ8ApHrQhuYEAkeYVWElSPYU+5n6jR11T51nWrTkZOVFi7MfBXUtPT4lh4RPKGeeM/8Bp1KT5
/373eXKZrWS40clUgAuvLxKoSlvgcBdye3mgmzLCg04H+5VT6q6rM52Ve2v44XMGYV/wVaFpD3z1
bEOdR1BHKWTpAIJXYaanK3oH+NzJsP7yyVzTvwrE80VtVZNkfUD4/ZCedfQvQgjRjlCM8COpylOG
Uo2QJJdC+sVbNZkbFVxIXNhp/hluQdeJMDuceai3xq/05JhE6fV84FDVEMchh9WKQ03DfbpdRt1X
pL2NsgvCNE4LBpVLT0TRKM7rstKvs92TucPfaY9AIChRHH6UDeJX4f1xHpT8iqjziYz3oYYkIzD9
lelRQu7AHszzLSS5cjjVVN813xSNr7cb5q5kC1QuB9qqozOM6kPjcpt/F4+3Is98by1Mm7RjDOYt
BviP71azvAbN1hzDN1L3OxMwXR7CeO340s9VQdBgOUNEydOZEIecxohJ7O8BWS4aVAoDiSks1sek
LKQMEImPkVCwnLJt4dDw2bep3J2yk13C5FF6qTV6O0cjSDMu+Q1Gw64BqI7Ng4Go5BGvwXrVpYt1
BpgxjuOQXUlGQmuRpj4kNv1LKZEYYgxLbiSpB1t000Ia8HblbgZCK2K5diRFvLkHhuxBJgrJeUjy
3ihTS8TfHQ2GiSQfa44dFSa6NkpXu2LPIPxJySsh0neTLVzj458kVQpDx05tPXRVSALuMZzswzrc
o9CW+vHVqqQkCCFaBXLl0HpbYIAi5FbQOnnhL6ELvauvmcGBcOpvTwfvee91qWEFt801BCt0+O9O
ysntZVLY6wSOeFwsXN/H7skP2afvNhcoFOtAE/q6b4iQC37wc7xenzjS+rezg8maEBhHUGU9l0ts
Tpm5sUbhD+YcDVOHIaXMLQHc8Jne1csGbABV9bRjUrAH8VdDPKjRd1fYVKAkVzjGngrEIv71gjfY
MvdyimfJ0PhmjzC9a1lYtTmCEjLhVGT5unCzlNnujA/220gVAChq65D+I3kk+P6W1780sSGcczuf
YJkPS+hP+JtCtnmbKU+B6kxHTLJxSGNkzovBi2zjAuj6/B/Ri4zginIsLce7QRaq8cvMj1xRO9ee
CbVqiVQK/9N3FZiFcfR5qxyZv/tq/fEQhCstlS4QGkJ0PrScNPHl4ZIaZoY5hjcNLalMfSGDtA27
HkHe1+XejfXCzLkxQxljyhCzgXbhxfkBLOOEgW4/5lbKoldJMLmQ1a7kuci/+OrK8aq3vO1vKBGO
sfWISQudsH+0xIqxuTtRNWQFKJlbqb8t9A6+98Su7roeLPT4WIyJPL/p3BVTJjxIxb0SYfPWLReX
4ivUflOazkEPmE8PvjZYPrSQN4TQ0+GoqxETQyeDyg93otGlREZbbI+jpa3J5zJR++Ew0DTAWtA/
QdOdyCIWAvfI3WMZ7nBRTtM85Vb6Pkhg5A889wsRUVLpWszXJH6PTvTCpnsggZfIfxJ0GNP4KIHM
9wzn/djtzFleaT4jTlbnAtPap80DBz3hZ0AH70PuWpKEWGvkFSQhnXORdxwbYEuoc3Ai0rFnvNt2
6kn+/toq4VJrh/VmwohmNscIqYWK9MdNqNlT1IQmZwSJAm3zJ+LJg7XpHsZS44cGed1NowKNZQ0E
A6ctQyYjNrKdrQRz04eyXodHZS/uAENwH/yHZJwehqvq+s74I0KGVdXsK26fBR+4raxeizdCDAkq
zK6ca7CpH1aMYcVKn/zb7oQMgUJq3f25HoKn+ROFFfYkCLcTVfpO/3rgGVenQvmELbDRYi6oOXqN
xtBp7r5Vvv/ff7gS9922aWriYlywkvNi69ezbQ9B4YYOHDzGx32/HVnPFyeftPjWIDUzBwAHEKID
MuM8L0X4eriwIH+vU+LSBBuJFbNN7v2hFlwtxEw4glO8Pr16FhPamhx3PxTgKBd8yBk4zC9GjJqg
d1e+Z+jq9hgKyOcn37Vm9qtgUEfqLzsWBFaMy+yPngo/Hw2K8BApyHlkDwZV1vxc9oEcv8w+vvX7
swwvcAFotN2JjzzW+OZeL8cC1S0Qx6DGs3TV+lZAdrP1/VYLvnZvMx8ER5MDWRiWG4w+71/MnjUg
FjiDrB85Hh3dRSXqVtghj82w4mifnhJFch+Dq0pVi9ik4bKhRZYj/U7ToxWElwDOjKEdZHdBf4jS
yjoDhiyTdTBZ9a76jOvCB5tmB+jXXQGBWwz5epp1YS9gn8SoFZmSfEJPu0j5DBkNTx/d2HsNZHOW
paxxfjXGJswzqZ5DzmHsOgpC2TUrvLD6HA65zmKOA9NxbV8E3mDccxUcdp2SoZhloyYpga4vAlWS
qChcfL2DYSVRYgvn2W9gbzeuI+zY3ADI0FaMUAxZnB6NTE+M2MgB/t8qP45w6BacUgm9VGlVaoiM
bo5gtbp8i5yzP6GAf7BuYC6JlCODk86FAfyC5tk4/GkhRJv69eRKrFe093bSAn+mpP2aF4icW4wa
1OzY0wKgO0gxyRMKOUlKHmoBuhID34wMH609L2QNr5v8Le7vPKa7Y9qqLQfIRPIzH48CCrUzv9gH
GiA8zrTSyxGQp1i8gvOpkWOPUWi1EWaA6M+GxXsAAdaDLP5vlUaxlgkFQ+E46vki9Gpu0fKrXC4k
nka9t3FrfbeSM1cA9OY3NSCUEi0rcP+JqHE4IaL81AKISqNvGlWJRsl6HJojTktGGos8wnboE/uC
3zSGgiNumDmoQUIoCyVHaR6oQy1MzNUw5aqrefVCnFF8njSNqpIXX4/YjtEUJUMHbT3JEj7F9jsz
xhDzQeofg9TBIZFU1lfXMmH869OiPIv32s/aPRt0OX3VGWjXNNnQ34x7ucJZNZRsNXzcN4VBIwZj
zyBCs1jiF/ZurXWxAWbETDsjdPF07vhybW27cZARDNV09SeFc5vZ1ZyB1B1jrfAjZ+/j+8b/rSZY
OboLzaXK9OLLuk30cIu3N6jOWEFwfdoUIEoINHo7c1mayT18ySOnXGkfz+YfFqRgfWTOk+i9YWzJ
1b8tZqxAysKjvsQ+sgjGq7U9J8W/5o4eUzxSkCn49kLFfehfHyl9MqrAYrYz+dmknipr1oJegeL1
F+iMHiPVqiv1oBsXwWaVPhG1+/kOToxUzL2JkDBFF3Ly2YKuYTk8vo2OEn7nYRZ8l6BRvyXq3WzT
GHULYWBe0S4IPMraQnJ1TrHY1QfJofmLELT162F7Yse3Du12MgUJeYVdR2HkmkEsarvVsyHRMIna
IVkmUYXJy0PD1n0BIFb0rzKevOsjy5kKl+6mzI2nhbTouNztPjIXjBaWeF4pJlQcqRdi/H+EXsjM
kYzPz+kyAZQeoDIYDDgtcI3vg+yAJWgOVV+GdPTOf+jf3t7iFSm903y6twsQHcP/BQRNY86z94+C
2OGYVQBReRk82CJobJ7OwSS4naLA3KOLMlnq0GzqAn8UrMcAXSIYq46Q6XnV1i7xQxSlnBSz52XC
ZHSUgo5o7nDdljVo+OBr/WUWA+3e+fO6QxC56gBT/slBejumbAb0k7Z+oVUy873OmK5p7lGeDPYr
yAsmI0jOOtVowWOAoyBrc/57ic6JMbypkM3vummwF4W/EBNXiwGWffdgzvvFcPb09XYjiKkoJjVU
7YfIZff5H/3+dhgrnIGaWer7SrG3uqMUERhQZlm7mo8j3UkF1dQsaxsWHjaV6aP90/vSh62b+gS7
ecBCRhBvh+qoMhz9/vFMrgRqUxgb7s3QHw/ppnRUY26buC6e/N7dRAJKG+fVA2jutZu3KH4F0Zpt
XZh0yMmSe9MRWd0eF4c6LR0tbwaeKZFhFpySsuG48sdJg22bxteFUC96gER5Z2fKgbUtP8Wc5bxf
rg0KTffl869J0v/MrVMvLZjzbAXd2jA7igpBSL6KWQLc2XlLDvGNh3JlvQhvvrzA7lPufTNj7e4A
APmqMTXqoss08IHZ5jVmhKGcEv9flM7wB9Sfq1k7PKWQdYVcrzQ3tnLPlYWwX9tZhoSg6eX37Ov+
CAIXf541k4AkcKxEGu7+2LVbUlWahcRoUwejDCvrh/o6qEhuin5Mi53yf5OhMZlzq5WJCbWKNGPN
uk3dkOtKPOoF/Y81ayn4He2j3LuVhKdEeIXvLUFNl2WoWP5uvvjMVVLa2CkGh0qtnjcbsrUZCvqe
zB7AA1x5pRkHz9y4zHPB8GcmZ/um37q5qzueHUjpv8EKMTlCYQERP+1rwEBJRwz+6EAAB3r7Naux
EfHvk0xmcdnRR+mx+jBMoXQhpdCRQOF7gnLiYL68RdrHfiDkrw9K2gQ8xDdQCRxRamYfV7TxqjWO
RbPTFBCzSROwrA41pt+tfGYVhZztHBvd/9jurP36wZoJhhpKvp6kBYllr2OhOGcqLpjX+LNchtRY
Vj7fZWyTHl2VmZKsdW3nmTFWNxU40xXwOALH4UuXCw2DJgIFVEL7xAQw/uf1VSWNpSUxQ8S3EDir
OEe8K7skywRQYNV81DFrTJ5sX8bsxI3uJXtfqCfQyaSlInLoLBNJVWPY9l1zStud9fBDf5/bFGDu
Tx8MGQynWj0aW8wc3ZO3kDUwAYhSTjKx20Oo8Ec37uvanP1JWrYVy06h2+Iw9nZFgS1aSZT05RVK
ZlNdAztg9b0taJqQAlW4pAB05t8rWTKIwG9qyWbUSrzZRHO+2pofeQcKXqpxIKCavbW5ZubCT7Lb
IjK3/hWqH+ZXR62oLZtKrMdAIQebBk5nxBLzaxdA5K3q2IS81QdEB7V6SCuW2l7pZcUepk8ercag
Q7PdEvjNVpi7xTpI8fvDxwwWDYki2hr7wJIJSBTgUCbyK5IaIi7cmEp0WVJBzrG8nVU61TM4Ma46
s0LY5yAdgAyRP7qRDFvEZNHsbOlT+pErv8Ixi9EQp3Pli2skeen/+X3sFX6jBpO5vCR/+5th4sFv
kRlTyo+QlsM0RhEKmRu+SfYggg3GLjt465r2T3hpX7c3NqgTIsjBdJzE+H9BYzRyfENKktLZj/OI
0Pjgu46p/Ugl4Eb9fE8jUCfXIxapzos+0Q9Uuk5sd3OiOVwdkex88LxBaw76Iloy4I+SLtwHZd42
9yXzQ4Zs+hZTcFRoM/6ckFQpv+CXMQ1s8FB8DfCUIoVcG5KZP8mP5rAtXhIps6VaKP1Rfg/Vw28U
kBcqhsitFZlGiXgM8b2cBFN/QgXL+szlcibRJJocB8F5vykt2LfKEKyO2DYxP3z8dM+0UFlzppnd
eviRRVJF6sg8NpBS+vFYRFsLHuLN3j/5grDkDOn7AM12SlE5nQpVINvcnxWFqWQMD/rDjSf1MFpP
CeDZgfoEdlmjLglTu59Gr8NptHFXr/HQwHrJD3+YYbhTWe+pY91yVzZUlnc00vnQW50hZYdHaSjK
V2mJ1j+gL/ez4408G4bMAi8sPUph2bLjW0dVYPqeeaX3+nq0e2RpM6KNRzoFAQLTTTLw61IVLwUe
lDchNyoMI81Jwu3cMhVjOIESAGxGDhJy2M3MVFepu7mjKC7NOI6sEKn60+NrUjftzrZDSM3qSAHe
mhDAxDgGl1eA1ZuK+sX8rIQKBvJcZz4JNs+nFOI0E+GOwqeAsS6KS7QLHAqVdW05qbwhZGnFs4tj
+S/ghDePaAhPmF69UF+j9RnOXfrDxMd9EMMPg2QPuMy7g/jwUrBUqxpJclcgOGmQy8D/ZIs9ci/2
acxFdgb3tnSbPHyAEuPPmjB33YHWzRUwoGjkTavEcPCN4O+Bu1A6tCPiYEiuQ9o+9JPZ5h5irPDW
MVYTidWRe04Zf95S+biyLfbX9ikBpBTPf8LxSoceP/MYuDhyMdxdLbmExYV8P45MXci6g4EzhEPO
oAYn2Rqo/tZlILJexv2fCF1/mAuLS2YFQMpYxwVHhT31m2DAF8kLVtpzQ3W+rniBBozF123GZnHx
Qa14EbsGIRm49MVZRfndTDKdDEXKUJgxmv7zipwbkADeeTjQVHd9syErlMvgT0qvxIDpMVwfkp6H
vegUU4PnvgyJ0yfL1FfDZDLo6FoB9Bn7HwU3TcKz5/1YeYxIZwJOvvFcLMEGRxXhmKSPOwFHtFwG
5g4Y4c8C8DYZCttSWLKkYfzn7EaZ7yJ9ZeNpTQpXX6TqfaGg3CpBAp8j9TilJb5p7+zsGMse1pCO
ksMsWMJhUqtDQOsywcrVcNMwgM6bq1fE5yI5505IKaGYoMFUUIPd6PVOUCVYhZLGB2fN1rxIajHS
E0iF9MSDGNYVcJnBcMnZ3oEWde5v3lce0qagzYb8mJp+7gZuWpM7Cy0g9apkiTfuNukQUUKuyEPG
OfDvelfJ+6koeIJjJ/oMSWJYvVj3aOFEJVwEVcUcNOn/6Nw+zu43Jjk6MBn3jJ9Rn1jZz57yONz1
1LT+Q6mPmlJW/PFyA3A0siPZp24BlasiTPfzW8MkkMblx3DbD3ylw2rdIz8sf0IAvZFL49nQrTbU
ny/wMW7owhdhrA8btz5S65Wezv/GX4B0I4xCmki1SlVKHynKeWBqEkq1yLW77Xxhu5mZaYcMD5D9
9+ihVDcqFkRrXEsIwCE+M6G76xPInmB9mCdWL5W1DcnSqjuV84zCcviO/UZUcThIHcfS7Y2EM4AI
eyt3Du5lfsc7UgpjXyD0wOmQG3cXY8WweS5/IgkhI2TQibHU+2PeG5/qPCy9uUKht0a7pJWWkM1x
Yqf4Nf6KhwBJsKvBj3fvuBl1r8WB9jTtFLEiImNnc/vwhj0jY4TvIzqQxqW4WLg/xQIMdXWvlOwn
5laDBNxEpqYluyrFwPC1sX1bLkLuiwGBrOgtkKKlGyBEOtuMtBc7sybwrznsXokiI9bV13iVvo4P
f1Vd5WD/fk3z9vyRESz6ozmIQQmwB4CAr7VCOtE4sQWi2ZzamThADmrRH+CYhHTU9W5PrSkMEhQz
SJKLDsRxIpK7zeGbG09sGivfecjQHcF1L9MvY+5QWf9iLgabNba9fM5WSemwEamK9mXWBHfhdFOF
VsmEmpvCKZ+cug9h4K3vIeBlJzelpN5fn/xy7dhmpWeIVYGF6od+ZqYWxpmi99WBTyStiKgELYV6
vArxu6H63J8xMTlBLFDtPgfCe8Y/fqgr0wm4Nk0kr3MXqN+J2Bw+cKFpFIOjWqf1+rs5ZOIBwCte
ITp0mnrGrzV5ursqIxXjIZnIX1fnDPYZIhJxastMgszWGD3PIBP0twfPuQoDpDGeziIFrBraZ1M8
1CqKRsi6NgypdKWdEtrei39/6WZdqxI2LjfbctsPmMtJhvRi6P0rVpm1DHlNTIeu9ogzdwfQor3J
DhStTCm28AkG5JGVnoGEJeWWzvYah2TT1o1vFy3wfZLNRFhMeWz4r0ErJgQKfdutuExzuNS5QnY5
oxKfb+yRtsdiqpNt9wRIkZ9SoSVUZ4CLCv8oEck5Z/cyACwZ29GSMNG7TMNfZHCdS6AQA9XdTixu
ZYGnQvYONdwFeRZpNsSx2m5aYN4YFMormDwYCxrHMzvF030yKJcb8uZndPpAV0O19d1py4VSz0bt
bXaNsxG5w9QcJ/ZFZPm8GLVRy9EDtPD0u5rhdu5hIe0fVICVOHsJi/6wtEjdd5i54BOpmMF+1e6u
qR0jIk5BUWydAryXhmYd5eQL/JmdbZJvEMBA+JRYPsi4tElZ8ymtnp50c3c4GvEzyXECtiaiuopV
DlCGuwucY5ItOf3fEWWPb7xPnpoyo2mjEovN19mFQFOJjpZmVVfcgyXHPzO8RYTytXtmCTl23AEo
c+Q+3GusJtoO7cE/fqLSiVc6yBA9pCSd0mJ2/1KER7hqCWdaV2AqSIv3HqiwhJWvWLwE2uxjELdG
YjnsZKYQC3SDAqbgqaqY3q1od7wUWVDcd4pIj3k6ERCrZX/tNpZ2I+P1TKW1PdvJHc9SFGK6YNPV
qiPienzSfSo8zk/LcKgZpuFbJdI0kY9hda/FUl5/bG/DTMouLffkes8EgIuYPwmt7UDhwly2NEI2
OCVvHl97AdZFsfQ2NtR6f7Fp9bzx4A1KvpHLoatReoLaCIsUxAC6kVUNxiQQo0JqqJMjJKK9vknF
bspYVjnHjHRSH6mz6kpXbXz3nvMKFbDJhhzv0WeMY4Mq27+JNTHB4/98INutXnUEoGIJjqJKLs7O
PDD15e0Llwg8SjID38lOLvcu1bgjO+YNTNPwKmE/8AxxNLxZM+0WOaKQuHcKqQPcUuHmbLOFbwQk
QqChd2yzZrT20/QWX1GnWLnfx6yjTnCW8EzfJ5CjOZ7D5eX6MSRy6lPTVcYmd3G9p8DlwpfJfBwc
vOJXskrsw9Ibza0MX9JuBizazrfJ2DKjjo5zXxP2B15WjGv9oGILmyQIZLRzkhdE78m2nTfTkl+b
XTtWqCzTNTWkDRzU0LNJm8r/c44KeMgvL5a5FLQMVXTGfH5XnvWvHkYGpi07YjuhM5icb9zoVhiU
LwuIP86/HQzZxUWReTMmEPMwnGIXerJwYoQryMg1ERMavr92p4AhfV3JVC6YM0PyQtRhzWzwjEe1
AJHOaj/vMySFkhGsGFZ9G+G2ELQ+EoGdB72NozNzQcA5cyXAgBdjsMAQieeG1utfHidl7qEYIh3B
Z9NL7YidQYGx7PA1RTzXHbpKx9ok0h9Stycqf+j0EqoMaM6d0/T7TaovXb7S0M7hlMlhfpZy1daP
7YGwC5GtBEpfRPpcPPOB1cqhnSlkgn9K3OIEiHXqdR/v4GQxl306tfEvY2o5G6+SszzH3YcSj8FN
+cRDB6KcF5koYx5r7Ubdq31UsOsfe9r9CPnyNDzzi2HCtD+rAAbbGvgfkNA9GQRCumLHSzsAgXhk
EViAf3uennXMP6DtSBRrZ7WyXRs+xZuimJfgE3QDdeKIqDpU9rwM/TiHMWnS0WwIJGKcShTtvlNj
fnUb2AovrufXHbWnhADbnIsx+8kujbdZRvgTZDmbpgHFpZWdF+tendtWOPDz9ZLeJJjcYeA/yLJI
Ba4/Q1Z6uQH1lAreKr7TyBCHcxx4iXFQfaLDKcoSLLZS1ZTrRyc97k2YOCUfCPvt8g/otvQTbf1O
BtMNMycpf8u3tEIVb2bJSzQm1i5WYYmXKjpJgoRp59qfGF59kx+nsPpftaX1TYqRfMw1DS1bmEpk
EBQ3Yr4hxW0MlAcwzt0oqAhEpAD/y6TY8gH39kujYZQeOaTWygOciLEFxlf02B0pFwGr+Im4Obqx
4hNWQ/73Sq/TgajmDP+y9yyo8NL3h1pmjR3E8An9KJE+hUO72gVJFm7ToEME/Nuz/RmSJTDzIgnh
yjbXu7Au9o+PAuoHawBz6sUCYwTqr9poeAevpQhEFcuROzrqkFSpK3NWTpkJ6mDbmnSlIDbjWHfX
O9K5tgKZ+IAICwaHwroUdarW27Axq+MKMo7yXtAeOCdQs2Kl0bdkV7xgqT2tG1M4iqmBYjv6sq0o
cB66F7AkbtjJwPVC05H6gF1uPfvjfiPsFpXYGutlmYePmlEEEbBpD9JZ8Zi6K6iKaDk9e+okNvNW
hxS82wxomjhpk3cDYQAw6XOTATYEKr13IxWXfpwbGFTH2wVdSj8IgG6bt7GFtUfD1x7daZc+Nk26
INdOXd+fXib+jKrSTS9AcvoTjsBNHCVqrYBKITldUXyFOv5t4QgxvrJnSo92Q6iSJ2hFT+mSbr9V
gN3HVTSzAMTbXv1a4SXsmvs02PHQ+/fPbhhlz24wXJpddb5ROvFm2EYf3NoMmKT86kfC9DzZi7T5
9Q+8bVON041xb3ypuzU2eh7hrXtrhXig8wP6i7Q4EOE0D3w3dDROA1pK5YM9J8swJGVmxDTj2S2x
EIPWQXsdXN6sZwrwg951mGqzryAitINqo0PmvYa0F5/hBYQZrHhIAWwKsBbm3KNq5i6ogascfsmE
uLoZRKkgErZthZ+5Ch1Wy/GOlSuYNF1KRFV2aXkF5zW84hegtdd08NUjTjaEAqya2M0Wf2fNq+2d
R7vsj6uo22msGCpSGlY9x12Q7QjlRL9XlYW1WK0R3qR5qXv+uKiDU1rO21FxZLXMSXUYEgVR8h1T
xDHt1YZotxSAs/H0pak+FYtiWG73GFg3KzkoD72R8KsY3YxnDtPON4ln3IMMfB8j96LOCNcpTPxT
1mgiT5H9RqDRhDeCkZCszna/80OJ3ahGuxsU7LPg8eHOX9RjxPwHmSXtyFTNGMO0CCXA/tJN15WV
9MXq4UzFW8NccQN+IafLpwRIRPLoQeFXW8G2KuN7Z/Hd4SZXne771+4iwK7DuupdZWtWyrldhQC6
gydUDgXQ9PKMmLTeN5Zl/y2FIUGwBoNli/ghRTBGR7RSyW43ETB3DMILwM62iVvGsUjro0feoN0C
P8e7UK/OFz31dFKzoydo2031Vu3CGpHwGwjfcCTd6iTAhLxTVN8TIyKKTmCxNowjxzYJc9ep3IZF
69k6G44oNW528sEqsxaXM9/I90qVqrMzsjx92MqQC4DowkhVyvjh/XrWe//7Fkodf+YdIHO9blm3
yiVYTkh+okP4Yus827jYf+6rvNih3ERoXXctC9xmwOZAKTszZIizDMStyyQVfY2sR7z+XgFsTIV4
awbLtwOliBqKR6q1+g66Vkh36jwPLEXSfTC5UMAFrcBrFzn+sUapi4hDy9M33qFiIzfhywHjc6yv
P1yvdz97VVLnLNCLnjOT21r7EKQ+EMhCSnB9eR3DB5iNs7fMQXowhMxQgUHb7hn+pyegbhg0HtL+
LxbpP50Mx7cTKX0HblkIjGMmr/VNBDdWwr5sdtZXbwCES7hbAfZzJEqvNlvVTkpZRuO8XO0yM4KA
BduZ42RDA4nEaDXgmG489Leu+d8Q9uhD4PSF8Ok5n3NqJhrx6rgqgjiTRUHv96vrd5HAOIDrSmFn
2daIaLh7IbHkH7412mK/YemxCh00j1Iu/245pspy6JlhqTJcQWM/wwXW1UxTy1nzqWpQeQXUkpAv
5HkT1Cc5aeGAxLqH/DHUSjG/tKOScMZIOROPieeCb3hVpWQuDkPnGHjGz3n5OcT7Wx5+Z41EkWfk
kK+kIxjhupKvu2encxKlU023Y5cQk2fdygkpQWq2gXis6t0YfUo5tgCXzMoCLZ3U8DBnfu0pxRLo
qytdABvMAU7AfdUCcGDjo12aEybr4f2qC4e3bVWuny3JXMd/nP8H5gg1WfbdPbBFi9hr7VdgSIgr
jak5rqrPHae0wgkwOa65WcXWjRbnVfrl8mVx5A3t9XwMHErWkeOrw5dTkmYQBkslpkLqREyxf+cV
bbD8n6sN7E3sHMHgTKx+kwNim7M8Nai+csCIwfKropYbiylL3nmPmxge0e4sO/VmK0opx99PIrhZ
Aj5+iab+v9jlQtBN+930worJBPb2QRpZHt/NRu3wOlCehk8egwMvaarZIlRiWXqzlf/lO+nPNg/9
LN/9C98IcJRy+GGNZXPbvmiz9/O//c2MEaDjn8xhaQZcCJ3+D6L0Oz0B8Zwp7+3comkW/EPfljP3
t5XqbX3vcRF4ie3QVTZgp2Ix1yXd8CoiwM4TsGkYxdCJrnWSsxndbKFbcuF+BYqOClT4MUUlHSsj
wFhtIk/XP8NWGRB0RmX3Ti2W36bUvslcY1VEoUiZH3BGG8uGu9FZHMo85Qk8+9P0wOetlxAEp9Ra
v4CI1AuGoIZ1wwSvZzwdmih/ia3xKSi+jEQUbVoPV/qh0TZ/H3evhN2QmuBxemoyI5NYOWmwpyNI
ltm4Q8arVIFVYUIFg+zU79WwJ/8cSXXw8fcAFMnQqPYuccKjck7sRy1tl33PH45/kfjvx5Qe7guM
IZ8+7WFFsZYSF73w42kY+SzXyK+/I6Nk68IpJWcQCTvBMD7YUQU8arCiy1zQDVvdd+l8wnqcUraI
0IQ8L29hzq8D7j/EnLz84zNLWQGFCaq6F5z7tKwhT2C7CKMZ1ZIe0eQpHPWUkAjJjGhBmLEYVnjD
o9hbqW5MIP9B0dENl4HCmgdebecZx7gG5EZpTpW5AUw2G5+TpEM0rZCkQijsz0nV3NtPADYJ5Y3h
lzbdXr0q6hCEXEf2kRcz9AjswsL0ATt2CxoBNXzwQgZZpmWdU3rCrExJu+Jci6xeFgjKrkigq66/
kSLe0bTDqgXjihw4rbx5NyqJ3F8jTChHKXa/BO4Pe800ly3V/mIglMF6K5LNeLR8VBKnntzhruTJ
Snaf/ptLV0wbWRV1+hzO1RSvjv9c1yXALLmIUifrbWDIbDuFuAZA/twAqRftkPaGJd2lxy8anzyq
zrqsHplT3320aWmiYzcs0MC3HmBdqQ9gQ8RLb0OP2iOTXx6EzelwNu2ojXjGSIpSIg+py+ZN7j8n
lHvhBUKWFlpGJM6c9E6qPnHWW1SfPjDT8PVlI6R7MGqsx3bvxkssBRSKFkCZSCeqmZdb0eZCdLKY
/6ilb2DeBCiU+veA6KOfIw5hpmzw/lGOT8KzBhi1fdEQ08zW9OtZcUnDucCFjvfMzoZFrpqTllxI
OaPLJy0geVF/PPjsR6hl5FIMrtk75i9QBD40YGhi9KhUP24AcopbmeHpSij8mKkOqfhZ4PKyQLMc
OdRHHuUyNyTG02Lr/bQnP+6xtmdR5KSE5KndHBFNEbuBsgfqMFNbs7/1+e5amaLc4mvdIiM3W0cn
BgYnfrtiRgB1BV19QNAjh8MyQhAPNGbvvdXPNQN8Gvzr+f8W0wgugr2rQL/oILUygvoxyE2wQeSA
qY6B+6HcDArd9wnQK5JTx0lbxnwGjeo5Hn2dsGZx8wGynG8uNmDQYK2ubuzqavVq2ecxW/yC+Mcc
RAs5cA2TIghfBkf68sUZKI80bc3I8YIJVX6O0TeWTZqVazjMZqc+uCWiVuONVMDMSfEvcTOLa5Tx
sO2SzSVnlMmxUsN/ImL7Z4L6uVmcE1PsdUjrzrzKaKHoLz4BuoDVYrzfujmymDhIDbN6MnixAMdQ
a5ytLgT+Qr5zoz5PhrD6u+8iHzWFzEjHnaQCBspFc1zd0TEk+Md7BRiLXcKmnQMaORBZVdCXQ2w/
FSvFcBdJ8GcPuNfnLi+/e7zIqMQR/H5ZSYDQ3d0GjxuTrNrjiLJEITVAu3HS2POfpjhoa8iSlDWW
T643wBvKb/t1DdylYV3PGamUCNYHSWUbq/KAElw08Q1P6J+OBZqA+Wq6mGV12rWEPQdP9LOJU+3K
YTYGHs2Q4Kh1Zca5Qe9OvXIjNt6ZCdgyxIxImZwkSHW3/GaXYQM+MxkxyweVb+o7cH70gZnJPPQb
rlSV2ncRT9mZl3bLUVT89ohJ76RNTltt1zbAITOd5A1VyStwoB7boLppLSZm1Eb2/d0G0U+Pa3wG
++tUgP5gCP1XBFc00Ro80QnKPbnA1VUPAukumPi1fKbDvcx8EAepfZSkq3m/drmzx9QT2unzCTz+
Mp5guX298opZKrDt2+9aoxHvGjlO0cmt+EDw19C0E3uwNa4Wq5PsJWGgBZw+PJSkZE27B4yo4wEx
iHd2O51+3CYM8xSp/ZudIG2V5e1cGGXCuRR72u9fWI3mRv922sezook30cMWpyRCKHO7vFWPyu+M
Ayc5HtHRnRP1cW6FKYiqL0MI2huq1+H8ECxWoh50at35g9Il5jXBcAZWnVFrgrvM7W2YRmlzdmjl
3wmTHPURp52ew/wVNdGVjUBa6TFi1PobRSj5trB9QbogZC8OhQ0UIsp9iNhuYtNMjzLeSoAHJuX9
DV5+XpvbryoLQp7vLo9pi4j9fUfMnbwi5cKUawHbXuLoV68eRqwwPuErguNM6N1U+D7JVS/JgPph
0rlDFmexFMJivL534UXSGuJStMPFqiF/ZMCThM4L9ftoWXPSIwIcw9yF5jztJFQyZKn5rOHHon3q
TbZ/Ty0anMdLHSMOdZJTejOEVnSpJATHc2miHfE76+mAXh/MBFTC5Zgtj/pb2IBmIi8bCiaSi4At
1FtjUe1FsEnUoF/vtcSJr9WdXDfgyri1hcwmj6NsVtIVuy1co8OCcQv2FBCAhDA4ZzUcN7YraOd/
yNFAJKSRRYzcb9uffjiTnAyPAiYLFKodc3+CwNt0jBR3ANKCzyRJKROKZqtxv+ch5gtVcwqjVjDs
W3lM0rzTc/5AiOI3MDrcrXz6AvaSjp0D3vV60Bmk4VcIx/w35FzdjXPzi0mdfOnb8hf5dGiHSpsf
6hZ5ax/e5vx09tTIti8tDuelgYErcWA1rlOmPjNpDstOmrPQNK48icLW7usWgVnnejsvjAKJ160R
85qgn0VHq9610vN30JfFCZDvE+o+9ZtzIACmXjz6cca0ULLX1gCe4vnwYWSxL3SAdobsEhp4GvTE
fh1wCbphpzGVP7gWekyWTL1egdzOtQ5wgoAn5Z6YZCJfwtjl7phVG0DKHS0t0MrmFn5fxmDn2XtQ
yOQR9qDJrou17KbwKFdVzsqbtP1p0fP/E+ms+yTAr0lWGSUwr60QVty3eHCPvqYMjKpeeXdQHctj
kP04eLXgRbhsgZhuE5nFtBd6n5i4JOE0/IIkAnwIqKD2Bv4ZNvJ2NJUkBMailWbItwA3PTWsoCsV
7dM9/GCq7hqkFUoD8kKNmRn9qegEgVwnd1D3Aq330dGq2dhAocejPJm8r2CffWBiquiWNJwbZGRP
G2F49APvjb8QHj7x5cqmAzuVTkYtEDuRjtZZZdp9uD1gIRVFxmxlKLdsjBB5Tv8GvM0Yx944HHi2
LMOvtePjxBbreRjzr9N99LFLe4uE8R6V0bm1tw+C6LhN7mRCrFec3u3c/W5QPL0YHeb7EI9ZyQlW
4BoKX/lUBDfUFYnEitGrQ9tu3mm+CltWHapkECbNU8UVlJX3z4NoMlqDiwS2FAut8ZH7YuTjKIPx
ivNT1zrblw5J3pMllfTIsUIZeYUec33epdkXq0PYmrjBAP7WdTgeMMbgHRA56/c+n3A9BZT2QRvk
IZh98iKFWLlp2M4HKk9lA/PogzYu0tuRl8t3eine42SGuXx4ZiWhFzkH24qK9Sr/C2BmwUXwLXjh
ZnJ1Z9jMSnkVNG8kC0F4m0BiatpR+ZwftVsyOTU2W2VkCJGibTJubrKVvUT6wvbeFr5jTXvtVoGJ
fzSZtOveJHsXS5SpYFtAmEQJu/OL7kSBzA+Ks8Oznj6GCAeMkey8bYViGwitrcq3tgM3Vuh5qSk9
wsqAbCTHlJXs/HCXOMA+KplDUIAiktLZueo4Ek70MPOsU70ZOEtrNlV+M29uO7JD9MBm+8oNfutu
uokaCK1SDFnYIcAkUhqTQpwl50a9Dw7VZxKwlUAI6x489IlWz//fsYT96RbhZvM1owwFib+OScWv
m3jzygBRxnCiioeLZ7mvmAqpUu3ZGZ0fYK0zGI2C/6q+bG9rqb+S/s1rn22wn91AwiwHBPko6pbB
0trheu8B31SvudoRhz+gCXjuuXfQs03UUg7loLStecIIGDxbtMWU7vmbzkKwY0FWGiudFVCIoVZu
llPFdfMI5uTBHSAy+doCprjLdyIq/VAgI4AXC9386YcMoh/pcEqnB5isrnUoQyTuSdFHnxYKaRJH
j2ft0vx9ghTyJP4lbdhJfF2QrkeYqQc/vkmIL9Udw8DIN8TxG8ptHpgaksymnZjmbADiTUrOyY5t
kERgoLEQA1OEc6lldaLuH1XhaIdekBbngeKE8eLTgWuXjgpV6ySgyWJ71yepwUzAgC2F7oHsu8Gb
EyOmzNwGg9L5eB8SK8b4T2XiSc87gAcmiJLqxzW8UYtz5mC5lc0w33fxrbGvkf7RLM7R3xtgMXw/
R26NRNt12LWkhCnKpWZVN/LZzmQnVrC4uvq6JSfEJyZZ3wdJDNLQMdgMMwhM7kZor7PP4lZGbCd4
V5iLyG6Ze6MESSbQAIlcE68StowBlR9fQX8+UcNIIrOcEtUl67FeBPZq8kSjlXpSSeGYuspuRs5O
2edHvOpuCjER+vgD9Z8/NynjnpykIXRWvCVjUfFsrkk1xyweJNhiJOjcFqYHYmyER2pHgmEsoAqT
6p4fyVJgMqMj6ZByQ9bX26RZCLpIgYC1rdoz8mbzeEzTt52iJ3Af6P+d/kI3BnslhQnb79oXYu5V
vcaWdCU+0yLW+E84SqhZctOXz4vHZz/tPmzT90s+x7h3FPHLG2z06dm6dqRkjWtifsmd7imxg2BG
1yx6tV9lE8AyLry3pFGpxXnSVgoqJDYFjZuNANHUJHabLlt/M593jcTqGqBSdJNlnlL/epZCdUkm
eI7i/ySUGhZYO6jLwDY550lnTu8Z44G2nSEPgukmf/7F0iXYNi2tQNKT4VbXwyebDbbz/n7JN5Mo
0Myni7Zcj2J7pLuFpnsl8cAQ7oo5UuigAvBbGrJTPPUjh2KO3UuwwtYRa7X4QpeJ+Iflt4EqjtUn
4OaZRPXfAPXjf2ggWjiO/yaz99WQt9QoTslhZJE4ysGBnVvM7hKqVo9dRVmxyYyZSUQcWve/t8pf
BQ4rMfUnO6FH39UmdQyz5CaVJHSYNKXTxsGY5Nlg2G3IHVmNQAaUh0tciSh8UuEeLSzxxTliFzt2
b2IFb9Iokz7Upo4s3GNVEhyVFuA6Kl7mKGbw02NQGt+JHlnp+lFj45Vf7nz1s9Jup55V8vcL2H/H
E3nLZfcPgiSe0uodHfpJGF0/VyMpee67MtaBK6synEXnjxJb4jSOhVTNTB7O9dvUA4b+HEQ42LK0
11AgJYcMKH5t5+iyMaFYBAcBLmZvHr/ukOJQPvC0TtFpkW+GB1iRu9SZN023qPbna2uS3SlJuBbe
31r6PbfweG58D6XQNdp3Q9uwcZpgq8HNQmJYLhgbViRr4Pa+Mi00s+92P4lYC3co16BuEl5CgiTd
F01hqlAEl3wIZyoYsv/MghCw1tRTThTJCrttTH3hI//gSJ8XZhI1G1MktgBD/63IfENEhatCBoSn
hl0MnUIU6eRAR6vpOUxZeJn7EX7jRvevL2MJGfWXay2TFyPeyr06iUGLaDZdupu4PGm4FwUIf14m
J0xis7o8T8wn5oVCFXFLfz7sAk/wKv7ImdXMqH24HTxKT/mMrDvEktYwe6eOwqlMU5/ijmVxpNdl
4Aym6PHLCAc1nr4R9eNNpqqX1Bvjj19iDeS50aeuQQxvdAi5zqOB9Wb2O5AXE+P8TsrmKOwkxa9p
Vy7OA/cdaDkjTF3T9AIctdkul5nwnoqrg5b5j8YwwRXf/HR30J6qXdUhxmvRflYIMEMESEu9XLJK
INoaRLJdKKzqRWpJlLeKEMMAPORJonx8mnXKH5/lq63zpLV0sMYYaGUMMNJ4bvpNuLVBqiDl01K1
nJQhytAvhhQQD000g1b0flzMbsQkqFJ8jEyIt+en+fwPIvF/khivU7dWt6ZerheBWK7PT9EtxqgS
qCmMvVRBq4wjgW+JHGg007RPl0DGSznA56JAViMGcXXJv1/Iselvd2bZjh/JvfFCMT9U3SZanhjA
Yltrc+xc93B5KLL0lzWexNMo99F7ULMNysZdEmuKCscPNZBvawdo2QC6vUPhN1T0UesfLX/Pnaqi
s5wAFELWouUFlr7sM98LejOLLofK06Gz9betvThGlUd3ZU3F6nhPgXnr8WAS1YMVAzhq/OGa90sx
N7aDEMG/mZGm4fnePkJKtK5Sw8nytYg2uFRMp9I5d0+KEM1K4Pddvb5iouZCoY2KHJ/cD0tayROg
KIFLkilYpI26H58poLuGpKrP+Wume7w2x/Gc7bfLyzEMVsCTX51ksY0tBHo/NLVApuacILTJtEph
uGCeXEF0sDhSBMStnZry4dxyVG12P1VrqDAIEFN9OIVH42v/odAFy8u+QRPSxHbm9EZ62u/qRWQJ
n1AIVUSULvwim3Fk1RsuAnPxG7C5/x4rFoO7ZbAGL3kuIrdMccpTsyFbm6/w7ZJR6gErUME6sWZm
vFNxuEMPgkLPX+AM4Qdp3JsAs5CEhQ5xWChICN3+Pl+5xBq3LNIIQ+TvLg4Y+vQxobCPL3xSau+R
wBjh/Azvcz1jVOEv3e1z4gUNTZpdxzB57xmnnjUiuZ3cIi4dBQNMYUuM7mtGDzQuO+L1t/Vnr6oS
xbx6RDZ/8SQ2lCr066uifWMEkv5lqy717eUA+ECKClcS0pSFTQM7objTIqHEFwauoc2BjcEiuug1
FM2A+FZjuMQD2dCEYblKKub7hDxeQ0kpqG2EXgmZBBY1tbCbQQXhNfm9gHox02UPYASNN2u0YekY
z1rleKNR63sfb6kT3yJNA87iQTBJWCOxK+9DvF4VdHHBq5nGbDzoI7Vj+01AG4U1n798ZlY12AY/
VJleQmAbI1Q5dn3heSTzkcBNF81knlTTR1xqlx/KmgACFSPnjOoKDVbN8QOtRIneG3hdxzlRj+5R
b8AiD85Gb6D3/HDXYTB3rojaAQoc5CsetZXsyqAWQqedhq72IO/S/Ljz/QGuCthmmXmBMR163SzZ
3LDXXmPCYKur5Ia/EOpaJ2ztW+cQpRvUqq71tfQGo6WqUY9x4vkuGtHKsqCNyuONsSybNAuB3dGH
TQVc8Tylzdh28S+JzBMq0xf8mXanuwzAjrjvhNvqPs06tNbNUn78R69G0i9M2AFtjWMTTVT2BdBJ
OEhcgLOLhVmqcox+PVtqY+QByNk+K3Uht9k5MFAg0fqtRkjgcwoisWFHEWPIWf6REJEiLSRAaoB3
xBH89dHyAm/mlI3rXKtuDmp27pg0yLe2hmKGsVkLPX0AL9lMz514Fngy1a/I4/MqRUnDM59A1n71
+Nt1fEOlrZAZO1VFKWr1nncHaqTlL+9p067lDQsc7xTEoWw6nygLMH94QT6KXyMKRs+OMlRbbxwk
5bNtuiQwg4ZV+00MDNMOcXCZBrC/vu7SIz2udswcDKB4KXMCfs23rS38rPZD+VLfDQYn+6Rj5RLu
NPp4Y38coAkH36kmiVj/ri5aJrubl2Unv4ia/77lh4kRlXEkerdhfLO/pCCaWgCcYb65hjEGF5Dz
1qj6A8XWyrfz5+xpC04IiI5ETP2KubFke7PkIwcZJTm8Du8DeWQ9EuEJvTktsbOULpoO8mTvvmcG
rulcpcey4O9B3JvO1hke4E/p1oCZNLqbGwEEv3g1K/hYFDWTC0hr9qdbaeggDPoT1VVElMqfET5n
vE8NZ/7HTEHl5fdJdEYJ765banY+WlwIt9MWJEJhYsAdGjWZCm+hPa7zCRLsf6FpOKXVQxg7tuLK
Bx1b5N+cSONMtH06D1WRkxhIwQ+4UbIFj2MsiWr1R1RhupROppW8qnXugAZv6c0QJ99fHBGkd/Cl
bcMK/XwQHKLg2ijcfuKyaQ0RYkCZ6Vg6TUvAhATTbfCRr5Eh4PmyNu4XmDeScEjaPH4zTKyf9U1B
Tj1EpMdXzLAP8r3GZJZbiYCfIYiKmGP8UBoIthoDKW/NhB5AYX+SOYUWz3B7aEcjnQpp8VxxcfkE
rgzfSeTc2gQ1Y04oAkqTHMQ+bdvDU/rfC+anHzFkm8LzG2+C6+Z/hwFvQt9tQM9avI2mvbH5bAaJ
yQzUMPss5RuOJbFoBSWmw7qIBLo8n0A+Y0bL8DqA5iAA2vFb6JtjD0+22LkBwwuHKegRMuh+b2in
Kfib38BimnM0KGDtn3iSWvbjkpRcehUiXkI/wMBi5Jj4mVY8OG+zNRJuRxVt2J68lu7xh3yJba1F
x+Q23g15EPKqFxG25FNc/3kQhH2iN7PKyO07XE8PsvOAYLK6LoCznPzy+3olvjIQJNvPnbnGpUgH
qUy+OGTM9pUC/vGCqhunxJNErP7hfnpVvPHMHbqMyZqwGFIwdhBCmnbUMDn8G1y2BnDlaZImRCu+
cvDNvx6wMIa67vrxhSInvbaC6P6vZLDQ0BKZcrcOxouRCKdfrEvZpiGO0oT1uJUa1ASYcgDuzAf6
2u01JqtCNF45qTXxv87glIVg5o51uMIssktlH7JZKxc/lxavUyghb5QyrdEZ6W0XXfXIWurmSPpI
/nf/psEauOso8KdazRcje45cgLCMytzHIJ8i1kYP2bCeFhMmjSjscjIpaqmoaMBbk9ndeGSIKqZs
8+I01qBzFil4sQvyZG91QL9HGuduSyVhpOu6QEZ8RSEliBWFarLUQKpGG18K5SzZhIU1297M2buS
vjF7bL5LcOXE7P48mV0KUMtl+dVNR+bCupdUf7w5P6e52ZbIYNP/XMjupLYgm3qekQqUoLuFbK/D
tW8Ur+CoEL2zEpVd24lqe9jEXyO+9PmMsm3o5kau5NkNdFSn/nju5Z0tl51L0n2rRhwU8lFd/Hy2
VuihD3PM7+F1LQEKRGClQRMke6Tawmm3YTpSJg2TKRLPxRsP10ZAYvwuB0kdcE9xX60t6nz2RyPP
s4BztaYmKKKYcaEeuV0YgwmiEvxIXXHgPARH8eqhjYYQYnXayLPReYRlnofRVGuFP8Nsk15roVHy
8QSL4Jc/OMIXXJwdHAU41KaPv7FNcYVDvlFJqbrySk9aCugg0JfYDKQJo2FuXTqnuU+Lmy+cby3r
nujSaooMsTqMfC5xed/9YXc2RgLf8Mq2zTY6La3Ux1+E9aH02YEqyDsCWzvCbJ+tR853iqlcxE+Z
vo+O5Pgqc/GuXkcR6H98YiOQM7WP7bnvZuILnWJPznG/WOE8gPm8SoOTsj74vmYoIB57Gx1DPs2b
QTwWpnkDtTcmJuT648MT2xVv+PWFV4fwTk1YOozE2sK5NyfFHEg5OhYkxNDzReFZZJgZEQ1mPnTB
+USTkcybH03XMxESxnDPYdXO/GO1LzBDqk0gUsVCy1cbQXe5+StaqDut/LBcahyBGVi6G3MCw0zH
QuNchNEkf0SF2fgCQMgeZvGfr5fYXvIS0h7UzaYqEQGiOMCBO1n6atogpYv3roWRG0TQK8yiGbXj
bNshp97VUmDNha2BBbrgm8esW53J1/ya8AC1gzy5CvugG8p16XDlcih1GLfDh1GkifK6TdKdOko3
1Byb6R0UBrS3k9XNqa44MMZgFaiHTMbqaxlffo/fdT3+0vW05caW3pbC4dvrE0zPjsFBqoaMMKZj
5l5JdWkeO85A8a854b4lWDiv032bQ6fPu2QFch4zjPyty77TsWwWN+6UKRq5Dq+JJU4rs1PHEAxx
VUCnUdZS/eirkZUE4SmR7LIE53UOqL5YaQuOLaGdO86SPpG57OPYMsppih5DPAZ+L/zkCv/Ca/pG
ut83dmM4Y+hBnnY1zu1YvJWGqJdkWK0hSFEuCiMSDHaUhsfv1WILJJjD5Znu5URP21JzdLOG9U1U
LKr1WWjD7xj1lShTDKL0AKUBdtRTz/2tzqx59ebq70azRUUhdhClaEWNf/9FsN+RJx3si6C7vxfL
dLv+zhWRkTPfzLoQOVH2CZWcuVf2E/9aMkUnBdZG/FdBGoKpXwr+EWKKN1NbF3AWZ4Z6fugZJGYR
2r27XR8m5g/aSjZYvYijaEadLFZx3KScIiICQvsGeHLJO8zt89B0eM/EPeFYoalhv54WS/j7mjbP
2Ew+i+6ek8rtSv0+uG/G8G8pMe/qFR7eLDPdVVjDhNnWqD7IoENrs+x8loZ82zPTzxRNmeXGtmiF
9rg8Fdu2dXGlGK3CnYAbSa3PJz3DUQ4Z100UCuFc9g9WYx8VE69CJNJdP1/tqyjdRB2gwPaSyTAR
8zVgz8YPIt2QhPk4iE/VM4S7kBxdgTbLzkXkNRthycHGYtzguZXEO0xV6vWOofRQeghR8V8cPuv5
tY5fkOp1K1lXyMmyBBgMRjP72r1i0xWT30MZlSn28tIr3ORcAojDbs60xLF5H8rsTiAJwOBl0836
LOuy+h0jPumOd9GvDBjaeMx6Q73MfQaVQy40TvyIhQkCFFpNk14eaZuTx7FzIDWUTQpNVEt4ht0p
3GbpqgQvwrbXr3sEMewfi2FmiwX2RGRh99bQSfcDLVDloTEkGdyqwnJ6RF+dRAZZmo4N4s4BjTpF
aCpYPbhNgfyqojV3b2FWd2hDEqJYdDeMB0EfTZcdCsWF+MTpcmL5q6H4EWrPd9gggKS0S8vjOKoF
hparkgGM8iwSL5YB4zjAGdfjgJ3GS/oG46CcCofGeXkwasiRrdkwvAGJ+5xFjSXGAmNO2RQIgpcQ
TWy4DX/2JYtuCpcQxY6dzKDqNy7oOUNBDKzeIgEfTNgImjtFe18iisD8lyPmme1TV2OOrEtvf2Y0
91GxGQwmZOYBdp9sHdcfad/UXcehNFXTY91MMCI92O8rzgCdtws8Wh4UPkNfGyD3lVnu
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_1_mult_gen_v12_0_13 is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B : in STD_LOGIC_VECTOR ( 19 downto 0 );
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    P : out STD_LOGIC_VECTOR ( 51 downto 0 );
    PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of centroid_1_mult_gen_v12_0_13 : entity is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of centroid_1_mult_gen_v12_0_13 : entity is 32;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of centroid_1_mult_gen_v12_0_13 : entity is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of centroid_1_mult_gen_v12_0_13 : entity is "10000001";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of centroid_1_mult_gen_v12_0_13 : entity is 20;
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of centroid_1_mult_gen_v12_0_13 : entity is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of centroid_1_mult_gen_v12_0_13 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of centroid_1_mult_gen_v12_0_13 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of centroid_1_mult_gen_v12_0_13 : entity is 0;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of centroid_1_mult_gen_v12_0_13 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of centroid_1_mult_gen_v12_0_13 : entity is 4;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of centroid_1_mult_gen_v12_0_13 : entity is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of centroid_1_mult_gen_v12_0_13 : entity is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of centroid_1_mult_gen_v12_0_13 : entity is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of centroid_1_mult_gen_v12_0_13 : entity is 51;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of centroid_1_mult_gen_v12_0_13 : entity is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of centroid_1_mult_gen_v12_0_13 : entity is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of centroid_1_mult_gen_v12_0_13 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of centroid_1_mult_gen_v12_0_13 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of centroid_1_mult_gen_v12_0_13 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of centroid_1_mult_gen_v12_0_13 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_1_mult_gen_v12_0_13 : entity is "mult_gen_v12_0_13";
end centroid_1_mult_gen_v12_0_13;

architecture STRUCTURE of centroid_1_mult_gen_v12_0_13 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_A_TYPE of i_mult : label is 1;
  attribute C_A_WIDTH of i_mult : label is 32;
  attribute C_B_TYPE of i_mult : label is 1;
  attribute C_B_VALUE of i_mult : label is "10000001";
  attribute C_B_WIDTH of i_mult : label is 20;
  attribute C_CCM_IMP of i_mult : label is 0;
  attribute C_CE_OVERRIDES_SCLR of i_mult : label is 0;
  attribute C_HAS_CE of i_mult : label is 0;
  attribute C_HAS_SCLR of i_mult : label is 0;
  attribute C_HAS_ZERO_DETECT of i_mult : label is 0;
  attribute C_LATENCY of i_mult : label is 4;
  attribute C_MODEL_TYPE of i_mult : label is 0;
  attribute C_MULT_TYPE of i_mult : label is 1;
  attribute C_OPTIMIZE_GOAL of i_mult : label is 1;
  attribute C_OUT_HIGH of i_mult : label is 51;
  attribute C_OUT_LOW of i_mult : label is 0;
  attribute C_ROUND_OUTPUT of i_mult : label is 0;
  attribute C_ROUND_PT of i_mult : label is 0;
  attribute C_VERBOSITY of i_mult : label is 0;
  attribute C_XDEVICEFAMILY of i_mult : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_mult : label is "yes";
begin
  PCASC(47) <= \<const0>\;
  PCASC(46) <= \<const0>\;
  PCASC(45) <= \<const0>\;
  PCASC(44) <= \<const0>\;
  PCASC(43) <= \<const0>\;
  PCASC(42) <= \<const0>\;
  PCASC(41) <= \<const0>\;
  PCASC(40) <= \<const0>\;
  PCASC(39) <= \<const0>\;
  PCASC(38) <= \<const0>\;
  PCASC(37) <= \<const0>\;
  PCASC(36) <= \<const0>\;
  PCASC(35) <= \<const0>\;
  PCASC(34) <= \<const0>\;
  PCASC(33) <= \<const0>\;
  PCASC(32) <= \<const0>\;
  PCASC(31) <= \<const0>\;
  PCASC(30) <= \<const0>\;
  PCASC(29) <= \<const0>\;
  PCASC(28) <= \<const0>\;
  PCASC(27) <= \<const0>\;
  PCASC(26) <= \<const0>\;
  PCASC(25) <= \<const0>\;
  PCASC(24) <= \<const0>\;
  PCASC(23) <= \<const0>\;
  PCASC(22) <= \<const0>\;
  PCASC(21) <= \<const0>\;
  PCASC(20) <= \<const0>\;
  PCASC(19) <= \<const0>\;
  PCASC(18) <= \<const0>\;
  PCASC(17) <= \<const0>\;
  PCASC(16) <= \<const0>\;
  PCASC(15) <= \<const0>\;
  PCASC(14) <= \<const0>\;
  PCASC(13) <= \<const0>\;
  PCASC(12) <= \<const0>\;
  PCASC(11) <= \<const0>\;
  PCASC(10) <= \<const0>\;
  PCASC(9) <= \<const0>\;
  PCASC(8) <= \<const0>\;
  PCASC(7) <= \<const0>\;
  PCASC(6) <= \<const0>\;
  PCASC(5) <= \<const0>\;
  PCASC(4) <= \<const0>\;
  PCASC(3) <= \<const0>\;
  PCASC(2) <= \<const0>\;
  PCASC(1) <= \<const0>\;
  PCASC(0) <= \<const0>\;
  ZERO_DETECT(1) <= \<const0>\;
  ZERO_DETECT(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_mult: entity work.centroid_1_mult_gen_v12_0_13_viv
     port map (
      A(31 downto 0) => A(31 downto 0),
      B(19 downto 0) => B(19 downto 0),
      CE => '0',
      CLK => CLK,
      P(51 downto 0) => P(51 downto 0),
      PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0),
      SCLR => '0',
      ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \centroid_1_mult_gen_v12_0_13__1\ is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B : in STD_LOGIC_VECTOR ( 19 downto 0 );
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    P : out STD_LOGIC_VECTOR ( 51 downto 0 );
    PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \centroid_1_mult_gen_v12_0_13__1\ : entity is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \centroid_1_mult_gen_v12_0_13__1\ : entity is 32;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \centroid_1_mult_gen_v12_0_13__1\ : entity is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of \centroid_1_mult_gen_v12_0_13__1\ : entity is "10000001";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \centroid_1_mult_gen_v12_0_13__1\ : entity is 20;
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of \centroid_1_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \centroid_1_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \centroid_1_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \centroid_1_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of \centroid_1_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of \centroid_1_mult_gen_v12_0_13__1\ : entity is 4;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of \centroid_1_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of \centroid_1_mult_gen_v12_0_13__1\ : entity is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of \centroid_1_mult_gen_v12_0_13__1\ : entity is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of \centroid_1_mult_gen_v12_0_13__1\ : entity is 51;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of \centroid_1_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of \centroid_1_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of \centroid_1_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \centroid_1_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \centroid_1_mult_gen_v12_0_13__1\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \centroid_1_mult_gen_v12_0_13__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \centroid_1_mult_gen_v12_0_13__1\ : entity is "mult_gen_v12_0_13";
end \centroid_1_mult_gen_v12_0_13__1\;

architecture STRUCTURE of \centroid_1_mult_gen_v12_0_13__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_A_TYPE of i_mult : label is 1;
  attribute C_A_WIDTH of i_mult : label is 32;
  attribute C_B_TYPE of i_mult : label is 1;
  attribute C_B_VALUE of i_mult : label is "10000001";
  attribute C_B_WIDTH of i_mult : label is 20;
  attribute C_CCM_IMP of i_mult : label is 0;
  attribute C_CE_OVERRIDES_SCLR of i_mult : label is 0;
  attribute C_HAS_CE of i_mult : label is 0;
  attribute C_HAS_SCLR of i_mult : label is 0;
  attribute C_HAS_ZERO_DETECT of i_mult : label is 0;
  attribute C_LATENCY of i_mult : label is 4;
  attribute C_MODEL_TYPE of i_mult : label is 0;
  attribute C_MULT_TYPE of i_mult : label is 1;
  attribute C_OPTIMIZE_GOAL of i_mult : label is 1;
  attribute C_OUT_HIGH of i_mult : label is 51;
  attribute C_OUT_LOW of i_mult : label is 0;
  attribute C_ROUND_OUTPUT of i_mult : label is 0;
  attribute C_ROUND_PT of i_mult : label is 0;
  attribute C_VERBOSITY of i_mult : label is 0;
  attribute C_XDEVICEFAMILY of i_mult : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_mult : label is "yes";
begin
  PCASC(47) <= \<const0>\;
  PCASC(46) <= \<const0>\;
  PCASC(45) <= \<const0>\;
  PCASC(44) <= \<const0>\;
  PCASC(43) <= \<const0>\;
  PCASC(42) <= \<const0>\;
  PCASC(41) <= \<const0>\;
  PCASC(40) <= \<const0>\;
  PCASC(39) <= \<const0>\;
  PCASC(38) <= \<const0>\;
  PCASC(37) <= \<const0>\;
  PCASC(36) <= \<const0>\;
  PCASC(35) <= \<const0>\;
  PCASC(34) <= \<const0>\;
  PCASC(33) <= \<const0>\;
  PCASC(32) <= \<const0>\;
  PCASC(31) <= \<const0>\;
  PCASC(30) <= \<const0>\;
  PCASC(29) <= \<const0>\;
  PCASC(28) <= \<const0>\;
  PCASC(27) <= \<const0>\;
  PCASC(26) <= \<const0>\;
  PCASC(25) <= \<const0>\;
  PCASC(24) <= \<const0>\;
  PCASC(23) <= \<const0>\;
  PCASC(22) <= \<const0>\;
  PCASC(21) <= \<const0>\;
  PCASC(20) <= \<const0>\;
  PCASC(19) <= \<const0>\;
  PCASC(18) <= \<const0>\;
  PCASC(17) <= \<const0>\;
  PCASC(16) <= \<const0>\;
  PCASC(15) <= \<const0>\;
  PCASC(14) <= \<const0>\;
  PCASC(13) <= \<const0>\;
  PCASC(12) <= \<const0>\;
  PCASC(11) <= \<const0>\;
  PCASC(10) <= \<const0>\;
  PCASC(9) <= \<const0>\;
  PCASC(8) <= \<const0>\;
  PCASC(7) <= \<const0>\;
  PCASC(6) <= \<const0>\;
  PCASC(5) <= \<const0>\;
  PCASC(4) <= \<const0>\;
  PCASC(3) <= \<const0>\;
  PCASC(2) <= \<const0>\;
  PCASC(1) <= \<const0>\;
  PCASC(0) <= \<const0>\;
  ZERO_DETECT(1) <= \<const0>\;
  ZERO_DETECT(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_mult: entity work.\centroid_1_mult_gen_v12_0_13_viv__1\
     port map (
      A(31 downto 0) => A(31 downto 0),
      B(19 downto 0) => B(19 downto 0),
      CE => '0',
      CLK => CLK,
      P(51 downto 0) => P(51 downto 0),
      PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0),
      SCLR => '0',
      ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
f8E1sXc0xBIeqHphsf3cJY5HaoqTo23wWTvYAfbq4PbGdbf3pqoeH8B1bRDMtDfh3GXrexdYE2Jc
EQxuqO6SCg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
fRnF0s12nUC0Gu6ChqHa/q6b3kXe9Zy6M5DN1s53pMTcSkIHtk32R58ORE12IDaldqDbAdDvUwUV
PJnl+TlelcGuxtNawLmi+AcxA9xyAhXaym4nKcttp+iKxsxnA/7ruLlE5JQMdlvfUlJjL8J78Ltw
Dbkmmjg1UE1W0udDJf8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mKxWBrU1YD5SxJA22o73EIfW8cmwKPdGdpNQt4NQClabAHu62zqZp0g+65Hy7wELci9s9oZCCrre
boHC3fwmxTgOtpvVfYyU9JNY5LfRdTp9TQdjV6TehSALBM6a5XCgF3diWI1k1Lk8NbI9up8iRRNr
+Rqs5xj4YOkGU0el+w75KHqwVDSm5g9S6ds9eMF7tc/R4UAzlgn552ZYsCIzUVnAGCHaDgm5K7be
3EkxIa4SPR45ZLF+pWAMfz5CLlx0FDdglZ3T91hPs9/qQnGh94TaTaHmXsD9dqSiVqxldt8Gtzrg
vDdIz0FRIoh+YtrFaX/AdIIBZ7md2/bMa8Bq4w==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
oXy7169cPnrbCEF3oCShbXU4LCwsYzExef33f+pdex2KbYfq/4pckJ4ZeTLlag04HrvP3po8oOjW
plx+T05BG/wDyhKDM3j4a0nrizBlZf5D6mkZvNewx3zveTc3o0BQP/R+YJcBHyV/8R6CIqtwRhHJ
Q+22ne26AII78s5AW6BVF+u05ltLDvQXtCClhW4n1pzO6rgzL6JKraeDyHk5nkENVEgWphlaZKBL
EV5mhU1WphRC8oBaR9jXXUN25A8gPmebpJLzyGSTntDkThQa5JqcgRRLpHm75bfWZU2+ctT7Lh9D
3zYEyXKSA/B48KYxMyPa3Mtxsl7PGGxqJ+jpmA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
njXCaxI0ZrpeIsJHqmtppC+QoqLQTzoDBsaZJ1D90spl40rA2llUnGjjl1Tr0zYYMFK1f6TXs9q9
jNnMcWtkurdq+CZ7qRsXQ0yZWWV4SMqMyNoHCy2m21EIZxZRHnwHnm1cxBSDnUguhG7pjskygO/K
498ROj8T/Ke23+MxU3YFhNRQIfSWDDTwvu5+npW0Mhj6iz6wwh5ecCM5HS/95A9eAHG6m08r+/VH
ChLqbKbzzc3h1OVq1spLfmzhP5pqK+Pq699udky8u/zY7JV1Hdlkl/Gdy8N+Z7vDBreCXzp1mhhG
zhl3ioStjU2GilhQk7ZPB1qs/DFUrmMzwKtrvQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
GJ5ELBTtiadRfLFYB1aBdbztJOGHP78n1I+Uj1MupFPJ0BSYP5JpWvJJu3pldWRvlrz8txpdJIQV
PNCrJmBDGQX+Jpg8FC9Fq9B5JqyfNSH1OTnLLuwO6eYgwexOT0UjcdwORX684j/i8FwskmXw18bq
4xDDPQwI3F3vyVOmV2E=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Sdms76Ale0JabjyT85uTFeFMThBxiSia9DPxOzJkQVFYDIxOn8H98YhyBy0+5NAWvuJgNUpwI9m4
G6vKW89pJgi1ULDyl+OZLHycgRlL05iKGZAOS/btTrNysliu3nbSmw8d15ZW6uJhOn59tYh11+Pc
/9vAQu+Xzux77/rjrOyCNWwEnTUaRR8HMztLSYaiPiU1aIbWyYyxTQvoYpnptlaz1umjCRc/rAsT
rurSnD9yhTNEfGxEc28HOpfRlQvrz3cu2Oqcmx19C5VomT6sD+Kbxrrl9everazsgimolYSLXM3C
hNCpDDPdDunhjCMlHMgIzwVQR84soZ41TkZZuQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XhwtpK7BvuG/jlUh8y95UyBl6nmf8vd7aP0/KDw/U+leuB3UsoEKcSNA8SkB6rCcVIb5VTy/UyXs
E1ZTyEDpQGSYY9DEeTeeYkdAQRLgNXnmzcCETZof4pzCKfrbvap2ZF/LwuRxhwZ3YHIj7vmYkdL9
HhOorFMqpsXOEgDgnsFsVJCRfVD42Vlzl/Xsn71ogglqgXOiyjywBOqDsMAg9OKO0dJBsu3vxLnK
8NkxYj/fhMbOuFqFYl4KlZzFa5QMGDqzKo4CciYsKwht1lKHM38J6+p5s9MU3WwmAANH1hE2mjB2
Jsn76n6P5xyu+lyTYtREwwiVJBYFg078IAZtjQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
wy9UN3cwbBQoRO9uXa1CbNWCQgRXVx766e36ft5Xv5LBdArY9FA+NyDDDquX6A5zSDketHh9hmII
ZuiztIV4eOvhPBNbrxSguG8wjDZ4mNM4KN5ypbtjpqy+Um+Y6DAs+VjNL+vNMQNU8FgVxqS0MrhN
H+DQljF0L2blmCvPmqHVFj9iJ2xt1ML2nwTejHsH3sh9ZYUu83ceyxldlIi/yA2eYU+hD5v07lyW
IIBTacXUpKsHznAEmb3/RGzyQ+j0sODiBNL5aJvm2h3P0F65q5MA/5o6JTUMx5EjQ5ElmmGp5+0M
M2fi8AIPRNVdIYSHYCZH3Ms7Ubdph5OvIe9opw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1744)
`protect data_block
n16kExv8kL3dhhFIcakREaLoieSntqGc4Smvj/xXlCKMAFjFJhBupjY0IJAG28mpcLijuU7uFyhx
PybUw2zOTdDxyN4ASsHCWjs/1MH6J+rW3gjaEooUPdggySPrDXb/4jJ6HOenjwGWm8wQHR0SPaHJ
BbuiwRnN+0fA3fyzMyFr4hHiEQNngl6JFMmNFuP8rer9+3b5bIuIazP2jsCKD4AuEtNFPc+MM9wR
cZWiOnvFNk5hR6M0Z+9NMlyI3LoLQKwV2I/ofkFKKj0vbGM/5XgLyNzfzy35/aDO9T+p3PPMqCoR
SpyC6J0afgT9/iulBN4n2hqzHAEgcQqPffLoW9346RrrcQje8ahtE6Vo7FUOrszD81p+OCujjefI
yL/f1O8x5bfu63nu3LtxKChf0BcpOk3kNc2HCt+qYeTF+Xd1AZb+d6DVlLWqG4Pj7bw3RzBFrxiE
L7X4f9NaL7uomCy1INu2pUh1njeIxoDD7cTiwNbrGxF9nYZ9zqVEiPzGcLs5tV8PLMU6iQ8Od8+q
gFgofP/aSEpwLmJbSA4zWZEqEEe1ctqFZIGwmJZLNTHF9kSF939XIqxRiioN/gowX9kNetIff5vQ
C97y4KsvYQ1un6UJ76VjmDK1R6upHBx1Vg1Hh6PJgb3uLo/Rl5dgLHOb+oM5plSrchZwgBEWVq9f
2Zq2uw7t1qZUzgpjh4un/xr02f0VSEDHizpW9sstf7RpjJNCP8lnnsCNyTAu3dEG7luCfuNUh7IJ
J24/MVSaJUy+Jn57qVA4WAHFoFonOCd+aKQSDb46toCL14VFHpWzTtn7sglgAw+2Iaf4zRuK0xpu
joUl5eInfSfTyh3g/27no22aIttEhlE9GJl9U317zRhj63zIVoOa7tMMjsNJX6GXkF0eVUgkWgad
s1+xjLI3Pw0aviO8iaWL/nDD9qsDblndWNrad489pq6UA8ZpQNjBt1Qt0h+QSBfG9fRsnjdmi/dB
EwniBeFpjUy65iKHW8MasTQStJ7VGwdtLPFDod/vW8+zY1CzExyOwBh+z8YRnBXLl5pVf5kUTqmv
8vIbjZJtNCVvXWA/CGBbBQIAuXO8Lu5xVrnuA8w4nSa0LS+AR0sCskxD7G/5Vhts7xkck9DGrWnX
zQc8KfvbPwU2cIfEaqJZMDcQU10tOJOwX7IqvDYSkAoi+TFO8Rp+3UGR3SqqwO4pTvbx90ZGPPsm
nwmpx3tb7s4cP9svB6gISEZBTWxQeGN3rcixPl8hfedfbTYVewDx4PFIwjfo/EQFIYTZhyQL/Ic1
61JOAtRCuXMeKFh/DgXEiPXWwwEckYWL9NVXqPhd4TglQ2sL/GIYtCQ6T09F22/pPBWp+KIRZJCD
Hq2Rg5YA2vbxuMPLQrdbQ6M0N40QBWYni298bEr7XTjeqBEFy8y7+j9zS8+NiBwhNuuvJiA1HMFJ
jGnWX5hh6+o2GI1dRvLg+yTE5OCqHM25YvR8N8fbunBrRJXBtSeAvdPHW36wxjhVr0MwDeVSOgSO
QUqBFKjpTka8I9OFn2jHMd9Pb1AYrtfTB3T1jQFUIHeIoy9lovF5bLRHY+W7BLNc7aGZX/Zd3loK
n1x2J/zo96w3xro6LisgDEdp9CqbsDxQ8OzplOajHmLLRMQA0sQTP8ucLkq1AqeVliip5N6JXZMK
5iJu9XytaWYVfhHbYBBTPaMhcTxXcmsgpaaA+8S7NbRULTwQ8VTHtlpCVIHED873Mdg5ga0AD4nP
y2Wux8yo+Nrz7ddXlbcyU56vWiajz83n6dJTThA/YrPtD7hEsXoHkF8HpqlcvXBSs94Qk1vFI1jm
GyZlybZk0kX5UoerqdSRl66aU+HsfBYzneIV/z9U4AfsjComRP5+NPnLHoQYWjBYvhppEivviAJ2
4Z+GsZs7ABeKfF882PUTQEmOiJsy68rc/VLwlh7NY0i+o/hpyFDV3aenplBIxmilN+6UgJEb120/
KMVcqeBzr27vlFQCLPFgE23hn4OAwvVMpa4G5F3KQIlnKwBfhDHLFG875dCcOqaXCXUKCMm6n2ng
6vI5FFEKpPtxaFp7GCDYqRemLu4TJ4W0O1oEb3aA377lTbqK/cgWESSrYLTfW/RQcCTEZz27WWsx
5Q63dtfqSjFdcMiraeyS6X1lPPL7bRt6C+g1HZPE0wTGDQpj18Mn4LlbEbbze6hi6mqfaRYTqLA1
X1Ga5Lc5I1ZzEoLYejS4/lHMjlnqGIC0Dtt3MQSb3+afO3UXEiX2tt9flaxXdPL9EWBdCX+1NZzY
IwFMeJdB4CwNux6cJ+DnGU7XWrhOp+0HlrffEN6534gVKA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_1_mult_32_20_lm is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sar_reg[25]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \dividend_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_1_mult_32_20_lm : entity is "mult_32_20_lm";
end centroid_1_mult_32_20_lm;

architecture STRUCTURE of centroid_1_mult_32_20_lm is
  signal mul_res : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of U0 : label is "10000001";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 20;
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of U0 : label is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 4;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of U0 : label is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of U0 : label is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 51;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of U0 : label is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.centroid_1_mult_gen_v12_0_13
     port map (
      A(31 downto 0) => A(31 downto 0),
      B(19 downto 0) => Q(19 downto 0),
      CE => '1',
      CLK => clk,
      P(51 downto 0) => mul_res(51 downto 0),
      PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0),
      SCLR => '0',
      ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
\sar1_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(15),
      I1 => \dividend_reg_reg[31]\(15),
      I2 => mul_res(14),
      I3 => \dividend_reg_reg[31]\(14),
      O => \sar_reg[25]\(3)
    );
\sar1_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(13),
      I1 => \dividend_reg_reg[31]\(13),
      I2 => mul_res(12),
      I3 => \dividend_reg_reg[31]\(12),
      O => \sar_reg[25]\(2)
    );
\sar1_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(11),
      I1 => \dividend_reg_reg[31]\(11),
      I2 => mul_res(10),
      I3 => \dividend_reg_reg[31]\(10),
      O => \sar_reg[25]\(1)
    );
\sar1_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(9),
      I1 => \dividend_reg_reg[31]\(9),
      I2 => mul_res(8),
      I3 => \dividend_reg_reg[31]\(8),
      O => \sar_reg[25]\(0)
    );
\sar1_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(15),
      I1 => mul_res(15),
      I2 => \dividend_reg_reg[31]\(14),
      I3 => mul_res(14),
      O => \sar_reg[25]_0\(3)
    );
\sar1_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(13),
      I1 => mul_res(13),
      I2 => \dividend_reg_reg[31]\(12),
      I3 => mul_res(12),
      O => \sar_reg[25]_0\(2)
    );
\sar1_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(11),
      I1 => mul_res(11),
      I2 => \dividend_reg_reg[31]\(10),
      I3 => mul_res(10),
      O => \sar_reg[25]_0\(1)
    );
\sar1_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(9),
      I1 => mul_res(9),
      I2 => \dividend_reg_reg[31]\(8),
      I3 => mul_res(8),
      O => \sar_reg[25]_0\(0)
    );
\sar1_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(23),
      I1 => \dividend_reg_reg[31]\(23),
      I2 => mul_res(22),
      I3 => \dividend_reg_reg[31]\(22),
      O => \sar_reg[25]_1\(3)
    );
\sar1_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(21),
      I1 => \dividend_reg_reg[31]\(21),
      I2 => mul_res(20),
      I3 => \dividend_reg_reg[31]\(20),
      O => \sar_reg[25]_1\(2)
    );
\sar1_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(19),
      I1 => \dividend_reg_reg[31]\(19),
      I2 => mul_res(18),
      I3 => \dividend_reg_reg[31]\(18),
      O => \sar_reg[25]_1\(1)
    );
\sar1_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(17),
      I1 => \dividend_reg_reg[31]\(17),
      I2 => mul_res(16),
      I3 => \dividend_reg_reg[31]\(16),
      O => \sar_reg[25]_1\(0)
    );
\sar1_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(23),
      I1 => mul_res(23),
      I2 => \dividend_reg_reg[31]\(22),
      I3 => mul_res(22),
      O => \sar_reg[25]_2\(3)
    );
\sar1_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(21),
      I1 => mul_res(21),
      I2 => \dividend_reg_reg[31]\(20),
      I3 => mul_res(20),
      O => \sar_reg[25]_2\(2)
    );
\sar1_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(19),
      I1 => mul_res(19),
      I2 => \dividend_reg_reg[31]\(18),
      I3 => mul_res(18),
      O => \sar_reg[25]_2\(1)
    );
\sar1_carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(17),
      I1 => mul_res(17),
      I2 => \dividend_reg_reg[31]\(16),
      I3 => mul_res(16),
      O => \sar_reg[25]_2\(0)
    );
\sar1_carry__2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(31),
      I1 => \dividend_reg_reg[31]\(31),
      I2 => mul_res(30),
      I3 => \dividend_reg_reg[31]\(30),
      O => \sar_reg[25]_3\(3)
    );
\sar1_carry__2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(29),
      I1 => \dividend_reg_reg[31]\(29),
      I2 => mul_res(28),
      I3 => \dividend_reg_reg[31]\(28),
      O => \sar_reg[25]_3\(2)
    );
\sar1_carry__2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(27),
      I1 => \dividend_reg_reg[31]\(27),
      I2 => mul_res(26),
      I3 => \dividend_reg_reg[31]\(26),
      O => \sar_reg[25]_3\(1)
    );
\sar1_carry__2_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(25),
      I1 => \dividend_reg_reg[31]\(25),
      I2 => mul_res(24),
      I3 => \dividend_reg_reg[31]\(24),
      O => \sar_reg[25]_3\(0)
    );
\sar1_carry__2_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(31),
      I1 => mul_res(31),
      I2 => \dividend_reg_reg[31]\(30),
      I3 => mul_res(30),
      O => \sar_reg[25]_4\(3)
    );
\sar1_carry__2_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(29),
      I1 => mul_res(29),
      I2 => \dividend_reg_reg[31]\(28),
      I3 => mul_res(28),
      O => \sar_reg[25]_4\(2)
    );
\sar1_carry__2_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(27),
      I1 => mul_res(27),
      I2 => \dividend_reg_reg[31]\(26),
      I3 => mul_res(26),
      O => \sar_reg[25]_4\(1)
    );
\sar1_carry__2_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(25),
      I1 => mul_res(25),
      I2 => \dividend_reg_reg[31]\(24),
      I3 => mul_res(24),
      O => \sar_reg[25]_4\(0)
    );
\sar1_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(38),
      I1 => mul_res(39),
      O => \sar_reg[25]_5\(3)
    );
\sar1_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(36),
      I1 => mul_res(37),
      O => \sar_reg[25]_5\(2)
    );
\sar1_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(35),
      I1 => mul_res(34),
      O => \sar_reg[25]_5\(1)
    );
\sar1_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(33),
      I1 => mul_res(32),
      O => \sar_reg[25]_5\(0)
    );
\sar1_carry__3_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(39),
      I1 => mul_res(38),
      O => \sar_reg[25]_8\(3)
    );
\sar1_carry__3_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(37),
      I1 => mul_res(36),
      O => \sar_reg[25]_8\(2)
    );
\sar1_carry__3_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(34),
      I1 => mul_res(35),
      O => \sar_reg[25]_8\(1)
    );
\sar1_carry__3_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(32),
      I1 => mul_res(33),
      O => \sar_reg[25]_8\(0)
    );
\sar1_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(46),
      I1 => mul_res(47),
      O => \sar_reg[25]_6\(3)
    );
\sar1_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(44),
      I1 => mul_res(45),
      O => \sar_reg[25]_6\(2)
    );
\sar1_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(42),
      I1 => mul_res(43),
      O => \sar_reg[25]_6\(1)
    );
\sar1_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(40),
      I1 => mul_res(41),
      O => \sar_reg[25]_6\(0)
    );
\sar1_carry__4_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(47),
      I1 => mul_res(46),
      O => \sar_reg[25]_9\(3)
    );
\sar1_carry__4_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(45),
      I1 => mul_res(44),
      O => \sar_reg[25]_9\(2)
    );
\sar1_carry__4_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(43),
      I1 => mul_res(42),
      O => \sar_reg[25]_9\(1)
    );
\sar1_carry__4_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(41),
      I1 => mul_res(40),
      O => \sar_reg[25]_9\(0)
    );
\sar1_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(50),
      I1 => mul_res(51),
      O => \sar_reg[25]_7\(1)
    );
\sar1_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(48),
      I1 => mul_res(49),
      O => \sar_reg[25]_7\(0)
    );
\sar1_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(51),
      I1 => mul_res(50),
      O => \sar_reg[25]_10\(1)
    );
\sar1_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(49),
      I1 => mul_res(48),
      O => \sar_reg[25]_10\(0)
    );
\sar1_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(7),
      I1 => \dividend_reg_reg[31]\(7),
      I2 => mul_res(6),
      I3 => \dividend_reg_reg[31]\(6),
      O => DI(3)
    );
\sar1_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(5),
      I1 => \dividend_reg_reg[31]\(5),
      I2 => mul_res(4),
      I3 => \dividend_reg_reg[31]\(4),
      O => DI(2)
    );
\sar1_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(3),
      I1 => \dividend_reg_reg[31]\(3),
      I2 => mul_res(2),
      I3 => \dividend_reg_reg[31]\(2),
      O => DI(1)
    );
\sar1_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(1),
      I1 => \dividend_reg_reg[31]\(1),
      I2 => mul_res(0),
      I3 => \dividend_reg_reg[31]\(0),
      O => DI(0)
    );
\sar1_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(7),
      I1 => mul_res(7),
      I2 => \dividend_reg_reg[31]\(6),
      I3 => mul_res(6),
      O => S(3)
    );
\sar1_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(5),
      I1 => mul_res(5),
      I2 => \dividend_reg_reg[31]\(4),
      I3 => mul_res(4),
      O => S(2)
    );
\sar1_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(3),
      I1 => mul_res(3),
      I2 => \dividend_reg_reg[31]\(2),
      I3 => mul_res(2),
      O => S(1)
    );
\sar1_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(1),
      I1 => mul_res(1),
      I2 => \dividend_reg_reg[31]\(0),
      I3 => mul_res(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_1_mult_32_20_lm_2 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sar_reg[25]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \dividend_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_1_mult_32_20_lm_2 : entity is "mult_32_20_lm";
end centroid_1_mult_32_20_lm_2;

architecture STRUCTURE of centroid_1_mult_32_20_lm_2 is
  signal mul_res : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of U0 : label is "10000001";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 20;
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of U0 : label is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 4;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of U0 : label is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of U0 : label is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 51;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of U0 : label is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\centroid_1_mult_gen_v12_0_13__1\
     port map (
      A(31 downto 0) => A(31 downto 0),
      B(19 downto 0) => Q(19 downto 0),
      CE => '1',
      CLK => clk,
      P(51 downto 0) => mul_res(51 downto 0),
      PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0),
      SCLR => '0',
      ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
\sar1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(15),
      I1 => \dividend_reg_reg[31]\(15),
      I2 => mul_res(14),
      I3 => \dividend_reg_reg[31]\(14),
      O => \sar_reg[25]\(3)
    );
\sar1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(13),
      I1 => \dividend_reg_reg[31]\(13),
      I2 => mul_res(12),
      I3 => \dividend_reg_reg[31]\(12),
      O => \sar_reg[25]\(2)
    );
\sar1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(11),
      I1 => \dividend_reg_reg[31]\(11),
      I2 => mul_res(10),
      I3 => \dividend_reg_reg[31]\(10),
      O => \sar_reg[25]\(1)
    );
\sar1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(9),
      I1 => \dividend_reg_reg[31]\(9),
      I2 => mul_res(8),
      I3 => \dividend_reg_reg[31]\(8),
      O => \sar_reg[25]\(0)
    );
\sar1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(15),
      I1 => mul_res(15),
      I2 => \dividend_reg_reg[31]\(14),
      I3 => mul_res(14),
      O => \sar_reg[25]_0\(3)
    );
\sar1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(13),
      I1 => mul_res(13),
      I2 => \dividend_reg_reg[31]\(12),
      I3 => mul_res(12),
      O => \sar_reg[25]_0\(2)
    );
\sar1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(11),
      I1 => mul_res(11),
      I2 => \dividend_reg_reg[31]\(10),
      I3 => mul_res(10),
      O => \sar_reg[25]_0\(1)
    );
\sar1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(9),
      I1 => mul_res(9),
      I2 => \dividend_reg_reg[31]\(8),
      I3 => mul_res(8),
      O => \sar_reg[25]_0\(0)
    );
\sar1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(23),
      I1 => \dividend_reg_reg[31]\(23),
      I2 => mul_res(22),
      I3 => \dividend_reg_reg[31]\(22),
      O => \sar_reg[25]_1\(3)
    );
\sar1_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(21),
      I1 => \dividend_reg_reg[31]\(21),
      I2 => mul_res(20),
      I3 => \dividend_reg_reg[31]\(20),
      O => \sar_reg[25]_1\(2)
    );
\sar1_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(19),
      I1 => \dividend_reg_reg[31]\(19),
      I2 => mul_res(18),
      I3 => \dividend_reg_reg[31]\(18),
      O => \sar_reg[25]_1\(1)
    );
\sar1_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(17),
      I1 => \dividend_reg_reg[31]\(17),
      I2 => mul_res(16),
      I3 => \dividend_reg_reg[31]\(16),
      O => \sar_reg[25]_1\(0)
    );
\sar1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(23),
      I1 => mul_res(23),
      I2 => \dividend_reg_reg[31]\(22),
      I3 => mul_res(22),
      O => \sar_reg[25]_2\(3)
    );
\sar1_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(21),
      I1 => mul_res(21),
      I2 => \dividend_reg_reg[31]\(20),
      I3 => mul_res(20),
      O => \sar_reg[25]_2\(2)
    );
\sar1_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(19),
      I1 => mul_res(19),
      I2 => \dividend_reg_reg[31]\(18),
      I3 => mul_res(18),
      O => \sar_reg[25]_2\(1)
    );
\sar1_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(17),
      I1 => mul_res(17),
      I2 => \dividend_reg_reg[31]\(16),
      I3 => mul_res(16),
      O => \sar_reg[25]_2\(0)
    );
\sar1_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(31),
      I1 => \dividend_reg_reg[31]\(31),
      I2 => mul_res(30),
      I3 => \dividend_reg_reg[31]\(30),
      O => \sar_reg[25]_3\(3)
    );
\sar1_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(29),
      I1 => \dividend_reg_reg[31]\(29),
      I2 => mul_res(28),
      I3 => \dividend_reg_reg[31]\(28),
      O => \sar_reg[25]_3\(2)
    );
\sar1_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(27),
      I1 => \dividend_reg_reg[31]\(27),
      I2 => mul_res(26),
      I3 => \dividend_reg_reg[31]\(26),
      O => \sar_reg[25]_3\(1)
    );
\sar1_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(25),
      I1 => \dividend_reg_reg[31]\(25),
      I2 => mul_res(24),
      I3 => \dividend_reg_reg[31]\(24),
      O => \sar_reg[25]_3\(0)
    );
\sar1_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(31),
      I1 => mul_res(31),
      I2 => \dividend_reg_reg[31]\(30),
      I3 => mul_res(30),
      O => \sar_reg[25]_4\(3)
    );
\sar1_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(29),
      I1 => mul_res(29),
      I2 => \dividend_reg_reg[31]\(28),
      I3 => mul_res(28),
      O => \sar_reg[25]_4\(2)
    );
\sar1_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(27),
      I1 => mul_res(27),
      I2 => \dividend_reg_reg[31]\(26),
      I3 => mul_res(26),
      O => \sar_reg[25]_4\(1)
    );
\sar1_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(25),
      I1 => mul_res(25),
      I2 => \dividend_reg_reg[31]\(24),
      I3 => mul_res(24),
      O => \sar_reg[25]_4\(0)
    );
\sar1_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(39),
      I1 => mul_res(38),
      O => \sar_reg[25]_5\(3)
    );
\sar1_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(37),
      I1 => mul_res(36),
      O => \sar_reg[25]_5\(2)
    );
\sar1_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(35),
      I1 => mul_res(34),
      O => \sar_reg[25]_5\(1)
    );
\sar1_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(33),
      I1 => mul_res(32),
      O => \sar_reg[25]_5\(0)
    );
\sar1_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(38),
      I1 => mul_res(39),
      O => \sar_reg[25]_8\(3)
    );
\sar1_carry__3_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(36),
      I1 => mul_res(37),
      O => \sar_reg[25]_8\(2)
    );
\sar1_carry__3_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(34),
      I1 => mul_res(35),
      O => \sar_reg[25]_8\(1)
    );
\sar1_carry__3_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(32),
      I1 => mul_res(33),
      O => \sar_reg[25]_8\(0)
    );
\sar1_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(47),
      I1 => mul_res(46),
      O => \sar_reg[25]_6\(3)
    );
\sar1_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(45),
      I1 => mul_res(44),
      O => \sar_reg[25]_6\(2)
    );
\sar1_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(43),
      I1 => mul_res(42),
      O => \sar_reg[25]_6\(1)
    );
\sar1_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(41),
      I1 => mul_res(40),
      O => \sar_reg[25]_6\(0)
    );
\sar1_carry__4_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(46),
      I1 => mul_res(47),
      O => \sar_reg[25]_9\(3)
    );
\sar1_carry__4_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(44),
      I1 => mul_res(45),
      O => \sar_reg[25]_9\(2)
    );
\sar1_carry__4_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(42),
      I1 => mul_res(43),
      O => \sar_reg[25]_9\(1)
    );
\sar1_carry__4_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(40),
      I1 => mul_res(41),
      O => \sar_reg[25]_9\(0)
    );
\sar1_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(51),
      I1 => mul_res(50),
      O => \sar_reg[25]_7\(1)
    );
\sar1_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(49),
      I1 => mul_res(48),
      O => \sar_reg[25]_7\(0)
    );
\sar1_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(50),
      I1 => mul_res(51),
      O => \sar_reg[25]_10\(1)
    );
\sar1_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(48),
      I1 => mul_res(49),
      O => \sar_reg[25]_10\(0)
    );
sar1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(7),
      I1 => \dividend_reg_reg[31]\(7),
      I2 => mul_res(6),
      I3 => \dividend_reg_reg[31]\(6),
      O => DI(3)
    );
sar1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(5),
      I1 => \dividend_reg_reg[31]\(5),
      I2 => mul_res(4),
      I3 => \dividend_reg_reg[31]\(4),
      O => DI(2)
    );
sar1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(3),
      I1 => \dividend_reg_reg[31]\(3),
      I2 => mul_res(2),
      I3 => \dividend_reg_reg[31]\(2),
      O => DI(1)
    );
sar1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(1),
      I1 => \dividend_reg_reg[31]\(1),
      I2 => mul_res(0),
      I3 => \dividend_reg_reg[31]\(0),
      O => DI(0)
    );
sar1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(7),
      I1 => mul_res(7),
      I2 => \dividend_reg_reg[31]\(6),
      I3 => mul_res(6),
      O => S(3)
    );
sar1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(5),
      I1 => mul_res(5),
      I2 => \dividend_reg_reg[31]\(4),
      I3 => mul_res(4),
      O => S(2)
    );
sar1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(3),
      I1 => mul_res(3),
      I2 => \dividend_reg_reg[31]\(2),
      I3 => mul_res(2),
      O => S(1)
    );
sar1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(1),
      I1 => mul_res(1),
      I2 => \dividend_reg_reg[31]\(0),
      I3 => mul_res(0),
      O => S(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Ugc6FdWL7POZ70z2gd/vtc5vUTk7nmnOc6x6GMUCdUwoDFdT8WnSzjKh5I0Y0m1vniIz2Yp2cAqh
OaEqpXGrhg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FXqM4O8QPotfIimM02hA4j5hZMdmS37+swJBqH+5CsUC4DNKFqjNL9rIKRWsqluRTZsRa8MDaMQ9
jPvlt46L73TR6jBrlzkW28QBwiXeSsIHfXdvFVRQLMopGVaARQ1EGd9/c3iyjwiByAhW1Jt8FinD
dh5clra/xBz77UXR7tE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g34KQoxuMCd6/UoXGNq1LUw6fACbLJJnWrv+t58R3f0TLzJqS0A/IOV3Ebjdnvg47tFGL0h6wEgk
KkJ8kgWctgN3gtX3NaEq0Toar+sxaw/4PPZrhJbqNrlYzpbn41rhMGt4N8P8flFmXPBnlNDzxaiK
CXCLCtRLBsAS6lTX+M7p5jRs/PxImqwJpXL3sWTQ9/FgY5wwqlMcCzAvD75kTe3CBE3nFu/SSpaZ
jzfpkW/4SpbNqu8flTVbEcex8K/HDAhBdWlBU4tdC1lT4rocPLBCSn24Lr3+Zp16EQgWHu3vbK1O
m6RZFhalcb7cRImMxHmCni7Sit3hqjaHYGNssQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
nO6jnd8pbwJfbbg2+95ZO3AVri39Vy7rD5lRj+3/lF84CltWRbtzoUtbhj3ZgpBdioYvcTxGv/i2
8YtJgJDwQkGZm+ewN8eDJrDJvY+jZ3PKD/htPOdIHeirYWvRwzGTlgF9WUelbmOk76/wSMi/zAto
bqrhQOz8dzZ7WRcvgTeX7CXsbfpe6ADgQnVEVq+tb9hzIRP4B0RPAKwN2Tex3z0Mep3oNKQ0SoH8
tBG/IyDtGGYDOgGnnp0kR5vQAW7w4W2OZjMhWVsz2apb1N1PxUQQjRGrB0x4h6RZ2L5Ve9lhM+3U
RqXJ6/P/7ZuTQXiH1fGJhNMUdenwcOfDrZasDA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tUFKsnj0fNStBFWGXviiqLpQAWEhJPNc+y2N668WT4AjUiD6Cfi3MsIoPl3iITeV1NQi+iTF90tk
vvE8RodWQhtaS/b8F+twGWhoCwkNr+s4e9c/uUJjjbM9Gr24C4ej4KKhxPhFNYBy6/eZ3LGaznr6
HLUk5fx8JOSShEoonUHK/qvSZouWlhqK6AzvdFo2fkRAzJHMgFAorMWrkBD55mXFs4t912alyDl/
DfNi0s5x2c+pKbcHCYZNbNjIi4aZsTaqxURHXQRM4slSn1719zZ1oZKGWLz8FM7ZNj+5bqSLWZ3T
iEqvWCzWzhrwP10FIfcytMXWL6XN62+quaWveg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
GD7wPrCfjGn4OXkOOgEMsooysuGTy7fuf/t6s6ed8hI6eVO1wiRiTUr8T6TOFMUPz25Fe3+AjAsj
7GJP9S+ylHE9/t8ljSrYjm+tr2qp0pItUQHlfnzD1HDFjcU2GQx71hUggRP7HSTXoX0ZBtdMxJsx
y5wU7l8PME4Z6+rFfWg=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GQnnfXcKvfJGHibasZeBo9w+cQuQQMi0GLH3uU5kRl81aYoMeX41ttSWKNlAw2smlufudIVWIqr4
1XDM2abRB//KO5mDmKgYJIg/tf9731+Bdr1rCZs9mQF4PIroKcKqQa74O8/Yf0vQN0bHupu7hLbR
dvYSfOCD+cuomPjkVm7OlHAeJENPiNxOo8qROXxOi11ob8PnO+tzX4HuTSNWvZM4owOCdeV+bfJu
P4INquk12odtGIE2qfP62zVbUOWXx/QWHOiIBcwofde7bjvBW8FaJHBlvGXfqWCbzuAJnK5HQnoa
ghV+DzALxr2evIF+0yjPKB26Due69DJlFy4fEg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lYnpvDnrwKP4k1Tnj47xi5W9vZ8iQHqFpbyjxAzoxOjdphJi6ThsUqrqYXkn4czCeEhpT3yavLuq
JwgLyN7IvD1XGUInInuaynB90gIioD/B5YdWZ26Q4IIzmH1CUxmGLX/zUsGTmL9QdHI/QfzCxWjh
gyuHnVz8H4BnVeiAR6GtidqM9uvBlKSb5U8Yurc3Qij9LBbXMbOBYngfgsR0aMm0eMbhOB8zGZ/0
y/ExQAujpbvoNggJc7H9EaIoXKmB95/aV51JhYgSWoBhND4RF59A8lwuddFzEKM5CeL/WYnxuNQw
YO/ICF39FfskyRx026bAC0YLY2mhxYqzShsVLw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a4Kh96Iavkt08PZZpqxM+zEAz45qo1WzFHtxSpZS7olOMU0OFgWB9/OzF8pnmMx2kO6V65PTJfVZ
OhqF4uMqPMupUwg7bD3FyhXyDJVV87CEIgAIPxDYQF7QuOK3XwtY/nyPjDJxp3Tr/8zTcTWh8Kbi
TQ9H8Scwhy/QIoDMW09THXNm1BsCBcm72lT83fyVnKMgSaK0B+M68vV360jHLqbeXPFBLXWy8QB9
Jyp0+08lKyf+WLFXZ48IVpGIFyZjRSEeLG2Xj0hWGfl66G1BcnKVJQDjH4kGsUPnK0aRgs3uHIrV
aPnV7d0eUl4Y29yGgNkLxepGpngUVhL1kc7TSg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 7552)
`protect data_block
BNm8OgcHc1e9X77Veg8jdW6ce39CDmX++wqVafFVLD9Hlo7XjCJI1m7N8ARuqLSgIdOYHSlJlEHW
Lk/YvieQnB9PravkcmT3Q2oBCCAkw8UJ/Q0G/JmrZjzqRcN2aOrtuXIZK9OA2Jcsptuq1Sz4GVWL
yuR2L0kyxdydKNwV71OI9kf8dOesSOkp/FZuMFCmTDmalK7DVX6L01BljvI2ExaXFP0RqYginA0p
xHg9EZrZjR6hbN1fVGOFp0WJgC2I0KtdfKGvdf6wxPOE692fwBOqqZhvuOnfMRgMCSbrv1YCHUFl
jfpzLMtrRVyUAFguX9L6TVccwV1xrfSdVy2WFiVo7Wffj/qaqqjoTmkUvR8hroGrLo7ols5C0Gd8
1r+2H0Q+XSaiTpbLzYfl7JGtMMOEd8jXFvbBjgVW+5WVScHkkHicRXoJhhkYMBiXie92G1RilY59
8rH+FULr7Zsz3tPrBE4KrIlv0OVh6CE4WvqK0V+G6md+3ExTyFTpVQXAq8wAuUdsGQZYe1IHENOT
+6QpEZQjCm3uqq0iGqcOEFLl7jj/ON7swq2EH8DWvt9FQVPM0WKPJ6kNc2Fz1Ol0d0qvYFlwWtty
Y/9DnYojJuyjJHQoP2XXhjdyqR1pdvcQTQXnJRvgm6pGuFcpYDxqnDcK33GIrt7iuUFh8TsVneta
S8AwzfpEz5caCfYSbdrlN1mk+DFdCBojCKgp2v2WWsEP7lWPgzeADZT4pWwlAl/VSUPu4GFihNo1
ziHEuMaL7i3O5TJUDB6YZTV2RzZXKKN17jMKgSbHeazuMkH/jlRv1B75D5P+ThQsAMARcHiKTMRV
FwoTmbOtdTysWlpe411+T3kFh211QpaZY+sSbQ8hHdjU/wt4xHxcdYyvZe0LdtoayRhQskWWxkd8
zSUaYXMbL/Ar+ln/d5zfuzq9bICegyjmkX77NlvbwBDluqyxPsZwAxUli5eX6xPimDaGofI6PX7M
5vjdGEWpy01NmvoBOKir505+vVUCVtFU5fIQajBZ9J89Za7ukIagHqTPA+llKR84uhZpOopVhX6i
FFRjUvjD51PMzcx4VTPZdYsnBRkBnqLQqG73ZDLYLTm3GGYjHf7Q5GdGrAnvRR1VL+ojDnxorh8k
zkCut1YDBGDGKJsWjOOBQoEaUquOn/maq/dcuIT3U7WOslStm8sYWTl+gUReq3Uu1gHy8UflLWaw
N201hy8fkmgepItKzryXbimza3DGMayCSQfZaQWyPRQa5SyWA6xt8UofRaP6OFcn+35JjZJ/7Arn
srTzaoPo4ybSoFLzC+ZvNerqt6Gagh8rcE/bhcmjFNTtCyqZ3TnZYM0WulWX9JY/2cU8z2xOKYzN
cZZUCjRCPhypofQ1t2+8O8lKdbnTnuPigiQgwo/CqPPjWKwudDlaQQ3Ka0Bzit298X93JRn6XRgc
Bg4o6vLbVnKI5dQ7SGbeNYlCbKUHdWYc6Mhab9p24IGhb4oiWs1/BidL1DzzMM/T14bHt3dXlIdV
jsxKOsNmWKtj1mgVXfT/S6wMcWaCvtr/nzAsmjCi1FENKApuN9xxAj5fn3ozcAQfYr8uqBfDLfr/
WP/lDcvy1gMwQ9oTojIw1pvDpnz6tZYsM4lu8oQT/FSDzd8cOR/Yn/i3eFhTYV4cTHsV4oMaDvgv
7qFFJGPgTsND5NiOAkxcsWlRglT+E9TNYv9Uf5yJF3IAlMgcvXlEoKhZsEaRe/WNP59HNFQZvh8U
JxLqR2PoMc6dSqM1KdxN0udwgqBMHj6z+FOwxhmyfb5+nlbizBzk4CHRGqSdsFBAcOIxQyx8S2cc
EI/yImgCbH3dXh/+rrl2dRQsZaFvXjkZRJLx2uh3LOUlPaK/v82yB1DJMoKUaujyE9zGRWLaeg0k
sYaVXdwTwO006UpsVQN5FAXcOfCWLVL+T85axBB92JMemQzuCQwbI4llAn6JnnU1Qvq+qzt1fPYt
ABFyQIaKne5s1kZhYL2tAiNA7MQUhEpdD9pGWMXNobJoHJLFq8nYLSVPQrXSXAdUYaA9VEkaexmJ
Y7WxEw9xxg7zFHheYfuCguAqSuoxIaAQR0+3zPxK2Y9Ek10nE00sxngh1AuqACQkPUwt5Oq4hm44
zZA2R39MeP+KZhfa86hc2nHeUyrLytNU5W8/VFxkLZSn4YesIOKm5IRan8ASc9IOUNzfqC9J+VoH
yDBq4a8ijE2Z9sN+iLgzfIb+7r3g/acvXumOWPVf2KvCo06ooEFkYOtjxy2TTJ0Lot04vKrwBwmf
MJwu6hHQcEDEfomZpb3AHvb3W/58tV7mD9YQuWEtA2RlyFPOEShItghC+pXBmTNk6j+Ic5Axdr57
edbdorrKOYW5AzMYjEkMpOn8Ue7eztso9ImiBRrg0ThkwB4nIrIWMzAGQbq/lhghbU+J5afKGG8V
lFGuCuOnWmhNxvVjMEy8EDFBvHKV6X//ocPQstQgNmFaYJJjiSaKUmc+1VevWANXzlrl4aYVILlB
txdQI/R7Hld1zdBrD+1cG+9X1/jTj8/EBiqY9wl4rl1NX1XdpQpmp/4kUWz05TcafUO4KeGEPZ32
WcHRVul4bM5vA0Lo17NxnCza5KZazqIUuJqHIMBveMEfkuSbJwqB9Fy/w43FiV5Ho2aNdgH52O68
di9nt9UjV0Pas5H9dBsUXb4ojCMA2B35JbfDUvhFj1kkfXc3WHdHXnCYvRGSPrKzS2idA3jZz2FA
6oTz7+y0zcr9R913MxLBcA/5eu2UjmxjBSifme8fymw05yFZlhdOb8NEf0ud2/BaH0vsEU+2rjar
RBOEEf6xIQAsDS02bycL4yMAgZTNFMmt6UtflBdTtxBL9vgh6UJfTStVqFbZwoeOAbjVnYl8nvxF
rSHWK6nahyIKsTiIMCr8djyEyQKp8jQojMUCwsp30VUYu9w2qOVp+z2PC3FDFy1E6i3A9Tu+Uo4t
BkFu19VpmBgHxrJvPq+J67ea4y2NG2GGTFhKWnVqnBzXEqAUcPi2vKF86QC7/2za/9UsUhqTpdus
O4KeY69bg4oU3Ru1OB5mm3Q417b/GXAJZCQH5uEJ39jl0U6eHJsg4TMjX+RJo5hoQTrhVe0qPrDG
Fkl+GfoOD0iQkDL0Zd8a/3Q06dpHy5SS43+GejNmx3qa/bAp4E/+Ru3qMYPCwVlqMfDsLqR5J5SB
CZUAVVj1LysjzvH8iQHtIWUPflLWlXohxZsLro6T68Ob6zl4RAECPLUiQ+VVFtqKHWH+xdEZtyAR
tQhprdtHOYo4eVrdJh3LCtPXwB40iv3P4fB80bu/K9ogi8CX3dG1SzIU24NSZn2xeSYKtJPiK1EQ
Or5hYzOD6blfIUQ73ZQ+bJTtNBU7PPG7UIAeCZ2TCUiHYPRQMVqyc0bASOtMp/9WMX+G7blxZB/B
UlXM84EIjRPhi1SwiN8wkpl8AJdfFC8ZdURoQoAQNhxu+zAY4xU8XgbZjFMPx/FmYExCGx0aD4bY
dtyLn6PsdaTAuseK6kQiw5bETDSe6a90tRwxyp/htywzSEce/uqsL/LeG8OixsaFhp7JWr2boOcC
6li2FTOV6NzaoOzB+mHojDl7uZvjzFTn27Dn7DdUop5aPckQRQWB9UzJrP+QlGaVGUddIOFIHPco
VWdyMBiopcLeL3bG1leGgD+hBkXo35nQ22xwGAM+1nShubthBe3nqe+gLVqqqs+021BWNJbkGNnh
KQbFEYcEIndfxKUcD6QxzjOwFFYwSPiqIQ3edBTVlzk//p4n3J0MhdcPBRnlXKf/7FqF3rHT8mLb
BCZ2I5HKYPdQTTgj1NiU+9g5FxORvwEXsiicTSgkgMu1fVd7GgmEdUXUXVIPp1jm/GCfRZe2sMNL
AS42vXFmec78sZ4jbH/7sQhgTbZntv347uTTPeBw9urquQNq+HHdE7FZD52NtfXYlsake0G33APr
Tx8bICVcRfTovayxUPXjfu3GD4RGhnnGevkojZh+UKmqJinTgKQlizzxkQCUerg0vgDgeLFf01m4
0XHuBd72HQeMMCtbN9C5YioRhvCfXfl8rAg2mZEfjZmG8Rb4I0Y1kd4aPD4/fpzVHGvc+XeJsBNk
ACjC4QZxvvUOPb4ID3Y4AzDrni47yQjeFGPkl9zbRy1ACHNrD4sR6Flf67xkAGJM+dwghvno2Ft/
UJLNyLJnhJ70q+S1D/VUXa+ub1kxP93D5rHXtc6YS7YoIIOHihh5me7Kr3aohlvbOLv//528c8th
i/p5g6PtX8ubhCvzfiXQtTMsG39Ha13tO5xtZhhuNzxgmNg4xgalop4QdaC/l6NYa+5hiWc4FMe5
51FPuM5vo/911Yc0QfB3rG3YV6u65QuyHldHRR/6o0l2SFhiKVacP5Wjelscgr/s41ZTtIIT6m5s
pGXC96JYphovvfdqTGTs9wSSSu/Bah1yFDFjKRleGiClDLjikDQjmgg1Kwr47/lJ0SQdOUCniDO9
v6taSgkIvytiFBS2yYLGShrbBkhUJZCQxIk6X6Oop77wkH4UxwINnSHfCAzhDCcZrgpBFmVu0XnX
ktWogYFF08i2H6QZTK2SavFWoDyzzfm9FGU5lbQ3fHrjL0FYZjX+THBc3Ju3qsDsxR7jDTe0Ail7
yNXu9jTHfLC5xhGZcI0mDtgWCfw3JTljxH/pBzPnZYKnFWwxIVqTZp94fjDVocQbxraxxcAnVQtE
qaFJSouvj75G+H5z28g5e8hKqd3kay6Gaq+yp9DQ08dAaLxSyGfE2zvEB/7buGd3zPboXn6ahfzI
ftTitlm/V5V9lwQb7NLmrcPW1odxA8UY5XKHaDfRNEJ2FGCwmqaU9qNSi0Kv36UePhL6IHIjbDQx
qNO3F0v/++8AaTRlSp1Vh6mszLFdXyzaG/xRV39umwkrtOty8YV9Jg0GASuAPYcyCCTF3B44QWai
4J5rmDV4rhzvcJK36mRM94X5ILCo8MxX4Hxc0AXEPXjKaqEISqdtznPWjAPK3loqrvvBHRjoYWIw
at2SHerCxkbNXzCG0RgHQbMjPFf+N9IBne1veAsQ/7+5+4GtVhym1XEohGkrhS1YqbEdC64De2Tt
JK3s1fkkgNMfELef9qUxDHFnL6G97Nuc3gzYCMKrAKytWCMRd2+IinNdcL+XhaL3pMYft6ctxqzj
2Mzrgto0P6zJMNkT8MIRu18nvGwOsuyAY49gdXt3665cpy3nSuq7bV+6Sd/HTNQhvXXHBBI9Wnll
hu9U/KyGLYMgMqWAjRgXOynVruwahpicYqmnSETs5NuBnIAzwtz5t+twLyQ2fyFtHR76rXKcfUZa
gqGHtOdYCN7Y8rx9hCt0ocUju3N/nN6OvyBLeYf63x03liN/9GpMRh/7px2D/AvQaKrNzwdTqGzP
eSr9SxXappPePiZUdAOF/SOm4/D/n3JKVV51Mlx19Sa8NHeFek4+i0h1blEltskhIXW2SOYD0sKZ
dSk5Nvsjn06KDgntbZuhwkkyI00Z96pbKbCjgbVU/Ro++4qRL/xQ8vQ2z9S19vOy2BnQqZ37qdnd
EHaD+mMaIhuF9wuwFYt13vtm8ViOEjNlhEv6x2frP4GPzCCedfkYhEllExA3vJKYcYxVeoMm4Ddj
KE97e+jLvh4wSskE6XaMoSrXALbC/ms7aV+qqXA9xPnttcDbBfma/pbVO9y7xUegJR8dLDaVHsYq
tvco+hkd3ya4ebOiSPIWF8XfN2KfvcRqK0YRtslk6C4VMTYMMOb6Rl/XRwkvcJZoksk704W/QuWM
Jpk/PU/KokZqizCMUaxF/bTTiRDa2u3Rih4alC+Z7ROSswsS5INVJYmJ6yPixOdao59TiQxb0I2A
SgC8slduYZdhrJsKid3o1ENZ0GfhBlW1E+Z939HKi57nKYFKSRpvH0IXDe8j67uQ2ZKlNHouhUqh
w88/g2LW41P3EEeBbazczozUncyxmKEi9oCxTJn5mgnWh1K8DWzLzQn4EYUcfEr8kitnXfg4VBKO
qsQAmgmikQJg+akiIaGhYiCEjGYIF3V0LzdOunGbrl9KPeIr8TKQySPVboq2FkjG4t5tPxpt7Ex1
4XBj+t2u36XtCcsUQzHSif8MAroeDPjxKK3rsP6IHig3vWtzr6/4DkAVSN87Y6J8MwJiisf8H8cK
BIVQKVQyYQtEyjxJazF4kJx6D8V6+FQ6MGkWqfR6IOMkEnHQVg9DdfVJa4Y08fnt/JZbzvrxT/r/
YmlJ/9Y92C0AXMkhD5nXTu7cGSr7qCFpU7h2lcgpf/qiwAp/MttGpAtWZOmbUUkkXwnBYqg6ewfI
/LCppwfELK3YpFa5geK9B4qWgmRcStfN/duM07vjEccNzGXYqI5A8DsCqSgDjPAu4epwL06582g2
lcMFhxrjrX8Me+gXFV44svery56vMA5Qic/bDWh54Z21aLZ4saPR6WXHHzNrSU6lXh/Pv22FpwYI
984Ecp18p8Yy+x3ClUSQAtc0RRsHhsJbBCmgmX+fX1nbwXBKw9u6nZ7fjcrfWONW4vVMEUJ+jtdJ
33lCFYo5B81MuqRYhNrgKvonfGDFNQAhljyWu5S9vlUclrKHDq3luyxDFvwu1ckX8JdzLxG+gDAf
BpxIlSK+fKO171z5toTNDS7Amx28iQhMvvLXQYwdHzG5upzRrDGHnC4eTUTpR9ZrGC5RZrqKfhji
/ZkO65DaCpdun8vPUh0MTSpRd1b6rNoHh9ExFURuYrY+pNzqo+Jbw3fArkdYD4tYEhxYZLniCyiX
a+iV/Ja4sIw8NxMbRSuFCiNi4fVpYUSAbAVkA1t5ctaYNJDm7kts3Dtk9CaPKkXACBjnMs9WdXLG
MXRSKrZcdhZxH3rJE51iGFQtVYU0GulscUL2xFsNNRuyR2t4yWckpJykEgt+9KT/vzBwAO5QHd5U
XZ0BlIBdOpOyEXIXMMtXPDSF6q1D753iHoZ2j+Z+efyKjgCJMNU0rx8Jy0IdEtr/YL8eYsFXbru4
xaDCu/QwSWQCDZp0+FodSXnJLI+Zqn8tJrp4gF6FAiX28uGrnl4HS08MoISuKYaMV8W4oPBGiufL
zwGq2fHAXlv7ZQ7hFJ7sDSOz5e1n6N2rQep8I+ZBPP6tK2pzNvKMoeF2WhJzfG1u2K/FZDJ9Iw8a
go6u/EmqrdTG5CmQPIHEnIGzIvAt4B/EHEZdg/b3iFd4atfpvcGzKEWBZKdCasdA3lKIY20CO/OZ
s1vvvSfWaTZXNfAj2SdaCei0CiZfNkX0VKhWa7FWD79aJ0wxnGlMUv3VV8khoQb0MBlaZFo3C5nr
vRKUXO79Pa6q5W3PaHp1iIQtymLB5KkoKbB3FYVhAuDf1d8/iAk2nQKnWHRqd4pbEdWYYrPEITZm
Avd8B8meWw4kVyl/z4FwGuJQwL6mw6H6zVw/yTG0QQKAuh4KgctVRZUUXdtOqcZyLAhTrAzLCPnl
q4spqhrW/LSRUemDgIN/IX0Sqq8ViJ4VQOWvqo3ctjELyEMfMHMy3aiLfn8jHvvOWW7NQiyKn7FA
4Z1jPD6QrHnX+5CDu2eVueNmR3xwN3Sa7yjfLNGlmCREEWVQa61Gtwu7JEv1mJuG3qbTwBAZ/tKi
RYUmImFx0GnBypSofX1V1xZqBaFqPYe2GP78u9f7G5AV+CoUQ67WcCYBakdrc1NLgC5Z1a/Txf1i
0TjCB5icXoMOALioXvrMTl9/HlU5oxQXmcwlwQDjNoIF7j2Vi2qFTxT+atnSXGhOSnrRNtelxkg6
DdNHK4HvMyBuby+aCG7T233wkaDqFg96321SOxN3N8Syy/3Mi3t6cCUIQryBAs5Gv3VvBOsNnyFP
f88aVW9/ASfrMNlVrq9Nv7EU4xVWnKemlNNLHCNsO8ljJMyHKegeG4tmV20whMd5hN8tRpbpxIfc
39UfTbo8g/v9bMddQm9xZ/Kyh3TfC8zAedRRJlR8iwYaf1eFrKZPivSsHQxOzieNx2gWz+NIyNxO
l/Q8ya4vJm3C7C8dL2vBHPswWsCIJdaTklqPOEPoo7/CFjz9b+y9f2jFzZO+4Askn8Pm3vDoMsOY
XqZi+dhJopuCBxbCWIEKrc1Ii5LEPIzmnLE4r6/nAa//hMFmGP7lmvxuNK158+hZCyVW1SHIgkjn
b3VhQH3AYl4r82Qlu+/OngpLzVmXKkpkH4dPz/6PZmmazekRs3guiUC8OQH85KtyKtY1xq+dQPo4
Pro0/KZs1vfaGAwENziVwz531bY5aJZNvFEMvZX7HbGKP5xJQREbDVgONdSaW6jAZtWUiQnLOEkV
ypB6xuGCSVOpaNJvJjWlIUJhbJrmXGgvy7/jXyJuJwoIlyfRGnp2mCPM8LbhOHIC56bB/DA2dwe0
WBAFQkCYvIhX8SeLUE0R4e7FXQ/cMksPd1xahYsnCVWdhw+lTiQuXJ/ze1po9TXqupNoZv3RzW84
/xqD3hOAxWXKYO5seQc2nSc1I8QMyvGtMknfVcdzR0aPO+DvzR3xnryKMw0SgC4k+lTXsGXlHEYg
M2wRE/4drXq28R9AngCWxZ2/e/EcQ9etIIpiQkkIkCk6E7jCLgh8ln/SPfiSiRkzWiIn4IzqLVDJ
nAa6rlgWHTpAhGYwAzFzNTR/BNN39AIj9ADt1T24GV7bYIeW7T7AqZYSo9zbRr2OfoM05YIFfs4Q
BLHzhtDivtNwrSFXZjHaBddBaNOM7nfQnXO6WVpUFf8OPZ8M27GCuJneroR9mtPu602LPJIOeswo
xzmWVlPVpnvyQoiLvNps800zlt1x5IEFQXGfNzSruSW9wxN2obMsdSFF/X3y89v4MsM4bz0SC249
KoIzenWMmDLBvPDKnJiD2TTSf/9I38J5O2dk9hJVzD98Rh80yLdzzWDJQSXYESOUkpvKoAV+YvhK
D/Cd33T0eF5uyCT+paT5H6lZ/wyEfdL2xRsDPju+jy1JyMDFZvMvekFjIDbnOGcu1M8/pG6lJPHv
zXw8zplRhtBN5VNED/z0NbeaMzmj54K7L382lajDhz8ZJByCSP9toRCi2wY84PdvyDpe3/u/aUQv
tKzwRrMuZReBzI+qpww53/Bxsq+Vw0iPY3cQyIUiTnbwD82rhUS96u+bovlmw7gIwJwb10kFCvkA
vAcB+LB7VFb0By72hweOEp82vAQsR6bxFU18U4zq4w+QuzhEteXbnMZDjxeRgQq7gUh7C58Gg7Un
1yFM0Rfpgakd5uwVqRrCFhSwcYQLf7MYbtjdkSJoXj0M/Uag+FBl0oiRGzX9OWCwoUCiBYK+ewum
7r1ta5WeIo/A/cfQOU2Lb+wLWC/iSSiwVEyf/xXPHScGYUXF9wVd6SB5VPiU1ZsYcw7a93fj3Org
RBOopf5gD5Vd6LDOot+VoFOj8EYCaGldiuaAddBdlFhtsvcZgpZYcWV9ZNKYVAsiMxHxzmkRyZEF
zCVgaoEgQnJewfRLHOmisWyL/0uOII5NxT2Dvn2PUW4u0v1gbc9HlA/TRN0eEtB/hApfSk+AAdK5
hK6VNpY/mzkn3HiEq1AnIZwnqbch1BfTkuPNjVoFJyK+aJjqapW4L3N2fgJ4iuEN3+6u1pM5s/r6
tYnNrTjtDehsOHfnsUJF5FTzmSj00C8em9uSiybIqeOTaWdKubL6FnGAfaTqb6oqYZp7nYQDc/3J
damjO/fUxFmVYe8Ba/5k1JcIcso83A68N06vS1FFzCjbdpC7fz71XvKjgNg7etxnWMqgjHhw7okE
5xepvh/hOy4lldgo9NWq29wQ8XkRglPU8REj7Ol8CoHU4DMUgsKs3aVAqlecXkO1P4FCTehTfWjL
VzluCEUiSPNnqiVR27JDv1yJWiT5OOXkd2r10jSFuQSehcKA6vThwnLdp0+HFP2ZcJyo2TXQPzvb
nTZ6eBpPCi3q9Hm44a/Smec5moYRSdmo41w9k4K6Oloh+o/kX7U8a0loAdW8d4cDaTdyygZPANFZ
EbhQYRm37r6viygRuiAPhLxdcJ4InVfXok/ixXw3LbkNJXnA60gHGgbAPdhwWm7eKkjqr64qxg7+
DZgZjJ8xrm3YdRFqMKHLuAQe3Q7rTiD6Mugyzw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_1_divider_32_20 is
  port (
    \r_y_div_reg[10]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    clk : in STD_LOGIC;
    prev_vsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_m00_reg[0]\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_1_divider_32_20 : entity is "divider_32_20";
end centroid_1_divider_32_20;

architecture STRUCTURE of centroid_1_divider_32_20 is
  signal \dividend_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal divisor_reg : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \i[0]_i_1_n_0\ : STD_LOGIC;
  signal \i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \i[4]_i_1_n_0\ : STD_LOGIC;
  signal \i[4]_i_2_n_0\ : STD_LOGIC;
  signal \i[4]_i_3_n_0\ : STD_LOGIC;
  signal \i[4]_i_4_n_0\ : STD_LOGIC;
  signal \i[5]_i_1_n_0\ : STD_LOGIC;
  signal \i[6]_i_1_n_0\ : STD_LOGIC;
  signal \i[7]_i_1_n_0\ : STD_LOGIC;
  signal \i[7]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_reg_n_0_[7]\ : STD_LOGIC;
  signal instance_name_n_0 : STD_LOGIC;
  signal instance_name_n_1 : STD_LOGIC;
  signal instance_name_n_10 : STD_LOGIC;
  signal instance_name_n_11 : STD_LOGIC;
  signal instance_name_n_12 : STD_LOGIC;
  signal instance_name_n_13 : STD_LOGIC;
  signal instance_name_n_14 : STD_LOGIC;
  signal instance_name_n_15 : STD_LOGIC;
  signal instance_name_n_16 : STD_LOGIC;
  signal instance_name_n_17 : STD_LOGIC;
  signal instance_name_n_18 : STD_LOGIC;
  signal instance_name_n_19 : STD_LOGIC;
  signal instance_name_n_2 : STD_LOGIC;
  signal instance_name_n_20 : STD_LOGIC;
  signal instance_name_n_21 : STD_LOGIC;
  signal instance_name_n_22 : STD_LOGIC;
  signal instance_name_n_23 : STD_LOGIC;
  signal instance_name_n_24 : STD_LOGIC;
  signal instance_name_n_25 : STD_LOGIC;
  signal instance_name_n_26 : STD_LOGIC;
  signal instance_name_n_27 : STD_LOGIC;
  signal instance_name_n_28 : STD_LOGIC;
  signal instance_name_n_29 : STD_LOGIC;
  signal instance_name_n_3 : STD_LOGIC;
  signal instance_name_n_30 : STD_LOGIC;
  signal instance_name_n_31 : STD_LOGIC;
  signal instance_name_n_32 : STD_LOGIC;
  signal instance_name_n_33 : STD_LOGIC;
  signal instance_name_n_34 : STD_LOGIC;
  signal instance_name_n_35 : STD_LOGIC;
  signal instance_name_n_36 : STD_LOGIC;
  signal instance_name_n_37 : STD_LOGIC;
  signal instance_name_n_38 : STD_LOGIC;
  signal instance_name_n_39 : STD_LOGIC;
  signal instance_name_n_4 : STD_LOGIC;
  signal instance_name_n_40 : STD_LOGIC;
  signal instance_name_n_41 : STD_LOGIC;
  signal instance_name_n_42 : STD_LOGIC;
  signal instance_name_n_43 : STD_LOGIC;
  signal instance_name_n_44 : STD_LOGIC;
  signal instance_name_n_45 : STD_LOGIC;
  signal instance_name_n_46 : STD_LOGIC;
  signal instance_name_n_47 : STD_LOGIC;
  signal instance_name_n_48 : STD_LOGIC;
  signal instance_name_n_49 : STD_LOGIC;
  signal instance_name_n_5 : STD_LOGIC;
  signal instance_name_n_50 : STD_LOGIC;
  signal instance_name_n_51 : STD_LOGIC;
  signal instance_name_n_6 : STD_LOGIC;
  signal instance_name_n_7 : STD_LOGIC;
  signal instance_name_n_8 : STD_LOGIC;
  signal instance_name_n_9 : STD_LOGIC;
  signal \lat_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal result_reg : STD_LOGIC;
  signal \sar1_carry__0_n_0\ : STD_LOGIC;
  signal \sar1_carry__0_n_1\ : STD_LOGIC;
  signal \sar1_carry__0_n_2\ : STD_LOGIC;
  signal \sar1_carry__0_n_3\ : STD_LOGIC;
  signal \sar1_carry__1_n_0\ : STD_LOGIC;
  signal \sar1_carry__1_n_1\ : STD_LOGIC;
  signal \sar1_carry__1_n_2\ : STD_LOGIC;
  signal \sar1_carry__1_n_3\ : STD_LOGIC;
  signal \sar1_carry__2_n_0\ : STD_LOGIC;
  signal \sar1_carry__2_n_1\ : STD_LOGIC;
  signal \sar1_carry__2_n_2\ : STD_LOGIC;
  signal \sar1_carry__2_n_3\ : STD_LOGIC;
  signal \sar1_carry__3_n_0\ : STD_LOGIC;
  signal \sar1_carry__3_n_1\ : STD_LOGIC;
  signal \sar1_carry__3_n_2\ : STD_LOGIC;
  signal \sar1_carry__3_n_3\ : STD_LOGIC;
  signal \sar1_carry__4_n_0\ : STD_LOGIC;
  signal \sar1_carry__4_n_1\ : STD_LOGIC;
  signal \sar1_carry__4_n_2\ : STD_LOGIC;
  signal \sar1_carry__4_n_3\ : STD_LOGIC;
  signal \sar1_carry__5_n_2\ : STD_LOGIC;
  signal \sar1_carry__5_n_3\ : STD_LOGIC;
  signal sar1_carry_n_0 : STD_LOGIC;
  signal sar1_carry_n_1 : STD_LOGIC;
  signal sar1_carry_n_2 : STD_LOGIC;
  signal sar1_carry_n_3 : STD_LOGIC;
  signal \sar[0]_i_1_n_0\ : STD_LOGIC;
  signal \sar[10]_i_1_n_0\ : STD_LOGIC;
  signal \sar[11]_i_1_n_0\ : STD_LOGIC;
  signal \sar[12]_i_1_n_0\ : STD_LOGIC;
  signal \sar[13]_i_1_n_0\ : STD_LOGIC;
  signal \sar[14]_i_1_n_0\ : STD_LOGIC;
  signal \sar[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[15]_i_1_n_0\ : STD_LOGIC;
  signal \sar[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[16]_i_1_n_0\ : STD_LOGIC;
  signal \sar[17]_i_1_n_0\ : STD_LOGIC;
  signal \sar[18]_i_1_n_0\ : STD_LOGIC;
  signal \sar[19]_i_1_n_0\ : STD_LOGIC;
  signal \sar[1]_i_1_n_0\ : STD_LOGIC;
  signal \sar[20]_i_1_n_0\ : STD_LOGIC;
  signal \sar[21]_i_1_n_0\ : STD_LOGIC;
  signal \sar[22]_i_1_n_0\ : STD_LOGIC;
  signal \sar[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[23]_i_1_n_0\ : STD_LOGIC;
  signal \sar[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[24]_i_1_n_0\ : STD_LOGIC;
  signal \sar[25]_i_1_n_0\ : STD_LOGIC;
  signal \sar[26]_i_1_n_0\ : STD_LOGIC;
  signal \sar[27]_i_1_n_0\ : STD_LOGIC;
  signal \sar[28]_i_1_n_0\ : STD_LOGIC;
  signal \sar[29]_i_1_n_0\ : STD_LOGIC;
  signal \sar[2]_i_1_n_0\ : STD_LOGIC;
  signal \sar[30]_i_1_n_0\ : STD_LOGIC;
  signal \sar[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[31]_i_1_n_0\ : STD_LOGIC;
  signal \sar[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \sar[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \sar[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \sar[3]_i_1_n_0\ : STD_LOGIC;
  signal \sar[4]_i_1_n_0\ : STD_LOGIC;
  signal \sar[5]_i_1_n_0\ : STD_LOGIC;
  signal \sar[6]_i_1_n_0\ : STD_LOGIC;
  signal \sar[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[7]_i_1_n_0\ : STD_LOGIC;
  signal \sar[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[8]_i_1_n_0\ : STD_LOGIC;
  signal \sar[9]_i_1_n_0\ : STD_LOGIC;
  signal \sar_reg_n_0_[0]\ : STD_LOGIC;
  signal \sar_reg_n_0_[10]\ : STD_LOGIC;
  signal \sar_reg_n_0_[11]\ : STD_LOGIC;
  signal \sar_reg_n_0_[12]\ : STD_LOGIC;
  signal \sar_reg_n_0_[13]\ : STD_LOGIC;
  signal \sar_reg_n_0_[14]\ : STD_LOGIC;
  signal \sar_reg_n_0_[15]\ : STD_LOGIC;
  signal \sar_reg_n_0_[16]\ : STD_LOGIC;
  signal \sar_reg_n_0_[17]\ : STD_LOGIC;
  signal \sar_reg_n_0_[18]\ : STD_LOGIC;
  signal \sar_reg_n_0_[19]\ : STD_LOGIC;
  signal \sar_reg_n_0_[1]\ : STD_LOGIC;
  signal \sar_reg_n_0_[20]\ : STD_LOGIC;
  signal \sar_reg_n_0_[21]\ : STD_LOGIC;
  signal \sar_reg_n_0_[22]\ : STD_LOGIC;
  signal \sar_reg_n_0_[23]\ : STD_LOGIC;
  signal \sar_reg_n_0_[24]\ : STD_LOGIC;
  signal \sar_reg_n_0_[25]\ : STD_LOGIC;
  signal \sar_reg_n_0_[26]\ : STD_LOGIC;
  signal \sar_reg_n_0_[27]\ : STD_LOGIC;
  signal \sar_reg_n_0_[28]\ : STD_LOGIC;
  signal \sar_reg_n_0_[29]\ : STD_LOGIC;
  signal \sar_reg_n_0_[2]\ : STD_LOGIC;
  signal \sar_reg_n_0_[30]\ : STD_LOGIC;
  signal \sar_reg_n_0_[31]\ : STD_LOGIC;
  signal \sar_reg_n_0_[3]\ : STD_LOGIC;
  signal \sar_reg_n_0_[4]\ : STD_LOGIC;
  signal \sar_reg_n_0_[5]\ : STD_LOGIC;
  signal \sar_reg_n_0_[6]\ : STD_LOGIC;
  signal \sar_reg_n_0_[7]\ : STD_LOGIC;
  signal \sar_reg_n_0_[8]\ : STD_LOGIC;
  signal \sar_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal NLW_sar1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sar1_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \i[1]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \i[2]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i[3]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i[4]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i[7]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \lat_cnt[0]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \lat_cnt[1]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \lat_cnt[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \lat_cnt[3]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \lat_cnt[4]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \lat_cnt[7]_i_3__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sar[14]_i_2__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sar[15]_i_2__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sar[22]_i_2__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sar[23]_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sar[30]_i_2__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sar[31]_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sar[31]_i_5__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sar[6]_i_2__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sar[7]_i_2__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \state[0]_i_2__0\ : label is "soft_lutpair21";
begin
\dividend_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => prev_vsync,
      I1 => vsync,
      I2 => state(1),
      I3 => state(0),
      O => divisor_reg
    );
\dividend_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(0),
      Q => \dividend_reg_reg_n_0_[0]\,
      R => '0'
    );
\dividend_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(10),
      Q => \dividend_reg_reg_n_0_[10]\,
      R => '0'
    );
\dividend_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(11),
      Q => \dividend_reg_reg_n_0_[11]\,
      R => '0'
    );
\dividend_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(12),
      Q => \dividend_reg_reg_n_0_[12]\,
      R => '0'
    );
\dividend_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(13),
      Q => \dividend_reg_reg_n_0_[13]\,
      R => '0'
    );
\dividend_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(14),
      Q => \dividend_reg_reg_n_0_[14]\,
      R => '0'
    );
\dividend_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(15),
      Q => \dividend_reg_reg_n_0_[15]\,
      R => '0'
    );
\dividend_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(16),
      Q => \dividend_reg_reg_n_0_[16]\,
      R => '0'
    );
\dividend_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(17),
      Q => \dividend_reg_reg_n_0_[17]\,
      R => '0'
    );
\dividend_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(18),
      Q => \dividend_reg_reg_n_0_[18]\,
      R => '0'
    );
\dividend_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(19),
      Q => \dividend_reg_reg_n_0_[19]\,
      R => '0'
    );
\dividend_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(1),
      Q => \dividend_reg_reg_n_0_[1]\,
      R => '0'
    );
\dividend_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(20),
      Q => \dividend_reg_reg_n_0_[20]\,
      R => '0'
    );
\dividend_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(21),
      Q => \dividend_reg_reg_n_0_[21]\,
      R => '0'
    );
\dividend_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(22),
      Q => \dividend_reg_reg_n_0_[22]\,
      R => '0'
    );
\dividend_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(23),
      Q => \dividend_reg_reg_n_0_[23]\,
      R => '0'
    );
\dividend_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(24),
      Q => \dividend_reg_reg_n_0_[24]\,
      R => '0'
    );
\dividend_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(25),
      Q => \dividend_reg_reg_n_0_[25]\,
      R => '0'
    );
\dividend_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(26),
      Q => \dividend_reg_reg_n_0_[26]\,
      R => '0'
    );
\dividend_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(27),
      Q => \dividend_reg_reg_n_0_[27]\,
      R => '0'
    );
\dividend_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(28),
      Q => \dividend_reg_reg_n_0_[28]\,
      R => '0'
    );
\dividend_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(29),
      Q => \dividend_reg_reg_n_0_[29]\,
      R => '0'
    );
\dividend_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(2),
      Q => \dividend_reg_reg_n_0_[2]\,
      R => '0'
    );
\dividend_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(30),
      Q => \dividend_reg_reg_n_0_[30]\,
      R => '0'
    );
\dividend_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(31),
      Q => \dividend_reg_reg_n_0_[31]\,
      R => '0'
    );
\dividend_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(3),
      Q => \dividend_reg_reg_n_0_[3]\,
      R => '0'
    );
\dividend_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(4),
      Q => \dividend_reg_reg_n_0_[4]\,
      R => '0'
    );
\dividend_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(5),
      Q => \dividend_reg_reg_n_0_[5]\,
      R => '0'
    );
\dividend_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(6),
      Q => \dividend_reg_reg_n_0_[6]\,
      R => '0'
    );
\dividend_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(7),
      Q => \dividend_reg_reg_n_0_[7]\,
      R => '0'
    );
\dividend_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(8),
      Q => \dividend_reg_reg_n_0_[8]\,
      R => '0'
    );
\dividend_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(9),
      Q => \dividend_reg_reg_n_0_[9]\,
      R => '0'
    );
\divisor_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(0),
      Q => \divisor_reg_reg_n_0_[0]\,
      R => '0'
    );
\divisor_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(10),
      Q => \divisor_reg_reg_n_0_[10]\,
      R => '0'
    );
\divisor_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(11),
      Q => \divisor_reg_reg_n_0_[11]\,
      R => '0'
    );
\divisor_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(12),
      Q => \divisor_reg_reg_n_0_[12]\,
      R => '0'
    );
\divisor_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(13),
      Q => \divisor_reg_reg_n_0_[13]\,
      R => '0'
    );
\divisor_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(14),
      Q => \divisor_reg_reg_n_0_[14]\,
      R => '0'
    );
\divisor_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(15),
      Q => \divisor_reg_reg_n_0_[15]\,
      R => '0'
    );
\divisor_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(16),
      Q => \divisor_reg_reg_n_0_[16]\,
      R => '0'
    );
\divisor_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(17),
      Q => \divisor_reg_reg_n_0_[17]\,
      R => '0'
    );
\divisor_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(18),
      Q => \divisor_reg_reg_n_0_[18]\,
      R => '0'
    );
\divisor_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(19),
      Q => \divisor_reg_reg_n_0_[19]\,
      R => '0'
    );
\divisor_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(1),
      Q => \divisor_reg_reg_n_0_[1]\,
      R => '0'
    );
\divisor_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(2),
      Q => \divisor_reg_reg_n_0_[2]\,
      R => '0'
    );
\divisor_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(3),
      Q => \divisor_reg_reg_n_0_[3]\,
      R => '0'
    );
\divisor_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(4),
      Q => \divisor_reg_reg_n_0_[4]\,
      R => '0'
    );
\divisor_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(5),
      Q => \divisor_reg_reg_n_0_[5]\,
      R => '0'
    );
\divisor_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(6),
      Q => \divisor_reg_reg_n_0_[6]\,
      R => '0'
    );
\divisor_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(7),
      Q => \divisor_reg_reg_n_0_[7]\,
      R => '0'
    );
\divisor_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(8),
      Q => \divisor_reg_reg_n_0_[8]\,
      R => '0'
    );
\divisor_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(9),
      Q => \divisor_reg_reg_n_0_[9]\,
      R => '0'
    );
\i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_n_0_[0]\,
      O => \i[0]_i_1_n_0\
    );
\i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_reg_n_0_[0]\,
      I1 => \i_reg_n_0_[1]\,
      O => \i[1]_i_1__0_n_0\
    );
\i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[0]\,
      I2 => \i_reg_n_0_[2]\,
      O => \i[2]_i_1__0_n_0\
    );
\i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \i_reg_n_0_[0]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \i_reg_n_0_[2]\,
      I3 => \i_reg_n_0_[3]\,
      O => \i[3]_i_1__0_n_0\
    );
\i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i[4]_i_2_n_0\,
      I1 => state(1),
      O => \i[4]_i_1_n_0\
    );
\i[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001FF"
    )
        port map (
      I0 => \i[4]_i_4_n_0\,
      I1 => \lat_cnt_reg_n_0_[6]\,
      I2 => \lat_cnt_reg_n_0_[7]\,
      I3 => state(1),
      I4 => state(0),
      O => \i[4]_i_2_n_0\
    );
\i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \i_reg_n_0_[3]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \i_reg_n_0_[1]\,
      I3 => \i_reg_n_0_[0]\,
      I4 => \i_reg_n_0_[4]\,
      O => \i[4]_i_3_n_0\
    );
\i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[4]\,
      I1 => \lat_cnt_reg_n_0_[2]\,
      I2 => \lat_cnt_reg_n_0_[0]\,
      I3 => \lat_cnt_reg_n_0_[1]\,
      I4 => \lat_cnt_reg_n_0_[3]\,
      I5 => \lat_cnt_reg_n_0_[5]\,
      O => \i[4]_i_4_n_0\
    );
\i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F20"
    )
        port map (
      I0 => state(1),
      I1 => \i[7]_i_2_n_0\,
      I2 => \i[4]_i_2_n_0\,
      I3 => \i_reg_n_0_[5]\,
      O => \i[5]_i_1_n_0\
    );
\i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FF0200"
    )
        port map (
      I0 => state(1),
      I1 => \i[7]_i_2_n_0\,
      I2 => \i_reg_n_0_[5]\,
      I3 => \i[4]_i_2_n_0\,
      I4 => \i_reg_n_0_[6]\,
      O => \i[6]_i_1_n_0\
    );
\i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFF00020000"
    )
        port map (
      I0 => state(1),
      I1 => \i[7]_i_2_n_0\,
      I2 => \i_reg_n_0_[6]\,
      I3 => \i_reg_n_0_[5]\,
      I4 => \i[4]_i_2_n_0\,
      I5 => \i_reg_n_0_[7]\,
      O => \i[7]_i_1_n_0\
    );
\i[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \i_reg_n_0_[0]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \i_reg_n_0_[2]\,
      I3 => \i_reg_n_0_[4]\,
      I4 => \i_reg_n_0_[3]\,
      O => \i[7]_i_2_n_0\
    );
\i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \i[4]_i_2_n_0\,
      D => \i[0]_i_1_n_0\,
      Q => \i_reg_n_0_[0]\,
      S => \i[4]_i_1_n_0\
    );
\i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \i[4]_i_2_n_0\,
      D => \i[1]_i_1__0_n_0\,
      Q => \i_reg_n_0_[1]\,
      S => \i[4]_i_1_n_0\
    );
\i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \i[4]_i_2_n_0\,
      D => \i[2]_i_1__0_n_0\,
      Q => \i_reg_n_0_[2]\,
      S => \i[4]_i_1_n_0\
    );
\i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \i[4]_i_2_n_0\,
      D => \i[3]_i_1__0_n_0\,
      Q => \i_reg_n_0_[3]\,
      S => \i[4]_i_1_n_0\
    );
\i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \i[4]_i_2_n_0\,
      D => \i[4]_i_3_n_0\,
      Q => \i_reg_n_0_[4]\,
      S => \i[4]_i_1_n_0\
    );
\i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \i[5]_i_1_n_0\,
      Q => \i_reg_n_0_[5]\,
      R => '0'
    );
\i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \i[6]_i_1_n_0\,
      Q => \i_reg_n_0_[6]\,
      R => '0'
    );
\i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \i[7]_i_1_n_0\,
      Q => \i_reg_n_0_[7]\,
      R => '0'
    );
instance_name: entity work.centroid_1_mult_32_20_lm
     port map (
      A(31) => \sar_reg_n_0_[31]\,
      A(30) => \sar_reg_n_0_[30]\,
      A(29) => \sar_reg_n_0_[29]\,
      A(28) => \sar_reg_n_0_[28]\,
      A(27) => \sar_reg_n_0_[27]\,
      A(26) => \sar_reg_n_0_[26]\,
      A(25) => \sar_reg_n_0_[25]\,
      A(24) => \sar_reg_n_0_[24]\,
      A(23) => \sar_reg_n_0_[23]\,
      A(22) => \sar_reg_n_0_[22]\,
      A(21) => \sar_reg_n_0_[21]\,
      A(20) => \sar_reg_n_0_[20]\,
      A(19) => \sar_reg_n_0_[19]\,
      A(18) => \sar_reg_n_0_[18]\,
      A(17) => \sar_reg_n_0_[17]\,
      A(16) => \sar_reg_n_0_[16]\,
      A(15) => \sar_reg_n_0_[15]\,
      A(14) => \sar_reg_n_0_[14]\,
      A(13) => \sar_reg_n_0_[13]\,
      A(12) => \sar_reg_n_0_[12]\,
      A(11) => \sar_reg_n_0_[11]\,
      A(10) => \sar_reg_n_0_[10]\,
      A(9) => \sar_reg_n_0_[9]\,
      A(8) => \sar_reg_n_0_[8]\,
      A(7) => \sar_reg_n_0_[7]\,
      A(6) => \sar_reg_n_0_[6]\,
      A(5) => \sar_reg_n_0_[5]\,
      A(4) => \sar_reg_n_0_[4]\,
      A(3) => \sar_reg_n_0_[3]\,
      A(2) => \sar_reg_n_0_[2]\,
      A(1) => \sar_reg_n_0_[1]\,
      A(0) => \sar_reg_n_0_[0]\,
      DI(3) => instance_name_n_0,
      DI(2) => instance_name_n_1,
      DI(1) => instance_name_n_2,
      DI(0) => instance_name_n_3,
      Q(19) => \divisor_reg_reg_n_0_[19]\,
      Q(18) => \divisor_reg_reg_n_0_[18]\,
      Q(17) => \divisor_reg_reg_n_0_[17]\,
      Q(16) => \divisor_reg_reg_n_0_[16]\,
      Q(15) => \divisor_reg_reg_n_0_[15]\,
      Q(14) => \divisor_reg_reg_n_0_[14]\,
      Q(13) => \divisor_reg_reg_n_0_[13]\,
      Q(12) => \divisor_reg_reg_n_0_[12]\,
      Q(11) => \divisor_reg_reg_n_0_[11]\,
      Q(10) => \divisor_reg_reg_n_0_[10]\,
      Q(9) => \divisor_reg_reg_n_0_[9]\,
      Q(8) => \divisor_reg_reg_n_0_[8]\,
      Q(7) => \divisor_reg_reg_n_0_[7]\,
      Q(6) => \divisor_reg_reg_n_0_[6]\,
      Q(5) => \divisor_reg_reg_n_0_[5]\,
      Q(4) => \divisor_reg_reg_n_0_[4]\,
      Q(3) => \divisor_reg_reg_n_0_[3]\,
      Q(2) => \divisor_reg_reg_n_0_[2]\,
      Q(1) => \divisor_reg_reg_n_0_[1]\,
      Q(0) => \divisor_reg_reg_n_0_[0]\,
      S(3) => instance_name_n_4,
      S(2) => instance_name_n_5,
      S(1) => instance_name_n_6,
      S(0) => instance_name_n_7,
      clk => clk,
      \dividend_reg_reg[31]\(31) => \dividend_reg_reg_n_0_[31]\,
      \dividend_reg_reg[31]\(30) => \dividend_reg_reg_n_0_[30]\,
      \dividend_reg_reg[31]\(29) => \dividend_reg_reg_n_0_[29]\,
      \dividend_reg_reg[31]\(28) => \dividend_reg_reg_n_0_[28]\,
      \dividend_reg_reg[31]\(27) => \dividend_reg_reg_n_0_[27]\,
      \dividend_reg_reg[31]\(26) => \dividend_reg_reg_n_0_[26]\,
      \dividend_reg_reg[31]\(25) => \dividend_reg_reg_n_0_[25]\,
      \dividend_reg_reg[31]\(24) => \dividend_reg_reg_n_0_[24]\,
      \dividend_reg_reg[31]\(23) => \dividend_reg_reg_n_0_[23]\,
      \dividend_reg_reg[31]\(22) => \dividend_reg_reg_n_0_[22]\,
      \dividend_reg_reg[31]\(21) => \dividend_reg_reg_n_0_[21]\,
      \dividend_reg_reg[31]\(20) => \dividend_reg_reg_n_0_[20]\,
      \dividend_reg_reg[31]\(19) => \dividend_reg_reg_n_0_[19]\,
      \dividend_reg_reg[31]\(18) => \dividend_reg_reg_n_0_[18]\,
      \dividend_reg_reg[31]\(17) => \dividend_reg_reg_n_0_[17]\,
      \dividend_reg_reg[31]\(16) => \dividend_reg_reg_n_0_[16]\,
      \dividend_reg_reg[31]\(15) => \dividend_reg_reg_n_0_[15]\,
      \dividend_reg_reg[31]\(14) => \dividend_reg_reg_n_0_[14]\,
      \dividend_reg_reg[31]\(13) => \dividend_reg_reg_n_0_[13]\,
      \dividend_reg_reg[31]\(12) => \dividend_reg_reg_n_0_[12]\,
      \dividend_reg_reg[31]\(11) => \dividend_reg_reg_n_0_[11]\,
      \dividend_reg_reg[31]\(10) => \dividend_reg_reg_n_0_[10]\,
      \dividend_reg_reg[31]\(9) => \dividend_reg_reg_n_0_[9]\,
      \dividend_reg_reg[31]\(8) => \dividend_reg_reg_n_0_[8]\,
      \dividend_reg_reg[31]\(7) => \dividend_reg_reg_n_0_[7]\,
      \dividend_reg_reg[31]\(6) => \dividend_reg_reg_n_0_[6]\,
      \dividend_reg_reg[31]\(5) => \dividend_reg_reg_n_0_[5]\,
      \dividend_reg_reg[31]\(4) => \dividend_reg_reg_n_0_[4]\,
      \dividend_reg_reg[31]\(3) => \dividend_reg_reg_n_0_[3]\,
      \dividend_reg_reg[31]\(2) => \dividend_reg_reg_n_0_[2]\,
      \dividend_reg_reg[31]\(1) => \dividend_reg_reg_n_0_[1]\,
      \dividend_reg_reg[31]\(0) => \dividend_reg_reg_n_0_[0]\,
      \sar_reg[25]\(3) => instance_name_n_8,
      \sar_reg[25]\(2) => instance_name_n_9,
      \sar_reg[25]\(1) => instance_name_n_10,
      \sar_reg[25]\(0) => instance_name_n_11,
      \sar_reg[25]_0\(3) => instance_name_n_12,
      \sar_reg[25]_0\(2) => instance_name_n_13,
      \sar_reg[25]_0\(1) => instance_name_n_14,
      \sar_reg[25]_0\(0) => instance_name_n_15,
      \sar_reg[25]_1\(3) => instance_name_n_16,
      \sar_reg[25]_1\(2) => instance_name_n_17,
      \sar_reg[25]_1\(1) => instance_name_n_18,
      \sar_reg[25]_1\(0) => instance_name_n_19,
      \sar_reg[25]_10\(1) => instance_name_n_50,
      \sar_reg[25]_10\(0) => instance_name_n_51,
      \sar_reg[25]_2\(3) => instance_name_n_20,
      \sar_reg[25]_2\(2) => instance_name_n_21,
      \sar_reg[25]_2\(1) => instance_name_n_22,
      \sar_reg[25]_2\(0) => instance_name_n_23,
      \sar_reg[25]_3\(3) => instance_name_n_24,
      \sar_reg[25]_3\(2) => instance_name_n_25,
      \sar_reg[25]_3\(1) => instance_name_n_26,
      \sar_reg[25]_3\(0) => instance_name_n_27,
      \sar_reg[25]_4\(3) => instance_name_n_28,
      \sar_reg[25]_4\(2) => instance_name_n_29,
      \sar_reg[25]_4\(1) => instance_name_n_30,
      \sar_reg[25]_4\(0) => instance_name_n_31,
      \sar_reg[25]_5\(3) => instance_name_n_32,
      \sar_reg[25]_5\(2) => instance_name_n_33,
      \sar_reg[25]_5\(1) => instance_name_n_34,
      \sar_reg[25]_5\(0) => instance_name_n_35,
      \sar_reg[25]_6\(3) => instance_name_n_36,
      \sar_reg[25]_6\(2) => instance_name_n_37,
      \sar_reg[25]_6\(1) => instance_name_n_38,
      \sar_reg[25]_6\(0) => instance_name_n_39,
      \sar_reg[25]_7\(1) => instance_name_n_40,
      \sar_reg[25]_7\(0) => instance_name_n_41,
      \sar_reg[25]_8\(3) => instance_name_n_42,
      \sar_reg[25]_8\(2) => instance_name_n_43,
      \sar_reg[25]_8\(1) => instance_name_n_44,
      \sar_reg[25]_8\(0) => instance_name_n_45,
      \sar_reg[25]_9\(3) => instance_name_n_46,
      \sar_reg[25]_9\(2) => instance_name_n_47,
      \sar_reg[25]_9\(1) => instance_name_n_48,
      \sar_reg[25]_9\(0) => instance_name_n_49
    );
\lat_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[0]\,
      O => \lat_cnt[0]_i_1__0_n_0\
    );
\lat_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[0]\,
      I1 => \lat_cnt_reg_n_0_[1]\,
      O => \lat_cnt[1]_i_1__0_n_0\
    );
\lat_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF01F0"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[0]\,
      I1 => \lat_cnt_reg_n_0_[1]\,
      I2 => state(0),
      I3 => state(1),
      I4 => \lat_cnt_reg_n_0_[2]\,
      O => \lat_cnt[2]_i_1_n_0\
    );
\lat_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[2]\,
      I1 => \lat_cnt_reg_n_0_[0]\,
      I2 => \lat_cnt_reg_n_0_[1]\,
      I3 => \lat_cnt_reg_n_0_[3]\,
      O => \lat_cnt[3]_i_1__0_n_0\
    );
\lat_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[3]\,
      I1 => \lat_cnt_reg_n_0_[1]\,
      I2 => \lat_cnt_reg_n_0_[0]\,
      I3 => \lat_cnt_reg_n_0_[2]\,
      I4 => \lat_cnt_reg_n_0_[4]\,
      O => \lat_cnt[4]_i_1__0_n_0\
    );
\lat_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[4]\,
      I1 => \lat_cnt_reg_n_0_[2]\,
      I2 => \lat_cnt_reg_n_0_[0]\,
      I3 => \lat_cnt_reg_n_0_[1]\,
      I4 => \lat_cnt_reg_n_0_[3]\,
      I5 => \lat_cnt_reg_n_0_[5]\,
      O => \lat_cnt[5]_i_1__0_n_0\
    );
\lat_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i[4]_i_4_n_0\,
      I1 => \lat_cnt_reg_n_0_[6]\,
      O => \lat_cnt[6]_i_1__0_n_0\
    );
\lat_cnt[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \lat_cnt[7]_i_2__0_n_0\
    );
\lat_cnt[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[6]\,
      I1 => \i[4]_i_4_n_0\,
      I2 => \lat_cnt_reg_n_0_[7]\,
      O => \lat_cnt[7]_i_3__0_n_0\
    );
\lat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[0]_i_1__0_n_0\,
      Q => \lat_cnt_reg_n_0_[0]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[1]_i_1__0_n_0\,
      Q => \lat_cnt_reg_n_0_[1]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \lat_cnt[2]_i_1_n_0\,
      Q => \lat_cnt_reg_n_0_[2]\,
      R => '0'
    );
\lat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[3]_i_1__0_n_0\,
      Q => \lat_cnt_reg_n_0_[3]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[4]_i_1__0_n_0\,
      Q => \lat_cnt_reg_n_0_[4]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[5]_i_1__0_n_0\,
      Q => \lat_cnt_reg_n_0_[5]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[6]_i_1__0_n_0\,
      Q => \lat_cnt_reg_n_0_[6]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[7]_i_3__0_n_0\,
      Q => \lat_cnt_reg_n_0_[7]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\result_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[0]\,
      Q => Q(0),
      R => '0'
    );
\result_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[10]\,
      Q => Q(10),
      R => '0'
    );
\result_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[1]\,
      Q => Q(1),
      R => '0'
    );
\result_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[2]\,
      Q => Q(2),
      R => '0'
    );
\result_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[3]\,
      Q => Q(3),
      R => '0'
    );
\result_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[4]\,
      Q => Q(4),
      R => '0'
    );
\result_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[5]\,
      Q => Q(5),
      R => '0'
    );
\result_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[6]\,
      Q => Q(6),
      R => '0'
    );
\result_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[7]\,
      Q => Q(7),
      R => '0'
    );
\result_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[8]\,
      Q => Q(8),
      R => '0'
    );
\result_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[9]\,
      Q => Q(9),
      R => '0'
    );
\rv_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => result_reg
    );
rv_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => result_reg,
      Q => \r_y_div_reg[10]\,
      R => '0'
    );
sar1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sar1_carry_n_0,
      CO(2) => sar1_carry_n_1,
      CO(1) => sar1_carry_n_2,
      CO(0) => sar1_carry_n_3,
      CYINIT => '0',
      DI(3) => instance_name_n_0,
      DI(2) => instance_name_n_1,
      DI(1) => instance_name_n_2,
      DI(0) => instance_name_n_3,
      O(3 downto 0) => NLW_sar1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => instance_name_n_4,
      S(2) => instance_name_n_5,
      S(1) => instance_name_n_6,
      S(0) => instance_name_n_7
    );
\sar1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sar1_carry_n_0,
      CO(3) => \sar1_carry__0_n_0\,
      CO(2) => \sar1_carry__0_n_1\,
      CO(1) => \sar1_carry__0_n_2\,
      CO(0) => \sar1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_8,
      DI(2) => instance_name_n_9,
      DI(1) => instance_name_n_10,
      DI(0) => instance_name_n_11,
      O(3 downto 0) => \NLW_sar1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_12,
      S(2) => instance_name_n_13,
      S(1) => instance_name_n_14,
      S(0) => instance_name_n_15
    );
\sar1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__0_n_0\,
      CO(3) => \sar1_carry__1_n_0\,
      CO(2) => \sar1_carry__1_n_1\,
      CO(1) => \sar1_carry__1_n_2\,
      CO(0) => \sar1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_16,
      DI(2) => instance_name_n_17,
      DI(1) => instance_name_n_18,
      DI(0) => instance_name_n_19,
      O(3 downto 0) => \NLW_sar1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_20,
      S(2) => instance_name_n_21,
      S(1) => instance_name_n_22,
      S(0) => instance_name_n_23
    );
\sar1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__1_n_0\,
      CO(3) => \sar1_carry__2_n_0\,
      CO(2) => \sar1_carry__2_n_1\,
      CO(1) => \sar1_carry__2_n_2\,
      CO(0) => \sar1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_24,
      DI(2) => instance_name_n_25,
      DI(1) => instance_name_n_26,
      DI(0) => instance_name_n_27,
      O(3 downto 0) => \NLW_sar1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_28,
      S(2) => instance_name_n_29,
      S(1) => instance_name_n_30,
      S(0) => instance_name_n_31
    );
\sar1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__2_n_0\,
      CO(3) => \sar1_carry__3_n_0\,
      CO(2) => \sar1_carry__3_n_1\,
      CO(1) => \sar1_carry__3_n_2\,
      CO(0) => \sar1_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_32,
      DI(2) => instance_name_n_33,
      DI(1) => instance_name_n_34,
      DI(0) => instance_name_n_35,
      O(3 downto 0) => \NLW_sar1_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_42,
      S(2) => instance_name_n_43,
      S(1) => instance_name_n_44,
      S(0) => instance_name_n_45
    );
\sar1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__3_n_0\,
      CO(3) => \sar1_carry__4_n_0\,
      CO(2) => \sar1_carry__4_n_1\,
      CO(1) => \sar1_carry__4_n_2\,
      CO(0) => \sar1_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_36,
      DI(2) => instance_name_n_37,
      DI(1) => instance_name_n_38,
      DI(0) => instance_name_n_39,
      O(3 downto 0) => \NLW_sar1_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_46,
      S(2) => instance_name_n_47,
      S(1) => instance_name_n_48,
      S(0) => instance_name_n_49
    );
\sar1_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__4_n_0\,
      CO(3 downto 2) => \NLW_sar1_carry__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sar1_carry__5_n_2\,
      CO(0) => \sar1_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => instance_name_n_40,
      DI(0) => instance_name_n_41,
      O(3 downto 0) => \NLW_sar1_carry__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => instance_name_n_50,
      S(0) => instance_name_n_51
    );
\sar[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[6]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[0]\,
      O => \sar[0]_i_1_n_0\
    );
\sar[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[14]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[10]\,
      O => \sar[10]_i_1_n_0\
    );
\sar[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[15]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[11]\,
      O => \sar[11]_i_1_n_0\
    );
\sar[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[14]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[12]\,
      O => \sar[12]_i_1_n_0\
    );
\sar[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[15]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[13]\,
      O => \sar[13]_i_1_n_0\
    );
\sar[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[14]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[14]\,
      O => \sar[14]_i_1_n_0\
    );
\sar[14]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \i_reg_n_0_[4]\,
      I1 => \i_reg_n_0_[3]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \sar[31]_i_3__0_n_0\,
      O => \sar[14]_i_2__0_n_0\
    );
\sar[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[15]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[15]\,
      O => \sar[15]_i_1_n_0\
    );
\sar[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \i_reg_n_0_[4]\,
      I1 => \i_reg_n_0_[3]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \sar[31]_i_3__0_n_0\,
      O => \sar[15]_i_2__0_n_0\
    );
\sar[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[22]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[16]\,
      O => \sar[16]_i_1_n_0\
    );
\sar[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[23]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[17]\,
      O => \sar[17]_i_1_n_0\
    );
\sar[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[22]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[18]\,
      O => \sar[18]_i_1_n_0\
    );
\sar[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[23]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[19]\,
      O => \sar[19]_i_1_n_0\
    );
\sar[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[7]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[1]\,
      O => \sar[1]_i_1_n_0\
    );
\sar[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[22]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[20]\,
      O => \sar[20]_i_1_n_0\
    );
\sar[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[23]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[21]\,
      O => \sar[21]_i_1_n_0\
    );
\sar[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[22]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[22]\,
      O => \sar[22]_i_1_n_0\
    );
\sar[22]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \i_reg_n_0_[3]\,
      I1 => \i_reg_n_0_[4]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \sar[31]_i_3__0_n_0\,
      O => \sar[22]_i_2__0_n_0\
    );
\sar[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[23]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[23]\,
      O => \sar[23]_i_1_n_0\
    );
\sar[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \i_reg_n_0_[3]\,
      I1 => \i_reg_n_0_[4]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \sar[31]_i_3__0_n_0\,
      O => \sar[23]_i_2__0_n_0\
    );
\sar[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[30]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[24]\,
      O => \sar[24]_i_1_n_0\
    );
\sar[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[31]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[25]\,
      O => \sar[25]_i_1_n_0\
    );
\sar[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[30]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[26]\,
      O => \sar[26]_i_1_n_0\
    );
\sar[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[31]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[27]\,
      O => \sar[27]_i_1_n_0\
    );
\sar[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[30]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[28]\,
      O => \sar[28]_i_1_n_0\
    );
\sar[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[31]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[29]\,
      O => \sar[29]_i_1_n_0\
    );
\sar[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[6]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[2]\,
      O => \sar[2]_i_1_n_0\
    );
\sar[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[30]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[30]\,
      O => \sar[30]_i_1_n_0\
    );
\sar[30]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \i_reg_n_0_[4]\,
      I1 => \i_reg_n_0_[3]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \sar[31]_i_3__0_n_0\,
      O => \sar[30]_i_2__0_n_0\
    );
\sar[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[31]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[31]\,
      O => \sar[31]_i_1_n_0\
    );
\sar[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \i_reg_n_0_[4]\,
      I1 => \i_reg_n_0_[3]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \sar[31]_i_3__0_n_0\,
      O => \sar[31]_i_2__0_n_0\
    );
\sar[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222A2222222"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \sar[31]_i_4__0_n_0\,
      I3 => \sar[31]_i_5__0_n_0\,
      I4 => \sar1_carry__5_n_2\,
      I5 => \lat_cnt_reg_n_0_[0]\,
      O => \sar[31]_i_3__0_n_0\
    );
\sar[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[3]\,
      I1 => \lat_cnt_reg_n_0_[4]\,
      I2 => \lat_cnt_reg_n_0_[5]\,
      I3 => \lat_cnt_reg_n_0_[6]\,
      I4 => state(0),
      I5 => \lat_cnt_reg_n_0_[7]\,
      O => \sar[31]_i_4__0_n_0\
    );
\sar[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[1]\,
      I1 => \lat_cnt_reg_n_0_[2]\,
      O => \sar[31]_i_5__0_n_0\
    );
\sar[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[7]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[3]\,
      O => \sar[3]_i_1_n_0\
    );
\sar[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[6]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[4]\,
      O => \sar[4]_i_1_n_0\
    );
\sar[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[7]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[5]\,
      O => \sar[5]_i_1_n_0\
    );
\sar[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[6]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[6]\,
      O => \sar[6]_i_1_n_0\
    );
\sar[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \i_reg_n_0_[0]\,
      I1 => \sar[31]_i_3__0_n_0\,
      I2 => \i_reg_n_0_[4]\,
      I3 => \i_reg_n_0_[3]\,
      O => \sar[6]_i_2__0_n_0\
    );
\sar[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[7]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[7]\,
      O => \sar[7]_i_1_n_0\
    );
\sar[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \i_reg_n_0_[0]\,
      I1 => \sar[31]_i_3__0_n_0\,
      I2 => \i_reg_n_0_[4]\,
      I3 => \i_reg_n_0_[3]\,
      O => \sar[7]_i_2__0_n_0\
    );
\sar[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[14]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[8]\,
      O => \sar[8]_i_1_n_0\
    );
\sar[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[15]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[9]\,
      O => \sar[9]_i_1_n_0\
    );
\sar_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[0]_i_1_n_0\,
      Q => \sar_reg_n_0_[0]\,
      R => '0'
    );
\sar_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[10]_i_1_n_0\,
      Q => \sar_reg_n_0_[10]\,
      R => '0'
    );
\sar_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[11]_i_1_n_0\,
      Q => \sar_reg_n_0_[11]\,
      R => '0'
    );
\sar_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[12]_i_1_n_0\,
      Q => \sar_reg_n_0_[12]\,
      R => '0'
    );
\sar_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[13]_i_1_n_0\,
      Q => \sar_reg_n_0_[13]\,
      R => '0'
    );
\sar_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[14]_i_1_n_0\,
      Q => \sar_reg_n_0_[14]\,
      R => '0'
    );
\sar_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[15]_i_1_n_0\,
      Q => \sar_reg_n_0_[15]\,
      R => '0'
    );
\sar_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[16]_i_1_n_0\,
      Q => \sar_reg_n_0_[16]\,
      R => '0'
    );
\sar_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[17]_i_1_n_0\,
      Q => \sar_reg_n_0_[17]\,
      R => '0'
    );
\sar_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[18]_i_1_n_0\,
      Q => \sar_reg_n_0_[18]\,
      R => '0'
    );
\sar_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[19]_i_1_n_0\,
      Q => \sar_reg_n_0_[19]\,
      R => '0'
    );
\sar_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[1]_i_1_n_0\,
      Q => \sar_reg_n_0_[1]\,
      R => '0'
    );
\sar_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[20]_i_1_n_0\,
      Q => \sar_reg_n_0_[20]\,
      R => '0'
    );
\sar_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[21]_i_1_n_0\,
      Q => \sar_reg_n_0_[21]\,
      R => '0'
    );
\sar_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[22]_i_1_n_0\,
      Q => \sar_reg_n_0_[22]\,
      R => '0'
    );
\sar_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[23]_i_1_n_0\,
      Q => \sar_reg_n_0_[23]\,
      R => '0'
    );
\sar_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[24]_i_1_n_0\,
      Q => \sar_reg_n_0_[24]\,
      R => '0'
    );
\sar_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[25]_i_1_n_0\,
      Q => \sar_reg_n_0_[25]\,
      R => '0'
    );
\sar_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[26]_i_1_n_0\,
      Q => \sar_reg_n_0_[26]\,
      R => '0'
    );
\sar_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[27]_i_1_n_0\,
      Q => \sar_reg_n_0_[27]\,
      R => '0'
    );
\sar_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[28]_i_1_n_0\,
      Q => \sar_reg_n_0_[28]\,
      R => '0'
    );
\sar_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[29]_i_1_n_0\,
      Q => \sar_reg_n_0_[29]\,
      R => '0'
    );
\sar_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[2]_i_1_n_0\,
      Q => \sar_reg_n_0_[2]\,
      R => '0'
    );
\sar_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[30]_i_1_n_0\,
      Q => \sar_reg_n_0_[30]\,
      R => '0'
    );
\sar_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[31]_i_1_n_0\,
      Q => \sar_reg_n_0_[31]\,
      R => '0'
    );
\sar_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[3]_i_1_n_0\,
      Q => \sar_reg_n_0_[3]\,
      R => '0'
    );
\sar_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[4]_i_1_n_0\,
      Q => \sar_reg_n_0_[4]\,
      R => '0'
    );
\sar_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[5]_i_1_n_0\,
      Q => \sar_reg_n_0_[5]\,
      R => '0'
    );
\sar_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[6]_i_1_n_0\,
      Q => \sar_reg_n_0_[6]\,
      R => '0'
    );
\sar_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[7]_i_1_n_0\,
      Q => \sar_reg_n_0_[7]\,
      R => '0'
    );
\sar_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[8]_i_1_n_0\,
      Q => \sar_reg_n_0_[8]\,
      R => '0'
    );
\sar_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[9]_i_1_n_0\,
      Q => \sar_reg_n_0_[9]\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004043704"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[7]\,
      I1 => state(1),
      I2 => \state[0]_i_2__0_n_0\,
      I3 => vsync,
      I4 => prev_vsync,
      I5 => state(0),
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i[4]_i_4_n_0\,
      I1 => \lat_cnt_reg_n_0_[6]\,
      O => \state[0]_i_2__0_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFF000"
    )
        port map (
      I0 => \i[7]_i_2_n_0\,
      I1 => \state[1]_i_2__0_n_0\,
      I2 => state(0),
      I3 => \state[1]_i_3__0_n_0\,
      I4 => state(1),
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \i_reg_n_0_[6]\,
      I1 => \i_reg_n_0_[5]\,
      I2 => \i_reg_n_0_[7]\,
      O => \state[1]_i_2__0_n_0\
    );
\state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABABAAAFFBABA"
    )
        port map (
      I0 => state(0),
      I1 => prev_vsync,
      I2 => vsync,
      I3 => \state[0]_i_2__0_n_0\,
      I4 => state(1),
      I5 => \lat_cnt_reg_n_0_[7]\,
      O => \state[1]_i_3__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_1_divider_32_20_1 is
  port (
    CLK : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \^clk\ : in STD_LOGIC;
    prev_vsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_m00_reg[0]\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_1_divider_32_20_1 : entity is "divider_32_20";
end centroid_1_divider_32_20_1;

architecture STRUCTURE of centroid_1_divider_32_20_1 is
  signal dividend_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal divisor_reg : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \i[1]_i_1_n_0\ : STD_LOGIC;
  signal \i[2]_i_1_n_0\ : STD_LOGIC;
  signal \i[3]_i_1_n_0\ : STD_LOGIC;
  signal \i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \i[5]_i_1_n_0\ : STD_LOGIC;
  signal \i[5]_i_2_n_0\ : STD_LOGIC;
  signal \i[6]_i_1_n_0\ : STD_LOGIC;
  signal \i[7]_i_1_n_0\ : STD_LOGIC;
  signal \i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \i[7]_i_3_n_0\ : STD_LOGIC;
  signal \i[7]_i_4_n_0\ : STD_LOGIC;
  signal instance_name_n_0 : STD_LOGIC;
  signal instance_name_n_1 : STD_LOGIC;
  signal instance_name_n_10 : STD_LOGIC;
  signal instance_name_n_11 : STD_LOGIC;
  signal instance_name_n_12 : STD_LOGIC;
  signal instance_name_n_13 : STD_LOGIC;
  signal instance_name_n_14 : STD_LOGIC;
  signal instance_name_n_15 : STD_LOGIC;
  signal instance_name_n_16 : STD_LOGIC;
  signal instance_name_n_17 : STD_LOGIC;
  signal instance_name_n_18 : STD_LOGIC;
  signal instance_name_n_19 : STD_LOGIC;
  signal instance_name_n_2 : STD_LOGIC;
  signal instance_name_n_20 : STD_LOGIC;
  signal instance_name_n_21 : STD_LOGIC;
  signal instance_name_n_22 : STD_LOGIC;
  signal instance_name_n_23 : STD_LOGIC;
  signal instance_name_n_24 : STD_LOGIC;
  signal instance_name_n_25 : STD_LOGIC;
  signal instance_name_n_26 : STD_LOGIC;
  signal instance_name_n_27 : STD_LOGIC;
  signal instance_name_n_28 : STD_LOGIC;
  signal instance_name_n_29 : STD_LOGIC;
  signal instance_name_n_3 : STD_LOGIC;
  signal instance_name_n_30 : STD_LOGIC;
  signal instance_name_n_31 : STD_LOGIC;
  signal instance_name_n_32 : STD_LOGIC;
  signal instance_name_n_33 : STD_LOGIC;
  signal instance_name_n_34 : STD_LOGIC;
  signal instance_name_n_35 : STD_LOGIC;
  signal instance_name_n_36 : STD_LOGIC;
  signal instance_name_n_37 : STD_LOGIC;
  signal instance_name_n_38 : STD_LOGIC;
  signal instance_name_n_39 : STD_LOGIC;
  signal instance_name_n_4 : STD_LOGIC;
  signal instance_name_n_40 : STD_LOGIC;
  signal instance_name_n_41 : STD_LOGIC;
  signal instance_name_n_42 : STD_LOGIC;
  signal instance_name_n_43 : STD_LOGIC;
  signal instance_name_n_44 : STD_LOGIC;
  signal instance_name_n_45 : STD_LOGIC;
  signal instance_name_n_46 : STD_LOGIC;
  signal instance_name_n_47 : STD_LOGIC;
  signal instance_name_n_48 : STD_LOGIC;
  signal instance_name_n_49 : STD_LOGIC;
  signal instance_name_n_5 : STD_LOGIC;
  signal instance_name_n_50 : STD_LOGIC;
  signal instance_name_n_51 : STD_LOGIC;
  signal instance_name_n_6 : STD_LOGIC;
  signal instance_name_n_7 : STD_LOGIC;
  signal instance_name_n_8 : STD_LOGIC;
  signal instance_name_n_9 : STD_LOGIC;
  signal lat_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lat_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \lat_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal result_reg : STD_LOGIC;
  signal sar1 : STD_LOGIC;
  signal \sar1_carry__0_n_0\ : STD_LOGIC;
  signal \sar1_carry__0_n_1\ : STD_LOGIC;
  signal \sar1_carry__0_n_2\ : STD_LOGIC;
  signal \sar1_carry__0_n_3\ : STD_LOGIC;
  signal \sar1_carry__1_n_0\ : STD_LOGIC;
  signal \sar1_carry__1_n_1\ : STD_LOGIC;
  signal \sar1_carry__1_n_2\ : STD_LOGIC;
  signal \sar1_carry__1_n_3\ : STD_LOGIC;
  signal \sar1_carry__2_n_0\ : STD_LOGIC;
  signal \sar1_carry__2_n_1\ : STD_LOGIC;
  signal \sar1_carry__2_n_2\ : STD_LOGIC;
  signal \sar1_carry__2_n_3\ : STD_LOGIC;
  signal \sar1_carry__3_n_0\ : STD_LOGIC;
  signal \sar1_carry__3_n_1\ : STD_LOGIC;
  signal \sar1_carry__3_n_2\ : STD_LOGIC;
  signal \sar1_carry__3_n_3\ : STD_LOGIC;
  signal \sar1_carry__4_n_0\ : STD_LOGIC;
  signal \sar1_carry__4_n_1\ : STD_LOGIC;
  signal \sar1_carry__4_n_2\ : STD_LOGIC;
  signal \sar1_carry__4_n_3\ : STD_LOGIC;
  signal \sar1_carry__5_n_3\ : STD_LOGIC;
  signal sar1_carry_n_0 : STD_LOGIC;
  signal sar1_carry_n_1 : STD_LOGIC;
  signal sar1_carry_n_2 : STD_LOGIC;
  signal sar1_carry_n_3 : STD_LOGIC;
  signal \sar[0]_i_1_n_0\ : STD_LOGIC;
  signal \sar[10]_i_1_n_0\ : STD_LOGIC;
  signal \sar[11]_i_1_n_0\ : STD_LOGIC;
  signal \sar[12]_i_1_n_0\ : STD_LOGIC;
  signal \sar[13]_i_1_n_0\ : STD_LOGIC;
  signal \sar[14]_i_1_n_0\ : STD_LOGIC;
  signal \sar[14]_i_2_n_0\ : STD_LOGIC;
  signal \sar[15]_i_1_n_0\ : STD_LOGIC;
  signal \sar[15]_i_2_n_0\ : STD_LOGIC;
  signal \sar[16]_i_1_n_0\ : STD_LOGIC;
  signal \sar[17]_i_1_n_0\ : STD_LOGIC;
  signal \sar[18]_i_1_n_0\ : STD_LOGIC;
  signal \sar[19]_i_1_n_0\ : STD_LOGIC;
  signal \sar[1]_i_1_n_0\ : STD_LOGIC;
  signal \sar[20]_i_1_n_0\ : STD_LOGIC;
  signal \sar[21]_i_1_n_0\ : STD_LOGIC;
  signal \sar[22]_i_1_n_0\ : STD_LOGIC;
  signal \sar[22]_i_2_n_0\ : STD_LOGIC;
  signal \sar[23]_i_1_n_0\ : STD_LOGIC;
  signal \sar[23]_i_2_n_0\ : STD_LOGIC;
  signal \sar[24]_i_1_n_0\ : STD_LOGIC;
  signal \sar[25]_i_1_n_0\ : STD_LOGIC;
  signal \sar[26]_i_1_n_0\ : STD_LOGIC;
  signal \sar[27]_i_1_n_0\ : STD_LOGIC;
  signal \sar[28]_i_1_n_0\ : STD_LOGIC;
  signal \sar[29]_i_1_n_0\ : STD_LOGIC;
  signal \sar[2]_i_1_n_0\ : STD_LOGIC;
  signal \sar[30]_i_1_n_0\ : STD_LOGIC;
  signal \sar[30]_i_2_n_0\ : STD_LOGIC;
  signal \sar[31]_i_1_n_0\ : STD_LOGIC;
  signal \sar[31]_i_2_n_0\ : STD_LOGIC;
  signal \sar[31]_i_3_n_0\ : STD_LOGIC;
  signal \sar[31]_i_4_n_0\ : STD_LOGIC;
  signal \sar[31]_i_5_n_0\ : STD_LOGIC;
  signal \sar[3]_i_1_n_0\ : STD_LOGIC;
  signal \sar[4]_i_1_n_0\ : STD_LOGIC;
  signal \sar[5]_i_1_n_0\ : STD_LOGIC;
  signal \sar[6]_i_1_n_0\ : STD_LOGIC;
  signal \sar[6]_i_2_n_0\ : STD_LOGIC;
  signal \sar[7]_i_1_n_0\ : STD_LOGIC;
  signal \sar[7]_i_2_n_0\ : STD_LOGIC;
  signal \sar[8]_i_1_n_0\ : STD_LOGIC;
  signal \sar[9]_i_1_n_0\ : STD_LOGIC;
  signal \sar_reg_n_0_[0]\ : STD_LOGIC;
  signal \sar_reg_n_0_[10]\ : STD_LOGIC;
  signal \sar_reg_n_0_[11]\ : STD_LOGIC;
  signal \sar_reg_n_0_[12]\ : STD_LOGIC;
  signal \sar_reg_n_0_[13]\ : STD_LOGIC;
  signal \sar_reg_n_0_[14]\ : STD_LOGIC;
  signal \sar_reg_n_0_[15]\ : STD_LOGIC;
  signal \sar_reg_n_0_[16]\ : STD_LOGIC;
  signal \sar_reg_n_0_[17]\ : STD_LOGIC;
  signal \sar_reg_n_0_[18]\ : STD_LOGIC;
  signal \sar_reg_n_0_[19]\ : STD_LOGIC;
  signal \sar_reg_n_0_[1]\ : STD_LOGIC;
  signal \sar_reg_n_0_[20]\ : STD_LOGIC;
  signal \sar_reg_n_0_[21]\ : STD_LOGIC;
  signal \sar_reg_n_0_[22]\ : STD_LOGIC;
  signal \sar_reg_n_0_[23]\ : STD_LOGIC;
  signal \sar_reg_n_0_[24]\ : STD_LOGIC;
  signal \sar_reg_n_0_[25]\ : STD_LOGIC;
  signal \sar_reg_n_0_[26]\ : STD_LOGIC;
  signal \sar_reg_n_0_[27]\ : STD_LOGIC;
  signal \sar_reg_n_0_[28]\ : STD_LOGIC;
  signal \sar_reg_n_0_[29]\ : STD_LOGIC;
  signal \sar_reg_n_0_[2]\ : STD_LOGIC;
  signal \sar_reg_n_0_[30]\ : STD_LOGIC;
  signal \sar_reg_n_0_[31]\ : STD_LOGIC;
  signal \sar_reg_n_0_[3]\ : STD_LOGIC;
  signal \sar_reg_n_0_[4]\ : STD_LOGIC;
  signal \sar_reg_n_0_[5]\ : STD_LOGIC;
  signal \sar_reg_n_0_[6]\ : STD_LOGIC;
  signal \sar_reg_n_0_[7]\ : STD_LOGIC;
  signal \sar_reg_n_0_[8]\ : STD_LOGIC;
  signal \sar_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal NLW_sar1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sar1_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i[0]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i[5]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \i[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i[7]_i_2__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i[7]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \lat_cnt[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \lat_cnt[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \lat_cnt[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \lat_cnt[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \lat_cnt[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \lat_cnt[7]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sar[14]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sar[15]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sar[22]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sar[23]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sar[30]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sar[31]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sar[31]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sar[6]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sar[7]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair10";
begin
\dividend_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => prev_vsync,
      I1 => vsync,
      I2 => state(1),
      I3 => state(0),
      O => divisor_reg
    );
\dividend_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(0),
      Q => dividend_reg(0),
      R => '0'
    );
\dividend_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(10),
      Q => dividend_reg(10),
      R => '0'
    );
\dividend_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(11),
      Q => dividend_reg(11),
      R => '0'
    );
\dividend_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(12),
      Q => dividend_reg(12),
      R => '0'
    );
\dividend_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(13),
      Q => dividend_reg(13),
      R => '0'
    );
\dividend_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(14),
      Q => dividend_reg(14),
      R => '0'
    );
\dividend_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(15),
      Q => dividend_reg(15),
      R => '0'
    );
\dividend_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(16),
      Q => dividend_reg(16),
      R => '0'
    );
\dividend_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(17),
      Q => dividend_reg(17),
      R => '0'
    );
\dividend_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(18),
      Q => dividend_reg(18),
      R => '0'
    );
\dividend_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(19),
      Q => dividend_reg(19),
      R => '0'
    );
\dividend_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(1),
      Q => dividend_reg(1),
      R => '0'
    );
\dividend_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(20),
      Q => dividend_reg(20),
      R => '0'
    );
\dividend_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(21),
      Q => dividend_reg(21),
      R => '0'
    );
\dividend_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(22),
      Q => dividend_reg(22),
      R => '0'
    );
\dividend_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(23),
      Q => dividend_reg(23),
      R => '0'
    );
\dividend_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(24),
      Q => dividend_reg(24),
      R => '0'
    );
\dividend_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(25),
      Q => dividend_reg(25),
      R => '0'
    );
\dividend_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(26),
      Q => dividend_reg(26),
      R => '0'
    );
\dividend_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(27),
      Q => dividend_reg(27),
      R => '0'
    );
\dividend_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(28),
      Q => dividend_reg(28),
      R => '0'
    );
\dividend_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(29),
      Q => dividend_reg(29),
      R => '0'
    );
\dividend_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(2),
      Q => dividend_reg(2),
      R => '0'
    );
\dividend_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(30),
      Q => dividend_reg(30),
      R => '0'
    );
\dividend_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(31),
      Q => dividend_reg(31),
      R => '0'
    );
\dividend_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(3),
      Q => dividend_reg(3),
      R => '0'
    );
\dividend_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(4),
      Q => dividend_reg(4),
      R => '0'
    );
\dividend_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(5),
      Q => dividend_reg(5),
      R => '0'
    );
\dividend_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(6),
      Q => dividend_reg(6),
      R => '0'
    );
\dividend_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(7),
      Q => dividend_reg(7),
      R => '0'
    );
\dividend_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(8),
      Q => dividend_reg(8),
      R => '0'
    );
\dividend_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(9),
      Q => dividend_reg(9),
      R => '0'
    );
\divisor_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(0),
      Q => \divisor_reg_reg_n_0_[0]\,
      R => '0'
    );
\divisor_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(10),
      Q => \divisor_reg_reg_n_0_[10]\,
      R => '0'
    );
\divisor_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(11),
      Q => \divisor_reg_reg_n_0_[11]\,
      R => '0'
    );
\divisor_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(12),
      Q => \divisor_reg_reg_n_0_[12]\,
      R => '0'
    );
\divisor_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(13),
      Q => \divisor_reg_reg_n_0_[13]\,
      R => '0'
    );
\divisor_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(14),
      Q => \divisor_reg_reg_n_0_[14]\,
      R => '0'
    );
\divisor_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(15),
      Q => \divisor_reg_reg_n_0_[15]\,
      R => '0'
    );
\divisor_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(16),
      Q => \divisor_reg_reg_n_0_[16]\,
      R => '0'
    );
\divisor_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(17),
      Q => \divisor_reg_reg_n_0_[17]\,
      R => '0'
    );
\divisor_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(18),
      Q => \divisor_reg_reg_n_0_[18]\,
      R => '0'
    );
\divisor_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(19),
      Q => \divisor_reg_reg_n_0_[19]\,
      R => '0'
    );
\divisor_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(1),
      Q => \divisor_reg_reg_n_0_[1]\,
      R => '0'
    );
\divisor_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(2),
      Q => \divisor_reg_reg_n_0_[2]\,
      R => '0'
    );
\divisor_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(3),
      Q => \divisor_reg_reg_n_0_[3]\,
      R => '0'
    );
\divisor_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(4),
      Q => \divisor_reg_reg_n_0_[4]\,
      R => '0'
    );
\divisor_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(5),
      Q => \divisor_reg_reg_n_0_[5]\,
      R => '0'
    );
\divisor_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(6),
      Q => \divisor_reg_reg_n_0_[6]\,
      R => '0'
    );
\divisor_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(7),
      Q => \divisor_reg_reg_n_0_[7]\,
      R => '0'
    );
\divisor_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(8),
      Q => \divisor_reg_reg_n_0_[8]\,
      R => '0'
    );
\divisor_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(9),
      Q => \divisor_reg_reg_n_0_[9]\,
      R => '0'
    );
\i[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => i(0),
      I1 => state(1),
      O => \i[0]_i_1__0_n_0\
    );
\i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => state(1),
      I1 => i(1),
      I2 => i(0),
      O => \i[1]_i_1_n_0\
    );
\i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => state(1),
      I1 => i(2),
      I2 => i(0),
      I3 => i(1),
      O => \i[2]_i_1_n_0\
    );
\i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => i(3),
      I1 => i(2),
      I2 => i(1),
      I3 => i(0),
      I4 => state(1),
      O => \i[3]_i_1_n_0\
    );
\i[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA9FFFFFFFF"
    )
        port map (
      I0 => i(4),
      I1 => i(0),
      I2 => i(1),
      I3 => i(2),
      I4 => i(3),
      I5 => state(1),
      O => \i[4]_i_1__0_n_0\
    );
\i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888882"
    )
        port map (
      I0 => state(1),
      I1 => i(5),
      I2 => i(0),
      I3 => \i[5]_i_2_n_0\,
      I4 => i(4),
      I5 => i(3),
      O => \i[5]_i_1_n_0\
    );
\i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      O => \i[5]_i_2_n_0\
    );
\i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8882"
    )
        port map (
      I0 => state(1),
      I1 => i(6),
      I2 => \i[7]_i_4_n_0\,
      I3 => i(5),
      O => \i[6]_i_1_n_0\
    );
\i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001FF"
    )
        port map (
      I0 => \i[7]_i_3_n_0\,
      I1 => lat_cnt(6),
      I2 => lat_cnt(7),
      I3 => state(1),
      I4 => state(0),
      O => \i[7]_i_1_n_0\
    );
\i[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => state(1),
      I1 => i(7),
      I2 => \i[7]_i_4_n_0\,
      I3 => i(6),
      I4 => i(5),
      O => \i[7]_i_2__0_n_0\
    );
\i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => lat_cnt(4),
      I1 => lat_cnt(2),
      I2 => lat_cnt(0),
      I3 => lat_cnt(1),
      I4 => lat_cnt(3),
      I5 => lat_cnt(5),
      O => \i[7]_i_3_n_0\
    );
\i[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i(0),
      I1 => i(1),
      I2 => i(2),
      I3 => i(4),
      I4 => i(3),
      O => \i[7]_i_4_n_0\
    );
\i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[0]_i_1__0_n_0\,
      Q => i(0),
      R => '0'
    );
\i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[1]_i_1_n_0\,
      Q => i(1),
      R => '0'
    );
\i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[2]_i_1_n_0\,
      Q => i(2),
      R => '0'
    );
\i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[3]_i_1_n_0\,
      Q => i(3),
      R => '0'
    );
\i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[4]_i_1__0_n_0\,
      Q => i(4),
      R => '0'
    );
\i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[5]_i_1_n_0\,
      Q => i(5),
      R => '0'
    );
\i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[6]_i_1_n_0\,
      Q => i(6),
      R => '0'
    );
\i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[7]_i_2__0_n_0\,
      Q => i(7),
      R => '0'
    );
instance_name: entity work.centroid_1_mult_32_20_lm_2
     port map (
      A(31) => \sar_reg_n_0_[31]\,
      A(30) => \sar_reg_n_0_[30]\,
      A(29) => \sar_reg_n_0_[29]\,
      A(28) => \sar_reg_n_0_[28]\,
      A(27) => \sar_reg_n_0_[27]\,
      A(26) => \sar_reg_n_0_[26]\,
      A(25) => \sar_reg_n_0_[25]\,
      A(24) => \sar_reg_n_0_[24]\,
      A(23) => \sar_reg_n_0_[23]\,
      A(22) => \sar_reg_n_0_[22]\,
      A(21) => \sar_reg_n_0_[21]\,
      A(20) => \sar_reg_n_0_[20]\,
      A(19) => \sar_reg_n_0_[19]\,
      A(18) => \sar_reg_n_0_[18]\,
      A(17) => \sar_reg_n_0_[17]\,
      A(16) => \sar_reg_n_0_[16]\,
      A(15) => \sar_reg_n_0_[15]\,
      A(14) => \sar_reg_n_0_[14]\,
      A(13) => \sar_reg_n_0_[13]\,
      A(12) => \sar_reg_n_0_[12]\,
      A(11) => \sar_reg_n_0_[11]\,
      A(10) => \sar_reg_n_0_[10]\,
      A(9) => \sar_reg_n_0_[9]\,
      A(8) => \sar_reg_n_0_[8]\,
      A(7) => \sar_reg_n_0_[7]\,
      A(6) => \sar_reg_n_0_[6]\,
      A(5) => \sar_reg_n_0_[5]\,
      A(4) => \sar_reg_n_0_[4]\,
      A(3) => \sar_reg_n_0_[3]\,
      A(2) => \sar_reg_n_0_[2]\,
      A(1) => \sar_reg_n_0_[1]\,
      A(0) => \sar_reg_n_0_[0]\,
      DI(3) => instance_name_n_0,
      DI(2) => instance_name_n_1,
      DI(1) => instance_name_n_2,
      DI(0) => instance_name_n_3,
      Q(19) => \divisor_reg_reg_n_0_[19]\,
      Q(18) => \divisor_reg_reg_n_0_[18]\,
      Q(17) => \divisor_reg_reg_n_0_[17]\,
      Q(16) => \divisor_reg_reg_n_0_[16]\,
      Q(15) => \divisor_reg_reg_n_0_[15]\,
      Q(14) => \divisor_reg_reg_n_0_[14]\,
      Q(13) => \divisor_reg_reg_n_0_[13]\,
      Q(12) => \divisor_reg_reg_n_0_[12]\,
      Q(11) => \divisor_reg_reg_n_0_[11]\,
      Q(10) => \divisor_reg_reg_n_0_[10]\,
      Q(9) => \divisor_reg_reg_n_0_[9]\,
      Q(8) => \divisor_reg_reg_n_0_[8]\,
      Q(7) => \divisor_reg_reg_n_0_[7]\,
      Q(6) => \divisor_reg_reg_n_0_[6]\,
      Q(5) => \divisor_reg_reg_n_0_[5]\,
      Q(4) => \divisor_reg_reg_n_0_[4]\,
      Q(3) => \divisor_reg_reg_n_0_[3]\,
      Q(2) => \divisor_reg_reg_n_0_[2]\,
      Q(1) => \divisor_reg_reg_n_0_[1]\,
      Q(0) => \divisor_reg_reg_n_0_[0]\,
      S(3) => instance_name_n_4,
      S(2) => instance_name_n_5,
      S(1) => instance_name_n_6,
      S(0) => instance_name_n_7,
      clk => \^clk\,
      \dividend_reg_reg[31]\(31 downto 0) => dividend_reg(31 downto 0),
      \sar_reg[25]\(3) => instance_name_n_8,
      \sar_reg[25]\(2) => instance_name_n_9,
      \sar_reg[25]\(1) => instance_name_n_10,
      \sar_reg[25]\(0) => instance_name_n_11,
      \sar_reg[25]_0\(3) => instance_name_n_12,
      \sar_reg[25]_0\(2) => instance_name_n_13,
      \sar_reg[25]_0\(1) => instance_name_n_14,
      \sar_reg[25]_0\(0) => instance_name_n_15,
      \sar_reg[25]_1\(3) => instance_name_n_16,
      \sar_reg[25]_1\(2) => instance_name_n_17,
      \sar_reg[25]_1\(1) => instance_name_n_18,
      \sar_reg[25]_1\(0) => instance_name_n_19,
      \sar_reg[25]_10\(1) => instance_name_n_50,
      \sar_reg[25]_10\(0) => instance_name_n_51,
      \sar_reg[25]_2\(3) => instance_name_n_20,
      \sar_reg[25]_2\(2) => instance_name_n_21,
      \sar_reg[25]_2\(1) => instance_name_n_22,
      \sar_reg[25]_2\(0) => instance_name_n_23,
      \sar_reg[25]_3\(3) => instance_name_n_24,
      \sar_reg[25]_3\(2) => instance_name_n_25,
      \sar_reg[25]_3\(1) => instance_name_n_26,
      \sar_reg[25]_3\(0) => instance_name_n_27,
      \sar_reg[25]_4\(3) => instance_name_n_28,
      \sar_reg[25]_4\(2) => instance_name_n_29,
      \sar_reg[25]_4\(1) => instance_name_n_30,
      \sar_reg[25]_4\(0) => instance_name_n_31,
      \sar_reg[25]_5\(3) => instance_name_n_32,
      \sar_reg[25]_5\(2) => instance_name_n_33,
      \sar_reg[25]_5\(1) => instance_name_n_34,
      \sar_reg[25]_5\(0) => instance_name_n_35,
      \sar_reg[25]_6\(3) => instance_name_n_36,
      \sar_reg[25]_6\(2) => instance_name_n_37,
      \sar_reg[25]_6\(1) => instance_name_n_38,
      \sar_reg[25]_6\(0) => instance_name_n_39,
      \sar_reg[25]_7\(1) => instance_name_n_40,
      \sar_reg[25]_7\(0) => instance_name_n_41,
      \sar_reg[25]_8\(3) => instance_name_n_42,
      \sar_reg[25]_8\(2) => instance_name_n_43,
      \sar_reg[25]_8\(1) => instance_name_n_44,
      \sar_reg[25]_8\(0) => instance_name_n_45,
      \sar_reg[25]_9\(3) => instance_name_n_46,
      \sar_reg[25]_9\(2) => instance_name_n_47,
      \sar_reg[25]_9\(1) => instance_name_n_48,
      \sar_reg[25]_9\(0) => instance_name_n_49
    );
\lat_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lat_cnt(0),
      O => \lat_cnt[0]_i_1_n_0\
    );
\lat_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lat_cnt(0),
      I1 => lat_cnt(1),
      O => \lat_cnt[1]_i_1_n_0\
    );
\lat_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF01F0"
    )
        port map (
      I0 => lat_cnt(0),
      I1 => lat_cnt(1),
      I2 => state(0),
      I3 => state(1),
      I4 => lat_cnt(2),
      O => \lat_cnt[2]_i_1_n_0\
    );
\lat_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => lat_cnt(2),
      I1 => lat_cnt(0),
      I2 => lat_cnt(1),
      I3 => lat_cnt(3),
      O => \lat_cnt[3]_i_1_n_0\
    );
\lat_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => lat_cnt(3),
      I1 => lat_cnt(1),
      I2 => lat_cnt(0),
      I3 => lat_cnt(2),
      I4 => lat_cnt(4),
      O => \lat_cnt[4]_i_1_n_0\
    );
\lat_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => lat_cnt(4),
      I1 => lat_cnt(2),
      I2 => lat_cnt(0),
      I3 => lat_cnt(1),
      I4 => lat_cnt(3),
      I5 => lat_cnt(5),
      O => \lat_cnt[5]_i_1_n_0\
    );
\lat_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i[7]_i_3_n_0\,
      I1 => lat_cnt(6),
      O => \lat_cnt[6]_i_1_n_0\
    );
\lat_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \lat_cnt[7]_i_2_n_0\
    );
\lat_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => lat_cnt(6),
      I1 => \i[7]_i_3_n_0\,
      I2 => lat_cnt(7),
      O => \lat_cnt[7]_i_3_n_0\
    );
\lat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[0]_i_1_n_0\,
      Q => lat_cnt(0),
      R => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[1]_i_1_n_0\,
      Q => lat_cnt(1),
      R => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => \lat_cnt[2]_i_1_n_0\,
      Q => lat_cnt(2),
      R => '0'
    );
\lat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[3]_i_1_n_0\,
      Q => lat_cnt(3),
      R => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[4]_i_1_n_0\,
      Q => lat_cnt(4),
      R => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[5]_i_1_n_0\,
      Q => lat_cnt(5),
      R => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[6]_i_1_n_0\,
      Q => lat_cnt(6),
      R => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[7]_i_3_n_0\,
      Q => lat_cnt(7),
      R => \lat_cnt[7]_i_1_n_0\
    );
\result_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[0]\,
      Q => Q(0),
      R => '0'
    );
\result_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[10]\,
      Q => Q(10),
      R => '0'
    );
\result_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[1]\,
      Q => Q(1),
      R => '0'
    );
\result_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[2]\,
      Q => Q(2),
      R => '0'
    );
\result_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[3]\,
      Q => Q(3),
      R => '0'
    );
\result_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[4]\,
      Q => Q(4),
      R => '0'
    );
\result_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[5]\,
      Q => Q(5),
      R => '0'
    );
\result_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[6]\,
      Q => Q(6),
      R => '0'
    );
\result_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[7]\,
      Q => Q(7),
      R => '0'
    );
\result_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[8]\,
      Q => Q(8),
      R => '0'
    );
\result_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[9]\,
      Q => Q(9),
      R => '0'
    );
rv_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => result_reg
    );
rv_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => result_reg,
      Q => CLK,
      R => '0'
    );
sar1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sar1_carry_n_0,
      CO(2) => sar1_carry_n_1,
      CO(1) => sar1_carry_n_2,
      CO(0) => sar1_carry_n_3,
      CYINIT => '0',
      DI(3) => instance_name_n_0,
      DI(2) => instance_name_n_1,
      DI(1) => instance_name_n_2,
      DI(0) => instance_name_n_3,
      O(3 downto 0) => NLW_sar1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => instance_name_n_4,
      S(2) => instance_name_n_5,
      S(1) => instance_name_n_6,
      S(0) => instance_name_n_7
    );
\sar1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sar1_carry_n_0,
      CO(3) => \sar1_carry__0_n_0\,
      CO(2) => \sar1_carry__0_n_1\,
      CO(1) => \sar1_carry__0_n_2\,
      CO(0) => \sar1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_8,
      DI(2) => instance_name_n_9,
      DI(1) => instance_name_n_10,
      DI(0) => instance_name_n_11,
      O(3 downto 0) => \NLW_sar1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_12,
      S(2) => instance_name_n_13,
      S(1) => instance_name_n_14,
      S(0) => instance_name_n_15
    );
\sar1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__0_n_0\,
      CO(3) => \sar1_carry__1_n_0\,
      CO(2) => \sar1_carry__1_n_1\,
      CO(1) => \sar1_carry__1_n_2\,
      CO(0) => \sar1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_16,
      DI(2) => instance_name_n_17,
      DI(1) => instance_name_n_18,
      DI(0) => instance_name_n_19,
      O(3 downto 0) => \NLW_sar1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_20,
      S(2) => instance_name_n_21,
      S(1) => instance_name_n_22,
      S(0) => instance_name_n_23
    );
\sar1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__1_n_0\,
      CO(3) => \sar1_carry__2_n_0\,
      CO(2) => \sar1_carry__2_n_1\,
      CO(1) => \sar1_carry__2_n_2\,
      CO(0) => \sar1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_24,
      DI(2) => instance_name_n_25,
      DI(1) => instance_name_n_26,
      DI(0) => instance_name_n_27,
      O(3 downto 0) => \NLW_sar1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_28,
      S(2) => instance_name_n_29,
      S(1) => instance_name_n_30,
      S(0) => instance_name_n_31
    );
\sar1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__2_n_0\,
      CO(3) => \sar1_carry__3_n_0\,
      CO(2) => \sar1_carry__3_n_1\,
      CO(1) => \sar1_carry__3_n_2\,
      CO(0) => \sar1_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_32,
      DI(2) => instance_name_n_33,
      DI(1) => instance_name_n_34,
      DI(0) => instance_name_n_35,
      O(3 downto 0) => \NLW_sar1_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_42,
      S(2) => instance_name_n_43,
      S(1) => instance_name_n_44,
      S(0) => instance_name_n_45
    );
\sar1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__3_n_0\,
      CO(3) => \sar1_carry__4_n_0\,
      CO(2) => \sar1_carry__4_n_1\,
      CO(1) => \sar1_carry__4_n_2\,
      CO(0) => \sar1_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_36,
      DI(2) => instance_name_n_37,
      DI(1) => instance_name_n_38,
      DI(0) => instance_name_n_39,
      O(3 downto 0) => \NLW_sar1_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_46,
      S(2) => instance_name_n_47,
      S(1) => instance_name_n_48,
      S(0) => instance_name_n_49
    );
\sar1_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__4_n_0\,
      CO(3 downto 2) => \NLW_sar1_carry__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sar1,
      CO(0) => \sar1_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => instance_name_n_40,
      DI(0) => instance_name_n_41,
      O(3 downto 0) => \NLW_sar1_carry__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => instance_name_n_50,
      S(0) => instance_name_n_51
    );
\sar[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[6]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[0]\,
      O => \sar[0]_i_1_n_0\
    );
\sar[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[14]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[10]\,
      O => \sar[10]_i_1_n_0\
    );
\sar[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[15]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[11]\,
      O => \sar[11]_i_1_n_0\
    );
\sar[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[14]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[12]\,
      O => \sar[12]_i_1_n_0\
    );
\sar[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[15]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[13]\,
      O => \sar[13]_i_1_n_0\
    );
\sar[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[14]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[14]\,
      O => \sar[14]_i_1_n_0\
    );
\sar[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => i(4),
      I1 => i(3),
      I2 => i(0),
      I3 => \sar[31]_i_3_n_0\,
      O => \sar[14]_i_2_n_0\
    );
\sar[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[15]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[15]\,
      O => \sar[15]_i_1_n_0\
    );
\sar[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i(4),
      I1 => i(3),
      I2 => i(0),
      I3 => \sar[31]_i_3_n_0\,
      O => \sar[15]_i_2_n_0\
    );
\sar[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[22]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[16]\,
      O => \sar[16]_i_1_n_0\
    );
\sar[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[23]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[17]\,
      O => \sar[17]_i_1_n_0\
    );
\sar[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[22]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[18]\,
      O => \sar[18]_i_1_n_0\
    );
\sar[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[23]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[19]\,
      O => \sar[19]_i_1_n_0\
    );
\sar[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[7]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[1]\,
      O => \sar[1]_i_1_n_0\
    );
\sar[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[22]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[20]\,
      O => \sar[20]_i_1_n_0\
    );
\sar[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[23]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[21]\,
      O => \sar[21]_i_1_n_0\
    );
\sar[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[22]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[22]\,
      O => \sar[22]_i_1_n_0\
    );
\sar[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => i(3),
      I1 => i(4),
      I2 => i(0),
      I3 => \sar[31]_i_3_n_0\,
      O => \sar[22]_i_2_n_0\
    );
\sar[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[23]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[23]\,
      O => \sar[23]_i_1_n_0\
    );
\sar[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i(3),
      I1 => i(4),
      I2 => i(0),
      I3 => \sar[31]_i_3_n_0\,
      O => \sar[23]_i_2_n_0\
    );
\sar[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[30]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[24]\,
      O => \sar[24]_i_1_n_0\
    );
\sar[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[31]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[25]\,
      O => \sar[25]_i_1_n_0\
    );
\sar[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[30]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[26]\,
      O => \sar[26]_i_1_n_0\
    );
\sar[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[31]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[27]\,
      O => \sar[27]_i_1_n_0\
    );
\sar[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[30]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[28]\,
      O => \sar[28]_i_1_n_0\
    );
\sar[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[31]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[29]\,
      O => \sar[29]_i_1_n_0\
    );
\sar[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[6]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[2]\,
      O => \sar[2]_i_1_n_0\
    );
\sar[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[30]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[30]\,
      O => \sar[30]_i_1_n_0\
    );
\sar[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => i(4),
      I1 => i(3),
      I2 => i(0),
      I3 => \sar[31]_i_3_n_0\,
      O => \sar[30]_i_2_n_0\
    );
\sar[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[31]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[31]\,
      O => \sar[31]_i_1_n_0\
    );
\sar[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => i(4),
      I1 => i(3),
      I2 => i(0),
      I3 => \sar[31]_i_3_n_0\,
      O => \sar[31]_i_2_n_0\
    );
\sar[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222A2222222"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => state(1),
      I2 => \sar[31]_i_4_n_0\,
      I3 => \sar[31]_i_5_n_0\,
      I4 => sar1,
      I5 => lat_cnt(0),
      O => \sar[31]_i_3_n_0\
    );
\sar[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => lat_cnt(3),
      I1 => lat_cnt(4),
      I2 => lat_cnt(5),
      I3 => lat_cnt(6),
      I4 => state(0),
      I5 => lat_cnt(7),
      O => \sar[31]_i_4_n_0\
    );
\sar[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lat_cnt(1),
      I1 => lat_cnt(2),
      O => \sar[31]_i_5_n_0\
    );
\sar[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[7]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[3]\,
      O => \sar[3]_i_1_n_0\
    );
\sar[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[6]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[4]\,
      O => \sar[4]_i_1_n_0\
    );
\sar[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[7]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[5]\,
      O => \sar[5]_i_1_n_0\
    );
\sar[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[6]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[6]\,
      O => \sar[6]_i_1_n_0\
    );
\sar[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i(0),
      I1 => \sar[31]_i_3_n_0\,
      I2 => i(4),
      I3 => i(3),
      O => \sar[6]_i_2_n_0\
    );
\sar[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[7]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[7]\,
      O => \sar[7]_i_1_n_0\
    );
\sar[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => i(0),
      I1 => \sar[31]_i_3_n_0\,
      I2 => i(4),
      I3 => i(3),
      O => \sar[7]_i_2_n_0\
    );
\sar[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[14]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[8]\,
      O => \sar[8]_i_1_n_0\
    );
\sar[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[15]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[9]\,
      O => \sar[9]_i_1_n_0\
    );
\sar_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[0]_i_1_n_0\,
      Q => \sar_reg_n_0_[0]\,
      R => '0'
    );
\sar_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[10]_i_1_n_0\,
      Q => \sar_reg_n_0_[10]\,
      R => '0'
    );
\sar_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[11]_i_1_n_0\,
      Q => \sar_reg_n_0_[11]\,
      R => '0'
    );
\sar_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[12]_i_1_n_0\,
      Q => \sar_reg_n_0_[12]\,
      R => '0'
    );
\sar_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[13]_i_1_n_0\,
      Q => \sar_reg_n_0_[13]\,
      R => '0'
    );
\sar_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[14]_i_1_n_0\,
      Q => \sar_reg_n_0_[14]\,
      R => '0'
    );
\sar_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[15]_i_1_n_0\,
      Q => \sar_reg_n_0_[15]\,
      R => '0'
    );
\sar_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[16]_i_1_n_0\,
      Q => \sar_reg_n_0_[16]\,
      R => '0'
    );
\sar_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[17]_i_1_n_0\,
      Q => \sar_reg_n_0_[17]\,
      R => '0'
    );
\sar_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[18]_i_1_n_0\,
      Q => \sar_reg_n_0_[18]\,
      R => '0'
    );
\sar_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[19]_i_1_n_0\,
      Q => \sar_reg_n_0_[19]\,
      R => '0'
    );
\sar_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[1]_i_1_n_0\,
      Q => \sar_reg_n_0_[1]\,
      R => '0'
    );
\sar_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[20]_i_1_n_0\,
      Q => \sar_reg_n_0_[20]\,
      R => '0'
    );
\sar_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[21]_i_1_n_0\,
      Q => \sar_reg_n_0_[21]\,
      R => '0'
    );
\sar_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[22]_i_1_n_0\,
      Q => \sar_reg_n_0_[22]\,
      R => '0'
    );
\sar_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[23]_i_1_n_0\,
      Q => \sar_reg_n_0_[23]\,
      R => '0'
    );
\sar_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[24]_i_1_n_0\,
      Q => \sar_reg_n_0_[24]\,
      R => '0'
    );
\sar_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[25]_i_1_n_0\,
      Q => \sar_reg_n_0_[25]\,
      R => '0'
    );
\sar_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[26]_i_1_n_0\,
      Q => \sar_reg_n_0_[26]\,
      R => '0'
    );
\sar_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[27]_i_1_n_0\,
      Q => \sar_reg_n_0_[27]\,
      R => '0'
    );
\sar_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[28]_i_1_n_0\,
      Q => \sar_reg_n_0_[28]\,
      R => '0'
    );
\sar_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[29]_i_1_n_0\,
      Q => \sar_reg_n_0_[29]\,
      R => '0'
    );
\sar_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[2]_i_1_n_0\,
      Q => \sar_reg_n_0_[2]\,
      R => '0'
    );
\sar_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[30]_i_1_n_0\,
      Q => \sar_reg_n_0_[30]\,
      R => '0'
    );
\sar_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[31]_i_1_n_0\,
      Q => \sar_reg_n_0_[31]\,
      R => '0'
    );
\sar_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[3]_i_1_n_0\,
      Q => \sar_reg_n_0_[3]\,
      R => '0'
    );
\sar_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[4]_i_1_n_0\,
      Q => \sar_reg_n_0_[4]\,
      R => '0'
    );
\sar_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[5]_i_1_n_0\,
      Q => \sar_reg_n_0_[5]\,
      R => '0'
    );
\sar_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[6]_i_1_n_0\,
      Q => \sar_reg_n_0_[6]\,
      R => '0'
    );
\sar_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[7]_i_1_n_0\,
      Q => \sar_reg_n_0_[7]\,
      R => '0'
    );
\sar_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[8]_i_1_n_0\,
      Q => \sar_reg_n_0_[8]\,
      R => '0'
    );
\sar_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[9]_i_1_n_0\,
      Q => \sar_reg_n_0_[9]\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004043704"
    )
        port map (
      I0 => lat_cnt(7),
      I1 => state(1),
      I2 => \state[0]_i_2_n_0\,
      I3 => vsync,
      I4 => prev_vsync,
      I5 => state(0),
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i[7]_i_3_n_0\,
      I1 => lat_cnt(6),
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFF000"
    )
        port map (
      I0 => \i[7]_i_4_n_0\,
      I1 => \state[1]_i_2_n_0\,
      I2 => state(0),
      I3 => \state[1]_i_3_n_0\,
      I4 => state(1),
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => i(6),
      I1 => i(5),
      I2 => i(7),
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABABAAAFFBABA"
    )
        port map (
      I0 => state(0),
      I1 => prev_vsync,
      I2 => vsync,
      I3 => \state[0]_i_2_n_0\,
      I4 => state(1),
      I5 => lat_cnt(7),
      O => \state[1]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_1_c_accum_v12_0_11 is
  port (
    B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of centroid_1_c_accum_v12_0_11 : entity is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of centroid_1_c_accum_v12_0_11 : entity is "0";
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of centroid_1_c_accum_v12_0_11 : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of centroid_1_c_accum_v12_0_11 : entity is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of centroid_1_c_accum_v12_0_11 : entity is 11;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of centroid_1_c_accum_v12_0_11 : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of centroid_1_c_accum_v12_0_11 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of centroid_1_c_accum_v12_0_11 : entity is 1;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of centroid_1_c_accum_v12_0_11 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of centroid_1_c_accum_v12_0_11 : entity is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of centroid_1_c_accum_v12_0_11 : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of centroid_1_c_accum_v12_0_11 : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of centroid_1_c_accum_v12_0_11 : entity is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of centroid_1_c_accum_v12_0_11 : entity is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of centroid_1_c_accum_v12_0_11 : entity is 32;
  attribute C_SCALE : integer;
  attribute C_SCALE of centroid_1_c_accum_v12_0_11 : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of centroid_1_c_accum_v12_0_11 : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of centroid_1_c_accum_v12_0_11 : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of centroid_1_c_accum_v12_0_11 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of centroid_1_c_accum_v12_0_11 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of centroid_1_c_accum_v12_0_11 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_1_c_accum_v12_0_11 : entity is "c_accum_v12_0_11";
end centroid_1_c_accum_v12_0_11;

architecture STRUCTURE of centroid_1_c_accum_v12_0_11 is
  attribute C_ADD_MODE of i_synth : label is 0;
  attribute C_AINIT_VAL of i_synth : label is "0";
  attribute C_BYPASS_LOW of i_synth : label is 0;
  attribute C_B_TYPE of i_synth : label is 0;
  attribute C_B_WIDTH of i_synth : label is 11;
  attribute C_CE_OVERRIDES_SCLR of i_synth : label is 0;
  attribute C_HAS_BYPASS of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 1;
  attribute C_HAS_C_IN of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 1;
  attribute C_HAS_SINIT of i_synth : label is 0;
  attribute C_HAS_SSET of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 1;
  attribute C_LATENCY of i_synth : label is 1;
  attribute C_OUT_WIDTH of i_synth : label is 32;
  attribute C_SCALE of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_SINIT_VAL of i_synth : label is "0";
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.centroid_1_c_accum_v12_0_11_viv
     port map (
      ADD => '0',
      B(10 downto 0) => B(10 downto 0),
      BYPASS => '0',
      CE => CE,
      CLK => CLK,
      C_IN => '0',
      Q(31 downto 0) => Q(31 downto 0),
      SCLR => SCLR,
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \centroid_1_c_accum_v12_0_11__parameterized1\ is
  port (
    B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is "0";
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 11;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 1;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 32;
  attribute C_SCALE : integer;
  attribute C_SCALE of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \centroid_1_c_accum_v12_0_11__parameterized1\ : entity is "c_accum_v12_0_11";
end \centroid_1_c_accum_v12_0_11__parameterized1\;

architecture STRUCTURE of \centroid_1_c_accum_v12_0_11__parameterized1\ is
  attribute C_ADD_MODE of i_synth : label is 0;
  attribute C_AINIT_VAL of i_synth : label is "0";
  attribute C_BYPASS_LOW of i_synth : label is 0;
  attribute C_B_TYPE of i_synth : label is 1;
  attribute C_B_WIDTH of i_synth : label is 11;
  attribute C_CE_OVERRIDES_SCLR of i_synth : label is 0;
  attribute C_HAS_BYPASS of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 1;
  attribute C_HAS_C_IN of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 1;
  attribute C_HAS_SINIT of i_synth : label is 0;
  attribute C_HAS_SSET of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 1;
  attribute C_LATENCY of i_synth : label is 1;
  attribute C_OUT_WIDTH of i_synth : label is 32;
  attribute C_SCALE of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_SINIT_VAL of i_synth : label is "0";
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.\centroid_1_c_accum_v12_0_11_viv__parameterized1\
     port map (
      ADD => '0',
      B(10 downto 0) => B(10 downto 0),
      BYPASS => '0',
      CE => CE,
      CLK => CLK,
      C_IN => '0',
      Q(31 downto 0) => Q(31 downto 0),
      SCLR => SCLR,
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_1_acc_m01 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SCLR : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    clk : in STD_LOGIC;
    mask : in STD_LOGIC;
    vsync : in STD_LOGIC;
    prev_vsync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_1_acc_m01 : entity is "acc_m01";
end centroid_1_acc_m01;

architecture STRUCTURE of centroid_1_acc_m01 is
  signal \^sclr\ : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of U0 : label is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of U0 : label is "0";
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of U0 : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 11;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 1;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of U0 : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of U0 : label is 32;
  attribute C_SCALE : integer;
  attribute C_SCALE of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of U0 : label is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
  SCLR <= \^sclr\;
U0: entity work.\centroid_1_c_accum_v12_0_11__parameterized1\
     port map (
      ADD => '1',
      B(10 downto 0) => Q(10 downto 0),
      BYPASS => '0',
      CE => mask,
      CLK => clk,
      C_IN => '0',
      Q(31 downto 0) => D(31 downto 0),
      SCLR => \^sclr\,
      SINIT => '0',
      SSET => '0'
    );
U0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vsync,
      I1 => prev_vsync,
      O => \^sclr\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_1_acc_m10 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    clk : in STD_LOGIC;
    mask : in STD_LOGIC;
    SCLR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_1_acc_m10 : entity is "acc_m10";
end centroid_1_acc_m10;

architecture STRUCTURE of centroid_1_acc_m10 is
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of U0 : label is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of U0 : label is "0";
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of U0 : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 11;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 1;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of U0 : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of U0 : label is 32;
  attribute C_SCALE : integer;
  attribute C_SCALE of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of U0 : label is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.centroid_1_c_accum_v12_0_11
     port map (
      ADD => '1',
      B(10 downto 0) => Q(10 downto 0),
      BYPASS => '0',
      CE => mask,
      CLK => clk,
      C_IN => '0',
      Q(31 downto 0) => D(31 downto 0),
      SCLR => SCLR,
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_1_divider is
  port (
    CLK : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \^clk\ : in STD_LOGIC;
    prev_vsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_m00_reg[0]\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_1_divider : entity is "divider";
end centroid_1_divider;

architecture STRUCTURE of centroid_1_divider is
begin
inst: entity work.centroid_1_divider_32_20_1
     port map (
      CLK => CLK,
      D(31 downto 0) => D(31 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      \^clk\ => \^clk\,
      prev_vsync => prev_vsync,
      \r_m00_reg[0]\(19 downto 0) => \r_m00_reg[0]\(19 downto 0),
      vsync => vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_1_divider_0 is
  port (
    \r_y_div_reg[10]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    clk : in STD_LOGIC;
    prev_vsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_m00_reg[0]\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_1_divider_0 : entity is "divider";
end centroid_1_divider_0;

architecture STRUCTURE of centroid_1_divider_0 is
begin
inst: entity work.centroid_1_divider_32_20
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      clk => clk,
      prev_vsync => prev_vsync,
      \r_m00_reg[0]\(19 downto 0) => \r_m00_reg[0]\(19 downto 0),
      \r_y_div_reg[10]\ => \r_y_div_reg[10]\,
      vsync => vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_1_centroid is
  port (
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    rst : in STD_LOGIC;
    de : in STD_LOGIC;
    hsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    mask : in STD_LOGIC;
    x : out STD_LOGIC_VECTOR ( 0 to 10 );
    y : out STD_LOGIC_VECTOR ( 0 to 10 )
  );
  attribute IMG_H : integer;
  attribute IMG_H of centroid_1_centroid : entity is 64;
  attribute IMG_W : integer;
  attribute IMG_W of centroid_1_centroid : entity is 64;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_1_centroid : entity is "centroid";
end centroid_1_centroid;

architecture STRUCTURE of centroid_1_centroid is
  signal eof : STD_LOGIC;
  signal m01 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal m10 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal prev_vsync : STD_LOGIC;
  signal r_m00 : STD_LOGIC;
  signal \r_m00[19]_i_3_n_0\ : STD_LOGIC;
  signal r_m00_reg : STD_LOGIC_VECTOR ( 0 to 19 );
  signal \r_m00_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal rv_reg : STD_LOGIC;
  signal x_div : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_pos : STD_LOGIC_VECTOR ( 0 to 10 );
  signal \x_pos[0]_i_1_n_0\ : STD_LOGIC;
  signal \x_pos[0]_i_3_n_0\ : STD_LOGIC;
  signal \x_pos[0]_i_4_n_0\ : STD_LOGIC;
  signal \x_pos[5]_i_2_n_0\ : STD_LOGIC;
  signal \x_pos[5]_i_3_n_0\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[10]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[7]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[8]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[9]\ : STD_LOGIC;
  signal y_div : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_divider_n_0 : STD_LOGIC;
  signal \y_pos[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[0]_i_2_n_0\ : STD_LOGIC;
  signal \y_pos[0]_i_3_n_0\ : STD_LOGIC;
  signal \y_pos[10]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[5]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_pos[6]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[8]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[9]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[10]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[7]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[8]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_r_m00_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute x_core_info : string;
  attribute x_core_info of x_divider : label is "divider_32_20,Vivado 2017.4";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \x_pos[10]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \x_pos[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \x_pos[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \x_pos[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \x_pos[5]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \x_pos[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \x_pos[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \x_pos[9]_i_1\ : label is "soft_lutpair30";
  attribute x_core_info of y_divider : label is "divider_32_20,Vivado 2017.4";
  attribute SOFT_HLUTNM of \y_pos[10]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \y_pos[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \y_pos[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \y_pos[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \y_pos[5]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \y_pos[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \y_pos[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \y_pos[9]_i_1\ : label is "soft_lutpair31";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of mask : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute X_INTERFACE_PARAMETER of mask : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
begin
prev_vsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vsync,
      Q => prev_vsync,
      R => '0'
    );
\r_m00[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => prev_vsync,
      I1 => vsync,
      I2 => mask,
      O => r_m00
    );
\r_m00[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_m00_reg(19),
      O => \r_m00[19]_i_3_n_0\
    );
\r_m00_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[3]_i_1_n_4\,
      Q => r_m00_reg(0),
      R => r_m00
    );
\r_m00_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[11]_i_1_n_6\,
      Q => r_m00_reg(10),
      R => r_m00
    );
\r_m00_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[11]_i_1_n_7\,
      Q => r_m00_reg(11),
      R => r_m00
    );
\r_m00_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_m00_reg[15]_i_1_n_0\,
      CO(3) => \r_m00_reg[11]_i_1_n_0\,
      CO(2) => \r_m00_reg[11]_i_1_n_1\,
      CO(1) => \r_m00_reg[11]_i_1_n_2\,
      CO(0) => \r_m00_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_m00_reg[11]_i_1_n_4\,
      O(2) => \r_m00_reg[11]_i_1_n_5\,
      O(1) => \r_m00_reg[11]_i_1_n_6\,
      O(0) => \r_m00_reg[11]_i_1_n_7\,
      S(3) => r_m00_reg(8),
      S(2) => r_m00_reg(9),
      S(1) => r_m00_reg(10),
      S(0) => r_m00_reg(11)
    );
\r_m00_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[15]_i_1_n_4\,
      Q => r_m00_reg(12),
      R => r_m00
    );
\r_m00_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[15]_i_1_n_5\,
      Q => r_m00_reg(13),
      R => r_m00
    );
\r_m00_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[15]_i_1_n_6\,
      Q => r_m00_reg(14),
      R => r_m00
    );
\r_m00_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[15]_i_1_n_7\,
      Q => r_m00_reg(15),
      R => r_m00
    );
\r_m00_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_m00_reg[19]_i_2_n_0\,
      CO(3) => \r_m00_reg[15]_i_1_n_0\,
      CO(2) => \r_m00_reg[15]_i_1_n_1\,
      CO(1) => \r_m00_reg[15]_i_1_n_2\,
      CO(0) => \r_m00_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_m00_reg[15]_i_1_n_4\,
      O(2) => \r_m00_reg[15]_i_1_n_5\,
      O(1) => \r_m00_reg[15]_i_1_n_6\,
      O(0) => \r_m00_reg[15]_i_1_n_7\,
      S(3) => r_m00_reg(12),
      S(2) => r_m00_reg(13),
      S(1) => r_m00_reg(14),
      S(0) => r_m00_reg(15)
    );
\r_m00_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[19]_i_2_n_4\,
      Q => r_m00_reg(16),
      R => r_m00
    );
\r_m00_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[19]_i_2_n_5\,
      Q => r_m00_reg(17),
      R => r_m00
    );
\r_m00_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[19]_i_2_n_6\,
      Q => r_m00_reg(18),
      R => r_m00
    );
\r_m00_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[19]_i_2_n_7\,
      Q => r_m00_reg(19),
      R => r_m00
    );
\r_m00_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_m00_reg[19]_i_2_n_0\,
      CO(2) => \r_m00_reg[19]_i_2_n_1\,
      CO(1) => \r_m00_reg[19]_i_2_n_2\,
      CO(0) => \r_m00_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \r_m00_reg[19]_i_2_n_4\,
      O(2) => \r_m00_reg[19]_i_2_n_5\,
      O(1) => \r_m00_reg[19]_i_2_n_6\,
      O(0) => \r_m00_reg[19]_i_2_n_7\,
      S(3) => r_m00_reg(16),
      S(2) => r_m00_reg(17),
      S(1) => r_m00_reg(18),
      S(0) => \r_m00[19]_i_3_n_0\
    );
\r_m00_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[3]_i_1_n_5\,
      Q => r_m00_reg(1),
      R => r_m00
    );
\r_m00_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[3]_i_1_n_6\,
      Q => r_m00_reg(2),
      R => r_m00
    );
\r_m00_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[3]_i_1_n_7\,
      Q => r_m00_reg(3),
      R => r_m00
    );
\r_m00_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_m00_reg[7]_i_1_n_0\,
      CO(3) => \NLW_r_m00_reg[3]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r_m00_reg[3]_i_1_n_1\,
      CO(1) => \r_m00_reg[3]_i_1_n_2\,
      CO(0) => \r_m00_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_m00_reg[3]_i_1_n_4\,
      O(2) => \r_m00_reg[3]_i_1_n_5\,
      O(1) => \r_m00_reg[3]_i_1_n_6\,
      O(0) => \r_m00_reg[3]_i_1_n_7\,
      S(3) => r_m00_reg(0),
      S(2) => r_m00_reg(1),
      S(1) => r_m00_reg(2),
      S(0) => r_m00_reg(3)
    );
\r_m00_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[7]_i_1_n_4\,
      Q => r_m00_reg(4),
      R => r_m00
    );
\r_m00_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[7]_i_1_n_5\,
      Q => r_m00_reg(5),
      R => r_m00
    );
\r_m00_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[7]_i_1_n_6\,
      Q => r_m00_reg(6),
      R => r_m00
    );
\r_m00_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[7]_i_1_n_7\,
      Q => r_m00_reg(7),
      R => r_m00
    );
\r_m00_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_m00_reg[11]_i_1_n_0\,
      CO(3) => \r_m00_reg[7]_i_1_n_0\,
      CO(2) => \r_m00_reg[7]_i_1_n_1\,
      CO(1) => \r_m00_reg[7]_i_1_n_2\,
      CO(0) => \r_m00_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_m00_reg[7]_i_1_n_4\,
      O(2) => \r_m00_reg[7]_i_1_n_5\,
      O(1) => \r_m00_reg[7]_i_1_n_6\,
      O(0) => \r_m00_reg[7]_i_1_n_7\,
      S(3) => r_m00_reg(4),
      S(2) => r_m00_reg(5),
      S(1) => r_m00_reg(6),
      S(0) => r_m00_reg(7)
    );
\r_m00_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[11]_i_1_n_4\,
      Q => r_m00_reg(8),
      R => r_m00
    );
\r_m00_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[11]_i_1_n_5\,
      Q => r_m00_reg(9),
      R => r_m00
    );
\r_x_div_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(10),
      Q => x(0),
      R => '0'
    );
\r_x_div_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(0),
      Q => x(10),
      R => '0'
    );
\r_x_div_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(9),
      Q => x(1),
      R => '0'
    );
\r_x_div_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(8),
      Q => x(2),
      R => '0'
    );
\r_x_div_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(7),
      Q => x(3),
      R => '0'
    );
\r_x_div_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(6),
      Q => x(4),
      R => '0'
    );
\r_x_div_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(5),
      Q => x(5),
      R => '0'
    );
\r_x_div_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(4),
      Q => x(6),
      R => '0'
    );
\r_x_div_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(3),
      Q => x(7),
      R => '0'
    );
\r_x_div_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(2),
      Q => x(8),
      R => '0'
    );
\r_x_div_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(1),
      Q => x(9),
      R => '0'
    );
\r_y_div_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(10),
      Q => y(0),
      R => '0'
    );
\r_y_div_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(0),
      Q => y(10),
      R => '0'
    );
\r_y_div_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(9),
      Q => y(1),
      R => '0'
    );
\r_y_div_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(8),
      Q => y(2),
      R => '0'
    );
\r_y_div_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(7),
      Q => y(3),
      R => '0'
    );
\r_y_div_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(6),
      Q => y(4),
      R => '0'
    );
\r_y_div_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(5),
      Q => y(5),
      R => '0'
    );
\r_y_div_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(4),
      Q => y(6),
      R => '0'
    );
\r_y_div_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(3),
      Q => y(7),
      R => '0'
    );
\r_y_div_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(2),
      Q => y(8),
      R => '0'
    );
\r_y_div_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(1),
      Q => y(9),
      R => '0'
    );
x_add: entity work.centroid_1_acc_m10
     port map (
      D(31) => m10(0),
      D(30) => m10(1),
      D(29) => m10(2),
      D(28) => m10(3),
      D(27) => m10(4),
      D(26) => m10(5),
      D(25) => m10(6),
      D(24) => m10(7),
      D(23) => m10(8),
      D(22) => m10(9),
      D(21) => m10(10),
      D(20) => m10(11),
      D(19) => m10(12),
      D(18) => m10(13),
      D(17) => m10(14),
      D(16) => m10(15),
      D(15) => m10(16),
      D(14) => m10(17),
      D(13) => m10(18),
      D(12) => m10(19),
      D(11) => m10(20),
      D(10) => m10(21),
      D(9) => m10(22),
      D(8) => m10(23),
      D(7) => m10(24),
      D(6) => m10(25),
      D(5) => m10(26),
      D(4) => m10(27),
      D(3) => m10(28),
      D(2) => m10(29),
      D(1) => m10(30),
      D(0) => m10(31),
      Q(10) => \x_pos_reg_n_0_[0]\,
      Q(9) => \x_pos_reg_n_0_[1]\,
      Q(8) => \x_pos_reg_n_0_[2]\,
      Q(7) => \x_pos_reg_n_0_[3]\,
      Q(6) => \x_pos_reg_n_0_[4]\,
      Q(5) => \x_pos_reg_n_0_[5]\,
      Q(4) => \x_pos_reg_n_0_[6]\,
      Q(3) => \x_pos_reg_n_0_[7]\,
      Q(2) => \x_pos_reg_n_0_[8]\,
      Q(1) => \x_pos_reg_n_0_[9]\,
      Q(0) => \x_pos_reg_n_0_[10]\,
      SCLR => eof,
      clk => clk,
      mask => mask
    );
x_divider: entity work.centroid_1_divider
     port map (
      CLK => rv_reg,
      D(31) => m10(0),
      D(30) => m10(1),
      D(29) => m10(2),
      D(28) => m10(3),
      D(27) => m10(4),
      D(26) => m10(5),
      D(25) => m10(6),
      D(24) => m10(7),
      D(23) => m10(8),
      D(22) => m10(9),
      D(21) => m10(10),
      D(20) => m10(11),
      D(19) => m10(12),
      D(18) => m10(13),
      D(17) => m10(14),
      D(16) => m10(15),
      D(15) => m10(16),
      D(14) => m10(17),
      D(13) => m10(18),
      D(12) => m10(19),
      D(11) => m10(20),
      D(10) => m10(21),
      D(9) => m10(22),
      D(8) => m10(23),
      D(7) => m10(24),
      D(6) => m10(25),
      D(5) => m10(26),
      D(4) => m10(27),
      D(3) => m10(28),
      D(2) => m10(29),
      D(1) => m10(30),
      D(0) => m10(31),
      Q(10 downto 0) => x_div(10 downto 0),
      \^clk\ => clk,
      prev_vsync => prev_vsync,
      \r_m00_reg[0]\(19) => r_m00_reg(0),
      \r_m00_reg[0]\(18) => r_m00_reg(1),
      \r_m00_reg[0]\(17) => r_m00_reg(2),
      \r_m00_reg[0]\(16) => r_m00_reg(3),
      \r_m00_reg[0]\(15) => r_m00_reg(4),
      \r_m00_reg[0]\(14) => r_m00_reg(5),
      \r_m00_reg[0]\(13) => r_m00_reg(6),
      \r_m00_reg[0]\(12) => r_m00_reg(7),
      \r_m00_reg[0]\(11) => r_m00_reg(8),
      \r_m00_reg[0]\(10) => r_m00_reg(9),
      \r_m00_reg[0]\(9) => r_m00_reg(10),
      \r_m00_reg[0]\(8) => r_m00_reg(11),
      \r_m00_reg[0]\(7) => r_m00_reg(12),
      \r_m00_reg[0]\(6) => r_m00_reg(13),
      \r_m00_reg[0]\(5) => r_m00_reg(14),
      \r_m00_reg[0]\(4) => r_m00_reg(15),
      \r_m00_reg[0]\(3) => r_m00_reg(16),
      \r_m00_reg[0]\(2) => r_m00_reg(17),
      \r_m00_reg[0]\(1) => r_m00_reg(18),
      \r_m00_reg[0]\(0) => r_m00_reg(19),
      vsync => vsync
    );
\x_pos[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \x_pos[0]_i_3_n_0\,
      I1 => de,
      I2 => vsync,
      O => \x_pos[0]_i_1_n_0\
    );
\x_pos[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \x_pos_reg_n_0_[0]\,
      I1 => \x_pos_reg_n_0_[3]\,
      I2 => \x_pos_reg_n_0_[2]\,
      I3 => \x_pos_reg_n_0_[1]\,
      I4 => \x_pos[0]_i_4_n_0\,
      I5 => \x_pos_reg_n_0_[4]\,
      O => x_pos(0)
    );
\x_pos[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_pos_reg_n_0_[3]\,
      I1 => \y_pos_reg_n_0_[2]\,
      I2 => \y_pos_reg_n_0_[0]\,
      I3 => \y_pos_reg_n_0_[1]\,
      I4 => \y_pos_reg_n_0_[4]\,
      I5 => \y_pos[0]_i_3_n_0\,
      O => \x_pos[0]_i_3_n_0\
    );
\x_pos[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \x_pos_reg_n_0_[6]\,
      I1 => \x_pos_reg_n_0_[8]\,
      I2 => \x_pos_reg_n_0_[10]\,
      I3 => \x_pos_reg_n_0_[9]\,
      I4 => \x_pos_reg_n_0_[7]\,
      I5 => \x_pos_reg_n_0_[5]\,
      O => \x_pos[0]_i_4_n_0\
    );
\x_pos[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_pos_reg_n_0_[10]\,
      O => x_pos(10)
    );
\x_pos[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \x_pos_reg_n_0_[1]\,
      I1 => \x_pos_reg_n_0_[2]\,
      I2 => \x_pos_reg_n_0_[3]\,
      I3 => \x_pos[0]_i_4_n_0\,
      I4 => \x_pos_reg_n_0_[4]\,
      O => x_pos(1)
    );
\x_pos[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \x_pos_reg_n_0_[2]\,
      I1 => \x_pos[0]_i_4_n_0\,
      I2 => \x_pos_reg_n_0_[4]\,
      I3 => \x_pos_reg_n_0_[3]\,
      O => x_pos(2)
    );
\x_pos[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \x_pos_reg_n_0_[3]\,
      I1 => \x_pos_reg_n_0_[4]\,
      I2 => \x_pos[0]_i_4_n_0\,
      O => x_pos(3)
    );
\x_pos[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFFE"
    )
        port map (
      I0 => \x_pos_reg_n_0_[1]\,
      I1 => \x_pos_reg_n_0_[0]\,
      I2 => \x_pos_reg_n_0_[2]\,
      I3 => \x_pos_reg_n_0_[3]\,
      I4 => \x_pos_reg_n_0_[4]\,
      I5 => \x_pos[0]_i_4_n_0\,
      O => x_pos(4)
    );
\x_pos[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \x_pos[5]_i_2_n_0\,
      I1 => \x_pos_reg_n_0_[5]\,
      I2 => \x_pos[5]_i_3_n_0\,
      O => x_pos(5)
    );
\x_pos[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \x_pos_reg_n_0_[3]\,
      I1 => \x_pos_reg_n_0_[2]\,
      I2 => \x_pos_reg_n_0_[0]\,
      I3 => \x_pos_reg_n_0_[1]\,
      I4 => \x_pos_reg_n_0_[4]\,
      I5 => \x_pos[0]_i_4_n_0\,
      O => \x_pos[5]_i_2_n_0\
    );
\x_pos[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \x_pos_reg_n_0_[7]\,
      I1 => \x_pos_reg_n_0_[9]\,
      I2 => \x_pos_reg_n_0_[10]\,
      I3 => \x_pos_reg_n_0_[8]\,
      I4 => \x_pos_reg_n_0_[6]\,
      O => \x_pos[5]_i_3_n_0\
    );
\x_pos[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \x_pos[5]_i_2_n_0\,
      I1 => \x_pos_reg_n_0_[6]\,
      I2 => \x_pos_reg_n_0_[8]\,
      I3 => \x_pos_reg_n_0_[10]\,
      I4 => \x_pos_reg_n_0_[9]\,
      I5 => \x_pos_reg_n_0_[7]\,
      O => x_pos(6)
    );
\x_pos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \x_pos[5]_i_2_n_0\,
      I1 => \x_pos_reg_n_0_[7]\,
      I2 => \x_pos_reg_n_0_[9]\,
      I3 => \x_pos_reg_n_0_[10]\,
      I4 => \x_pos_reg_n_0_[8]\,
      O => x_pos(7)
    );
\x_pos[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \x_pos[5]_i_2_n_0\,
      I1 => \x_pos_reg_n_0_[8]\,
      I2 => \x_pos_reg_n_0_[10]\,
      I3 => \x_pos_reg_n_0_[9]\,
      O => x_pos(8)
    );
\x_pos[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \x_pos[5]_i_2_n_0\,
      I1 => \x_pos_reg_n_0_[9]\,
      I2 => \x_pos_reg_n_0_[10]\,
      O => x_pos(9)
    );
\x_pos_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(0),
      Q => \x_pos_reg_n_0_[0]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(10),
      Q => \x_pos_reg_n_0_[10]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(1),
      Q => \x_pos_reg_n_0_[1]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(2),
      Q => \x_pos_reg_n_0_[2]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(3),
      Q => \x_pos_reg_n_0_[3]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(4),
      Q => \x_pos_reg_n_0_[4]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(5),
      Q => \x_pos_reg_n_0_[5]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(6),
      Q => \x_pos_reg_n_0_[6]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(7),
      Q => \x_pos_reg_n_0_[7]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(8),
      Q => \x_pos_reg_n_0_[8]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(9),
      Q => \x_pos_reg_n_0_[9]\,
      R => \x_pos[0]_i_1_n_0\
    );
y_add: entity work.centroid_1_acc_m01
     port map (
      D(31) => m01(0),
      D(30) => m01(1),
      D(29) => m01(2),
      D(28) => m01(3),
      D(27) => m01(4),
      D(26) => m01(5),
      D(25) => m01(6),
      D(24) => m01(7),
      D(23) => m01(8),
      D(22) => m01(9),
      D(21) => m01(10),
      D(20) => m01(11),
      D(19) => m01(12),
      D(18) => m01(13),
      D(17) => m01(14),
      D(16) => m01(15),
      D(15) => m01(16),
      D(14) => m01(17),
      D(13) => m01(18),
      D(12) => m01(19),
      D(11) => m01(20),
      D(10) => m01(21),
      D(9) => m01(22),
      D(8) => m01(23),
      D(7) => m01(24),
      D(6) => m01(25),
      D(5) => m01(26),
      D(4) => m01(27),
      D(3) => m01(28),
      D(2) => m01(29),
      D(1) => m01(30),
      D(0) => m01(31),
      Q(10) => \y_pos_reg_n_0_[0]\,
      Q(9) => \y_pos_reg_n_0_[1]\,
      Q(8) => \y_pos_reg_n_0_[2]\,
      Q(7) => \y_pos_reg_n_0_[3]\,
      Q(6) => \y_pos_reg_n_0_[4]\,
      Q(5) => \y_pos_reg_n_0_[5]\,
      Q(4) => \y_pos_reg_n_0_[6]\,
      Q(3) => \y_pos_reg_n_0_[7]\,
      Q(2) => \y_pos_reg_n_0_[8]\,
      Q(1) => \y_pos_reg_n_0_[9]\,
      Q(0) => \y_pos_reg_n_0_[10]\,
      SCLR => eof,
      clk => clk,
      mask => mask,
      prev_vsync => prev_vsync,
      vsync => vsync
    );
y_divider: entity work.centroid_1_divider_0
     port map (
      D(31) => m01(0),
      D(30) => m01(1),
      D(29) => m01(2),
      D(28) => m01(3),
      D(27) => m01(4),
      D(26) => m01(5),
      D(25) => m01(6),
      D(24) => m01(7),
      D(23) => m01(8),
      D(22) => m01(9),
      D(21) => m01(10),
      D(20) => m01(11),
      D(19) => m01(12),
      D(18) => m01(13),
      D(17) => m01(14),
      D(16) => m01(15),
      D(15) => m01(16),
      D(14) => m01(17),
      D(13) => m01(18),
      D(12) => m01(19),
      D(11) => m01(20),
      D(10) => m01(21),
      D(9) => m01(22),
      D(8) => m01(23),
      D(7) => m01(24),
      D(6) => m01(25),
      D(5) => m01(26),
      D(4) => m01(27),
      D(3) => m01(28),
      D(2) => m01(29),
      D(1) => m01(30),
      D(0) => m01(31),
      Q(10 downto 0) => y_div(10 downto 0),
      clk => clk,
      prev_vsync => prev_vsync,
      \r_m00_reg[0]\(19) => r_m00_reg(0),
      \r_m00_reg[0]\(18) => r_m00_reg(1),
      \r_m00_reg[0]\(17) => r_m00_reg(2),
      \r_m00_reg[0]\(16) => r_m00_reg(3),
      \r_m00_reg[0]\(15) => r_m00_reg(4),
      \r_m00_reg[0]\(14) => r_m00_reg(5),
      \r_m00_reg[0]\(13) => r_m00_reg(6),
      \r_m00_reg[0]\(12) => r_m00_reg(7),
      \r_m00_reg[0]\(11) => r_m00_reg(8),
      \r_m00_reg[0]\(10) => r_m00_reg(9),
      \r_m00_reg[0]\(9) => r_m00_reg(10),
      \r_m00_reg[0]\(8) => r_m00_reg(11),
      \r_m00_reg[0]\(7) => r_m00_reg(12),
      \r_m00_reg[0]\(6) => r_m00_reg(13),
      \r_m00_reg[0]\(5) => r_m00_reg(14),
      \r_m00_reg[0]\(4) => r_m00_reg(15),
      \r_m00_reg[0]\(3) => r_m00_reg(16),
      \r_m00_reg[0]\(2) => r_m00_reg(17),
      \r_m00_reg[0]\(1) => r_m00_reg(18),
      \r_m00_reg[0]\(0) => r_m00_reg(19),
      \r_y_div_reg[10]\ => y_divider_n_0,
      vsync => vsync
    );
\y_pos[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \x_pos[5]_i_2_n_0\,
      I1 => \x_pos[0]_i_3_n_0\,
      I2 => de,
      O => \y_pos[0]_i_1_n_0\
    );
\y_pos[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \y_pos_reg_n_0_[0]\,
      I1 => \y_pos_reg_n_0_[3]\,
      I2 => \y_pos_reg_n_0_[2]\,
      I3 => \y_pos_reg_n_0_[1]\,
      I4 => \y_pos[0]_i_3_n_0\,
      I5 => \y_pos_reg_n_0_[4]\,
      O => \y_pos[0]_i_2_n_0\
    );
\y_pos[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \y_pos_reg_n_0_[6]\,
      I1 => \y_pos_reg_n_0_[8]\,
      I2 => \y_pos_reg_n_0_[10]\,
      I3 => \y_pos_reg_n_0_[9]\,
      I4 => \y_pos_reg_n_0_[7]\,
      I5 => \y_pos_reg_n_0_[5]\,
      O => \y_pos[0]_i_3_n_0\
    );
\y_pos[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_pos_reg_n_0_[10]\,
      O => \y_pos[10]_i_1_n_0\
    );
\y_pos[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \y_pos_reg_n_0_[1]\,
      I1 => \y_pos_reg_n_0_[2]\,
      I2 => \y_pos_reg_n_0_[3]\,
      I3 => \y_pos[0]_i_3_n_0\,
      I4 => \y_pos_reg_n_0_[4]\,
      O => \y_pos[1]_i_1_n_0\
    );
\y_pos[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \y_pos_reg_n_0_[2]\,
      I1 => \y_pos[0]_i_3_n_0\,
      I2 => \y_pos_reg_n_0_[4]\,
      I3 => \y_pos_reg_n_0_[3]\,
      O => \y_pos[2]_i_1_n_0\
    );
\y_pos[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \y_pos_reg_n_0_[3]\,
      I1 => \y_pos_reg_n_0_[4]\,
      I2 => \y_pos[0]_i_3_n_0\,
      O => \y_pos[3]_i_1_n_0\
    );
\y_pos[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFFE"
    )
        port map (
      I0 => \y_pos_reg_n_0_[1]\,
      I1 => \y_pos_reg_n_0_[0]\,
      I2 => \y_pos_reg_n_0_[2]\,
      I3 => \y_pos_reg_n_0_[3]\,
      I4 => \y_pos_reg_n_0_[4]\,
      I5 => \y_pos[0]_i_3_n_0\,
      O => \y_pos[4]_i_1_n_0\
    );
\y_pos[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \x_pos[0]_i_3_n_0\,
      I1 => \y_pos_reg_n_0_[5]\,
      I2 => \y_pos[5]_i_2_n_0\,
      O => \y_pos[5]_i_1_n_0\
    );
\y_pos[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \y_pos_reg_n_0_[7]\,
      I1 => \y_pos_reg_n_0_[9]\,
      I2 => \y_pos_reg_n_0_[10]\,
      I3 => \y_pos_reg_n_0_[8]\,
      I4 => \y_pos_reg_n_0_[6]\,
      O => \y_pos[5]_i_2_n_0\
    );
\y_pos[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \x_pos[0]_i_3_n_0\,
      I1 => \y_pos_reg_n_0_[6]\,
      I2 => \y_pos_reg_n_0_[8]\,
      I3 => \y_pos_reg_n_0_[10]\,
      I4 => \y_pos_reg_n_0_[9]\,
      I5 => \y_pos_reg_n_0_[7]\,
      O => \y_pos[6]_i_1_n_0\
    );
\y_pos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \x_pos[0]_i_3_n_0\,
      I1 => \y_pos_reg_n_0_[7]\,
      I2 => \y_pos_reg_n_0_[9]\,
      I3 => \y_pos_reg_n_0_[10]\,
      I4 => \y_pos_reg_n_0_[8]\,
      O => \y_pos[7]_i_1_n_0\
    );
\y_pos[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \x_pos[0]_i_3_n_0\,
      I1 => \y_pos_reg_n_0_[8]\,
      I2 => \y_pos_reg_n_0_[10]\,
      I3 => \y_pos_reg_n_0_[9]\,
      O => \y_pos[8]_i_1_n_0\
    );
\y_pos[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \x_pos[0]_i_3_n_0\,
      I1 => \y_pos_reg_n_0_[9]\,
      I2 => \y_pos_reg_n_0_[10]\,
      O => \y_pos[9]_i_1_n_0\
    );
\y_pos_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[0]_i_2_n_0\,
      Q => \y_pos_reg_n_0_[0]\,
      R => vsync
    );
\y_pos_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[10]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[10]\,
      R => vsync
    );
\y_pos_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[1]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[1]\,
      R => vsync
    );
\y_pos_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[2]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[2]\,
      R => vsync
    );
\y_pos_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[3]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[3]\,
      R => vsync
    );
\y_pos_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[4]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[4]\,
      R => vsync
    );
\y_pos_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[5]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[5]\,
      R => vsync
    );
\y_pos_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[6]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[6]\,
      R => vsync
    );
\y_pos_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[7]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[7]\,
      R => vsync
    );
\y_pos_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[8]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[8]\,
      R => vsync
    );
\y_pos_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[9]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[9]\,
      R => vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_1 is
  port (
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    rst : in STD_LOGIC;
    de : in STD_LOGIC;
    hsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    mask : in STD_LOGIC;
    x : out STD_LOGIC_VECTOR ( 0 to 10 );
    y : out STD_LOGIC_VECTOR ( 0 to 10 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of centroid_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of centroid_1 : entity is "centroid_1,centroid,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of centroid_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of centroid_1 : entity is "centroid,Vivado 2017.4";
end centroid_1;

architecture STRUCTURE of centroid_1 is
  attribute IMG_H : integer;
  attribute IMG_H of inst : label is 64;
  attribute IMG_W : integer;
  attribute IMG_W of inst : label is 64;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW";
begin
inst: entity work.centroid_1_centroid
     port map (
      ce => ce,
      clk => clk,
      de => de,
      hsync => hsync,
      mask => mask,
      rst => rst,
      vsync => vsync,
      x(0 to 10) => x(0 to 10),
      y(0 to 10) => y(0 to 10)
    );
end STRUCTURE;
