/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 200 192)
	(text "celuladivisao" (rect 5 0 81 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 72 0)
		(input)
		(text "X" (rect 0 0 8 19)(font "Intel Clear" (font_size 8)))
		(text "X" (rect 64 25 83 33)(font "Intel Clear" (font_size 8))(vertical))
		(line (pt 72 0)(pt 72 17))
	)
	(port
		(pt 24 0)
		(input)
		(text "Y_in" (rect 0 0 25 19)(font "Intel Clear" (font_size 8)))
		(text "Y_in" (rect 16 25 35 50)(font "Intel Clear" (font_size 8))(vertical))
		(line (pt 24 0)(pt 24 16))
	)
	(port
		(pt 136 64)
		(input)
		(text "B_in" (rect 0 0 25 19)(font "Intel Clear" (font_size 8)))
		(text "B_in" (rect 88 56 113 75)(font "Intel Clear" (font_size 8)))
		(line (pt 120 64)(pt 136 64))
	)
	(port
		(pt 0 88)
		(input)
		(text "OS_in" (rect 0 0 35 19)(font "Intel Clear" (font_size 8)))
		(text "OS_in" (rect 24 80 59 99)(font "Intel Clear" (font_size 8)))
		(line (pt 0 88)(pt 16 88))
	)
	(port
		(pt 0 64)
		(output)
		(text "B_out" (rect 0 0 34 19)(font "Intel Clear" (font_size 8)))
		(text "B_out" (rect 24 56 58 75)(font "Intel Clear" (font_size 8)))
		(line (pt 16 64)(pt 0 64))
	)
	(port
		(pt 136 88)
		(output)
		(text "OS_out" (rect 0 0 43 19)(font "Intel Clear" (font_size 8)))
		(text "OS_out" (rect 72 72 115 91)(font "Intel Clear" (font_size 8)))
		(line (pt 136 88)(pt 120 88))
	)
	(port
		(pt 72 128)
		(output)
		(text "D" (rect 0 0 9 19)(font "Intel Clear" (font_size 8)))
		(text "D" (rect 64 96 83 105)(font "Intel Clear" (font_size 8))(vertical))
		(line (pt 72 128)(pt 72 112))
	)
	(port
		(pt 112 128)
		(output)
		(text "Y_out" (rect 0 0 34 19)(font "Intel Clear" (font_size 8)))
		(text "Y_out" (rect 104 72 123 106)(font "Intel Clear" (font_size 8))(vertical))
		(line (pt 112 128)(pt 112 112))
	)
	(drawing
		(rectangle (rect 16 16 120 112))
	)
)
