{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717014777133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717014777134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 17:32:57 2024 " "Processing started: Wed May 29 17:32:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717014777134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014777134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA " "Command: quartus_map --read_settings_files=on --write_settings_files=off REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014777134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717014777248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717014777248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/alarm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782373 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system.v(56) " "Verilog HDL Module Instantiation warning at system.v(56): ignored dangling comma in List of Port Connections" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782374 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system.v(64) " "Verilog HDL Module Instantiation warning at system.v(64): ignored dangling comma in List of Port Connections" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ValvulaEntrada.v 1 1 " "Found 1 design units, including 1 entities, in source file ValvulaEntrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 ValvulaEntrada " "Found entity 1: ValvulaEntrada" {  } { { "ValvulaEntrada.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/ValvulaEntrada.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gotejamento.v 1 1 " "Found 1 design units, including 1 entities, in source file gotejamento.v" { { "Info" "ISGN_ENTITY_NAME" "1 gotejamento " "Found entity 1: gotejamento" {  } { { "gotejamento.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/gotejamento.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aspersao.v 1 1 " "Found 1 design units, including 1 entities, in source file aspersao.v" { { "Info" "ISGN_ENTITY_NAME" "1 aspersao " "Found entity 1: aspersao" {  } { { "aspersao.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/aspersao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderIrrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderIrrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderIrrigacao " "Found entity 1: decoderIrrigacao" {  } { { "decoderIrrigacao.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/decoderIrrigacao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderNivelDagua.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderNivelDagua.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderNivelDagua " "Found entity 1: decoderNivelDagua" {  } { { "decoderNivelDagua.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/decoderNivelDagua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782376 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplexador.v(22) " "Verilog HDL Module Instantiation warning at multiplexador.v(22): ignored dangling comma in List of Port Connections" {  } { { "multiplexador.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/multiplexador.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782376 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplexador.v(27) " "Verilog HDL Module Instantiation warning at multiplexador.v(27): ignored dangling comma in List of Port Connections" {  } { { "multiplexador.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/multiplexador.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/multiplexador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(16) " "Verilog HDL Module Instantiation warning at delay.v(16): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(26) " "Verilog HDL Module Instantiation warning at delay.v(26): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(36) " "Verilog HDL Module Instantiation warning at delay.v(36): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(46) " "Verilog HDL Module Instantiation warning at delay.v(46): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(56) " "Verilog HDL Module Instantiation warning at delay.v(56): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(66) " "Verilog HDL Module Instantiation warning at delay.v(66): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(76) " "Verilog HDL Module Instantiation warning at delay.v(76): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(86) " "Verilog HDL Module Instantiation warning at delay.v(86): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(96) " "Verilog HDL Module Instantiation warning at delay.v(96): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 96 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(106) " "Verilog HDL Module Instantiation warning at delay.v(106): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 106 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(116) " "Verilog HDL Module Instantiation warning at delay.v(116): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 116 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(126) " "Verilog HDL Module Instantiation warning at delay.v(126): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 126 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(136) " "Verilog HDL Module Instantiation warning at delay.v(136): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(146) " "Verilog HDL Module Instantiation warning at delay.v(146): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 146 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(156) " "Verilog HDL Module Instantiation warning at delay.v(156): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 156 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(166) " "Verilog HDL Module Instantiation warning at delay.v(166): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 166 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "output_files/delay.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dFlipFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dFlipFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "output_files/dFlipFlop.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/dFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782378 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decoderColuna.v(31) " "Verilog HDL Module Instantiation warning at decoderColuna.v(31): ignored dangling comma in List of Port Connections" {  } { { "output_files/decoderColuna.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/decoderColuna.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782378 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decoderColuna.v(41) " "Verilog HDL Module Instantiation warning at decoderColuna.v(41): ignored dangling comma in List of Port Connections" {  } { { "output_files/decoderColuna.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/decoderColuna.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782378 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decoderColuna.v(51) " "Verilog HDL Module Instantiation warning at decoderColuna.v(51): ignored dangling comma in List of Port Connections" {  } { { "output_files/decoderColuna.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/decoderColuna.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decoderColuna.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decoderColuna.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderColuna " "Found entity 1: decoderColuna" {  } { { "output_files/decoderColuna.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/decoderColuna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tFlipFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tFlipFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tFlipFlop " "Found entity 1: tFlipFlop" {  } { { "output_files/tFlipFlop.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/tFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782379 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(16) " "Verilog HDL Module Instantiation warning at delayC.v(16): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delayC.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782379 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(26) " "Verilog HDL Module Instantiation warning at delayC.v(26): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delayC.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782379 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(36) " "Verilog HDL Module Instantiation warning at delayC.v(36): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delayC.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782379 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(46) " "Verilog HDL Module Instantiation warning at delayC.v(46): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delayC.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782379 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(56) " "Verilog HDL Module Instantiation warning at delayC.v(56): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delayC.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782379 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(66) " "Verilog HDL Module Instantiation warning at delayC.v(66): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delayC.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782379 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(76) " "Verilog HDL Module Instantiation warning at delayC.v(76): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delayC.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782379 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(86) " "Verilog HDL Module Instantiation warning at delayC.v(86): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delayC.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782379 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(96) " "Verilog HDL Module Instantiation warning at delayC.v(96): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delayC.v" 96 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782379 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(106) " "Verilog HDL Module Instantiation warning at delayC.v(106): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delayC.v" 106 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/delayC.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/delayC.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayC " "Found entity 1: delayC" {  } { { "output_files/delayC.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delayC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717014782380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717014782380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717014782380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717014782380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decoder7segDigit.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decoder7segDigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7segDigit " "Found entity 1: decoder7segDigit" {  } { { "output_files/decoder7segDigit.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/decoder7segDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782380 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(25) " "Verilog HDL Module Instantiation warning at UndSec.v(25): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndSec.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782380 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(35) " "Verilog HDL Module Instantiation warning at UndSec.v(35): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndSec.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782381 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(46) " "Verilog HDL Module Instantiation warning at UndSec.v(46): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndSec.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782381 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(58) " "Verilog HDL Module Instantiation warning at UndSec.v(58): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndSec.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UndSec.v 1 1 " "Found 1 design units, including 1 entities, in source file UndSec.v" { { "Info" "ISGN_ENTITY_NAME" "1 UndSec " "Found entity 1: UndSec" {  } { { "UndSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndSec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782381 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzSec.v(22) " "Verilog HDL Module Instantiation warning at DzSec.v(22): ignored dangling comma in List of Port Connections" {  } { { "DzSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzSec.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782381 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzSec.v(32) " "Verilog HDL Module Instantiation warning at DzSec.v(32): ignored dangling comma in List of Port Connections" {  } { { "DzSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzSec.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782381 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzSec.v(44) " "Verilog HDL Module Instantiation warning at DzSec.v(44): ignored dangling comma in List of Port Connections" {  } { { "DzSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzSec.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DzSec.v 1 1 " "Found 1 design units, including 1 entities, in source file DzSec.v" { { "Info" "ISGN_ENTITY_NAME" "1 DzSec " "Found entity 1: DzSec" {  } { { "DzSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzSec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782381 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(21) " "Verilog HDL Module Instantiation warning at UndMin.v(21): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndMin.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782382 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(32) " "Verilog HDL Module Instantiation warning at UndMin.v(32): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndMin.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782382 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(45) " "Verilog HDL Module Instantiation warning at UndMin.v(45): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndMin.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782382 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(58) " "Verilog HDL Module Instantiation warning at UndMin.v(58): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndMin.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UndMin.v 1 1 " "Found 1 design units, including 1 entities, in source file UndMin.v" { { "Info" "ISGN_ENTITY_NAME" "1 UndMin " "Found entity 1: UndMin" {  } { { "UndMin.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndMin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782382 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzMin.v(24) " "Verilog HDL Module Instantiation warning at DzMin.v(24): ignored dangling comma in List of Port Connections" {  } { { "DzMin.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzMin.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782382 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzMin.v(35) " "Verilog HDL Module Instantiation warning at DzMin.v(35): ignored dangling comma in List of Port Connections" {  } { { "DzMin.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzMin.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DzMin.v 1 1 " "Found 1 design units, including 1 entities, in source file DzMin.v" { { "Info" "ISGN_ENTITY_NAME" "1 DzMin " "Found entity 1: DzMin" {  } { { "DzMin.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzMin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782382 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cronometro.v(44) " "Verilog HDL Module Instantiation warning at cronometro.v(44): ignored dangling comma in List of Port Connections" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782383 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cronometro.v(63) " "Verilog HDL Module Instantiation warning at cronometro.v(63): ignored dangling comma in List of Port Connections" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 63 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782383 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cronometro.v(76) " "Verilog HDL Module Instantiation warning at cronometro.v(76): ignored dangling comma in List of Port Connections" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782383 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cronometro.v(100) " "Verilog HDL Module Instantiation warning at cronometro.v(100): ignored dangling comma in List of Port Connections" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 100 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d3 D3 cronometro.v(4) " "Verilog HDL Declaration information at cronometro.v(4): object \"d3\" differs only in case from object \"D3\" in the same scope" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717014782383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d0 D0 cronometro.v(4) " "Verilog HDL Declaration information at cronometro.v(4): object \"d0\" differs only in case from object \"D0\" in the same scope" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717014782383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d1 D1 cronometro.v(4) " "Verilog HDL Declaration information at cronometro.v(4): object \"d1\" differs only in case from object \"D1\" in the same scope" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717014782383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d2 D2 cronometro.v(4) " "Verilog HDL Declaration information at cronometro.v(4): object \"d2\" differs only in case from object \"D2\" in the same scope" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717014782383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file cronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxCountCronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file muxCountCronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxCountCronometro " "Found entity 1: muxCountCronometro" {  } { { "muxCountCronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/muxCountCronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782383 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "twoBitCounter.v(16) " "Verilog HDL Module Instantiation warning at twoBitCounter.v(16): ignored dangling comma in List of Port Connections" {  } { { "twoBitCounter.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/twoBitCounter.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782384 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "twoBitCounter.v(26) " "Verilog HDL Module Instantiation warning at twoBitCounter.v(26): ignored dangling comma in List of Port Connections" {  } { { "twoBitCounter.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/twoBitCounter.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoBitCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file twoBitCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoBitCounter " "Found entity 1: twoBitCounter" {  } { { "twoBitCounter.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/twoBitCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryToDigit.v 1 1 " "Found 1 design units, including 1 entities, in source file binaryToDigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToDigit " "Found entity 1: binaryToDigit" {  } { { "binaryToDigit.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/binaryToDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782384 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(65) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(65): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(75) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(75): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(85) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(85): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 85 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(95) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(95): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 95 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(105) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(105): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 105 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(115) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(115): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 115 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(125) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(125): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 125 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(135) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(135): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 135 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(146) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(146): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 146 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(156) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(156): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 156 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(166) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(166): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 166 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(176) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(176): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 176 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(186) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(186): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 186 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LevelToPulse.v(196) " "Verilog HDL Module Instantiation warning at LevelToPulse.v(196): ignored dangling comma in List of Port Connections" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 196 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LevelToPulse.v 1 1 " "Found 1 design units, including 1 entities, in source file LevelToPulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulse " "Found entity 1: LevelToPulse" {  } { { "LevelToPulse.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/LevelToPulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderDigitos.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderDigitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderDigitos " "Found entity 1: decoderDigitos" {  } { { "decoderDigitos.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/decoderDigitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717014782386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7wire decoderIrrigacao.v(41) " "Verilog HDL Implicit Net warning at decoderIrrigacao.v(41): created implicit net for \"and7wire\"" {  } { { "decoderIrrigacao.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/decoderIrrigacao.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5wire decoder7segDigit.v(46) " "Verilog HDL Implicit Net warning at decoder7segDigit.v(46): created implicit net for \"and5wire\"" {  } { { "output_files/decoder7segDigit.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/decoder7segDigit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1Wire DzSec.v(34) " "Verilog HDL Implicit Net warning at DzSec.v(34): created implicit net for \"and1Wire\"" {  } { { "DzSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzSec.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0wire DzSec.v(46) " "Verilog HDL Implicit Net warning at DzSec.v(46): created implicit net for \"and0wire\"" {  } { { "DzSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzSec.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clearFF1 UndMin.v(26) " "Verilog HDL Implicit Net warning at UndMin.v(26): created implicit net for \"clearFF1\"" {  } { { "UndMin.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndMin.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clearFF2 UndMin.v(39) " "Verilog HDL Implicit Net warning at UndMin.v(39): created implicit net for \"clearFF2\"" {  } { { "UndMin.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndMin.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a muxCountCronometro.v(14) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(14): created implicit net for \"a\"" {  } { { "muxCountCronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/muxCountCronometro.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b muxCountCronometro.v(15) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(15): created implicit net for \"b\"" {  } { { "muxCountCronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/muxCountCronometro.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_bar muxCountCronometro.v(20) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(20): created implicit net for \"A_bar\"" {  } { { "muxCountCronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/muxCountCronometro.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_bar muxCountCronometro.v(21) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(21): created implicit net for \"B_bar\"" {  } { { "muxCountCronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/muxCountCronometro.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d0 muxCountCronometro.v(22) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(22): created implicit net for \"d0\"" {  } { { "muxCountCronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/muxCountCronometro.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 muxCountCronometro.v(23) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(23): created implicit net for \"d1\"" {  } { { "muxCountCronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/muxCountCronometro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d2 muxCountCronometro.v(24) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(24): created implicit net for \"d2\"" {  } { { "muxCountCronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/muxCountCronometro.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d3 muxCountCronometro.v(25) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(25): created implicit net for \"d3\"" {  } { { "muxCountCronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/muxCountCronometro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1clear decoderDigitos.v(47) " "Verilog HDL Implicit Net warning at decoderDigitos.v(47): created implicit net for \"B1clear\"" {  } { { "decoderDigitos.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/decoderDigitos.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cbar decoderDigitos.v(48) " "Verilog HDL Implicit Net warning at decoderDigitos.v(48): created implicit net for \"Cbar\"" {  } { { "decoderDigitos.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/decoderDigitos.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(100) " "Verilog HDL Instantiation warning at cronometro.v(100): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717014782387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717014782422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:alarm " "Elaborating entity \"alarm\" for hierarchy \"alarm:alarm\"" {  } { { "system.v" "alarm" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ValvulaEntrada ValvulaEntrada:ve " "Elaborating entity \"ValvulaEntrada\" for hierarchy \"ValvulaEntrada:ve\"" {  } { { "system.v" "ve" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gotejamento gotejamento:gt " "Elaborating entity \"gotejamento\" for hierarchy \"gotejamento:gt\"" {  } { { "system.v" "gt" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aspersao aspersao:as " "Elaborating entity \"aspersao\" for hierarchy \"aspersao:as\"" {  } { { "system.v" "as" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:dl " "Elaborating entity \"delay\" for hierarchy \"delay:dl\"" {  } { { "system.v" "dl" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop delay:dl\|dFlipFlop:F0 " "Elaborating entity \"dFlipFlop\" for hierarchy \"delay:dl\|dFlipFlop:F0\"" {  } { { "output_files/delay.v" "F0" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/delay.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayC delayC:dlc " "Elaborating entity \"delayC\" for hierarchy \"delayC:dlc\"" {  } { { "system.v" "dlc" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderColuna decoderColuna:dC " "Elaborating entity \"decoderColuna\" for hierarchy \"decoderColuna:dC\"" {  } { { "system.v" "dC" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderNivelDagua decoderNivelDagua:dnd " "Elaborating entity \"decoderNivelDagua\" for hierarchy \"decoderNivelDagua:dnd\"" {  } { { "system.v" "dnd" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderIrrigacao decoderIrrigacao:di " "Elaborating entity \"decoderIrrigacao\" for hierarchy \"decoderIrrigacao:di\"" {  } { { "system.v" "di" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:mux " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:mux\"" {  } { { "system.v" "mux" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToDigit binaryToDigit:btd " "Elaborating entity \"binaryToDigit\" for hierarchy \"binaryToDigit:btd\"" {  } { { "system.v" "btd" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoBitCounter binaryToDigit:btd\|twoBitCounter:tbc " "Elaborating entity \"twoBitCounter\" for hierarchy \"binaryToDigit:btd\|twoBitCounter:tbc\"" {  } { { "binaryToDigit.v" "tbc" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/binaryToDigit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:timer " "Elaborating entity \"cronometro\" for hierarchy \"cronometro:timer\"" {  } { { "system.v" "timer" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UndSec cronometro:timer\|UndSec:UndS " "Elaborating entity \"UndSec\" for hierarchy \"cronometro:timer\|UndSec:UndS\"" {  } { { "cronometro.v" "UndS" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tFlipFlop cronometro:timer\|UndSec:UndS\|tFlipFlop:F0 " "Elaborating entity \"tFlipFlop\" for hierarchy \"cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\"" {  } { { "UndSec.v" "F0" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/UndSec.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DzSec cronometro:timer\|DzSec:DzS " "Elaborating entity \"DzSec\" for hierarchy \"cronometro:timer\|DzSec:DzS\"" {  } { { "cronometro.v" "DzS" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782436 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DzSec.v(10) " "Verilog HDL warning at DzSec.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "DzSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzSec.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717014782437 "|system|cronometro:timer|DzSec:DzS"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "and0Wire 0 DzSec.v(8) " "Net \"and0Wire\" at DzSec.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "DzSec.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzSec.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717014782437 "|system|cronometro:timer|DzSec:DzS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UndMin cronometro:timer\|UndMin:UndM " "Elaborating entity \"UndMin\" for hierarchy \"cronometro:timer\|UndMin:UndM\"" {  } { { "cronometro.v" "UndM" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DzMin cronometro:timer\|DzMin:DzM " "Elaborating entity \"DzMin\" for hierarchy \"cronometro:timer\|DzMin:DzM\"" {  } { { "cronometro.v" "DzM" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782438 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DzMin.v(10) " "Verilog HDL warning at DzMin.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "DzMin.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzMin.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717014782438 "|system|cronometro:timer|DzMin:DzM"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 DzMin.v(11) " "Verilog HDL warning at DzMin.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "DzMin.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/DzMin.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717014782438 "|system|cronometro:timer|DzMin:DzM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderDigitos cronometro:timer\|decoderDigitos:comb_3 " "Elaborating entity \"decoderDigitos\" for hierarchy \"cronometro:timer\|decoderDigitos:comb_3\"" {  } { { "cronometro.v" "comb_3" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782439 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decoderDigitos.v(44) " "Verilog HDL warning at decoderDigitos.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "decoderDigitos.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/decoderDigitos.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717014782439 "|system|cronometro:timer|decoderDigitos:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decoderDigitos.v(45) " "Verilog HDL warning at decoderDigitos.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "decoderDigitos.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/decoderDigitos.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717014782439 "|system|cronometro:timer|decoderDigitos:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decoderDigitos.v(49) " "Verilog HDL warning at decoderDigitos.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "decoderDigitos.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/decoderDigitos.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717014782439 "|system|cronometro:timer|decoderDigitos:comb_3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Cbar 0 decoderDigitos.v(48) " "Net \"Cbar\" at decoderDigitos.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "decoderDigitos.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/decoderDigitos.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717014782439 "|system|cronometro:timer|decoderDigitos:comb_3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "B1Clear decoderDigitos.v(5) " "Output port \"B1Clear\" at decoderDigitos.v(5) has no driver" {  } { { "decoderDigitos.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/decoderDigitos.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717014782439 "|system|cronometro:timer|decoderDigitos:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxCountCronometro cronometro:timer\|muxCountCronometro:MCC " "Elaborating entity \"muxCountCronometro\" for hierarchy \"cronometro:timer\|muxCountCronometro:MCC\"" {  } { { "cronometro.v" "MCC" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7segDigit cronometro:timer\|decoder7segDigit:d7s " "Elaborating entity \"decoder7segDigit\" for hierarchy \"cronometro:timer\|decoder7segDigit:d7s\"" {  } { { "cronometro.v" "d7s" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/cronometro.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782440 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "and5wire 0 decoder7segDigit.v(46) " "Net \"and5wire\" at decoder7segDigit.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "output_files/decoder7segDigit.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/decoder7segDigit.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717014782440 "|system|cronometro:timer|decoder7segDigit:d7s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevelToPulse LevelToPulse:LTP " "Elaborating entity \"LevelToPulse\" for hierarchy \"LevelToPulse:LTP\"" {  } { { "system.v" "LTP" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717014782441 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alarm:alarm\|or1~0 " "Found clock multiplexer alarm:alarm\|or1~0" {  } { { "alarm.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/alarm.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1717014782520 "|system|alarm:alarm|or1~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1717014782520 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "35 " "35 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717014782686 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1717014782689 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C0 " "Inserted always-enabled tri-state buffer between \"C0\" and its non-tri-state driver." {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1717014782690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C1 " "Inserted always-enabled tri-state buffer between \"C1\" and its non-tri-state driver." {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1717014782690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C2 " "Inserted always-enabled tri-state buffer between \"C2\" and its non-tri-state driver." {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1717014782690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C3 " "Inserted always-enabled tri-state buffer between \"C3\" and its non-tri-state driver." {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1717014782690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C4 " "Inserted always-enabled tri-state buffer between \"C4\" and its non-tri-state driver." {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1717014782690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "d0 " "Inserted always-enabled tri-state buffer between \"d0\" and its non-tri-state driver." {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1717014782690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "d1 " "Inserted always-enabled tri-state buffer between \"d1\" and its non-tri-state driver." {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1717014782690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "d2 " "Inserted always-enabled tri-state buffer between \"d2\" and its non-tri-state driver." {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1717014782690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "d3 " "Inserted always-enabled tri-state buffer between \"d3\" and its non-tri-state driver." {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1717014782690 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1717014782690 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C0 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C0\" is moved to its source" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1717014782691 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C1 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C1\" is moved to its source" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1717014782691 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C2 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C2\" is moved to its source" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1717014782691 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C3 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C3\" is moved to its source" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1717014782691 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C4 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C4\" is moved to its source" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1717014782691 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1717014782691 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "C0~synth " "Node \"C0~synth\"" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717014782727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C1~synth " "Node \"C1~synth\"" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717014782727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C2~synth " "Node \"C2~synth\"" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717014782727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C3~synth " "Node \"C3~synth\"" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717014782727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C4~synth " "Node \"C4~synth\"" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717014782727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "d0~synth " "Node \"d0~synth\"" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717014782727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "d1~synth " "Node \"d1~synth\"" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717014782727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "d2~synth " "Node \"d2~synth\"" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717014782727 ""} { "Warning" "WMLS_MLS_NODE_NAME" "d3~synth " "Node \"d3~synth\"" {  } { { "system.v" "" { Text "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717014782727 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717014782727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717014782754 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717014782754 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1717014782754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717014782754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717014782754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/REGUAAUTOMATIZADA.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/Document from Robson Carvalho (1)/residential-irrigation/Residential Irrigation - PBL 2/output_files/REGUAAUTOMATIZADA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717014782791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 17:33:02 2024 " "Processing ended: Wed May 29 17:33:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717014782791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717014782791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717014782791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717014782791 ""}
