create_clock -period 50MHz [get_ports CLOCK_50]
create_clock -period 27MHz [get_ports CLKGEN_CLK2]
create_clock -period 74.25MHz [get_ports CLKGEN_CLK2] -add 
derive_pll_clocks
derive_clock_uncertainty

 create_generated_clock -source {CLKGEN_CLK2} -multiply_by 5 -duty_cycle 50.00 -name {pll_hdmi2_inst|pll_hdmi2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_hdmi2_inst|pll_hdmi2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
 create_generated_clock -source {pll_hdmi2_inst|pll_hdmi2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {pll_hdmi2_inst|pll_hdmi2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_hdmi2_inst|pll_hdmi2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
 create_generated_clock -source {pll_hdmi2_inst|pll_hdmi2_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -duty_cycle 50.00 -name {pll_hdmi2_inst|pll_hdmi2_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_hdmi2_inst|pll_hdmi2_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}

set_clock_groups -asynchronous \
  -group { CLOCK_50 } \
  -group { CLKGEN_CLK2 } \
  -group { \
    pll_acore_inst|pll_acore_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk \
    pll_acore_inst|pll_acore_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk \
    pll_acore_inst|pll_acore_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter|divclk \
    pll_acore_inst|pll_acore_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] \
  } \
  -group { \
    pll_hdmi_inst|pll_hdmi_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] \
    pll_hdmi_inst|pll_hdmi_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
  } \
  -group { \
    pll_hdmi2_inst|pll_hdmi2_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] \ 
    pll_hdmi2_inst|pll_hdmi2_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk \
    pll_hdmi2_inst|pll_hdmi2_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk \
  } \
  -group { \
    pllusbinstance|pll_usb_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] \
    pllusbinstance|pll_usb_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk \
    pllusbinstance|pll_usb_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk \
  }



#create_generated_clock -name sdram_clk -source pll_acore_inst|pll_acore_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
#set_output_delay -clock sdram_clk -max 6.0 [get_ports DRAM_DQ[*]]
#set_output_delay -clock sdram_clk -min -1.0 [get_ports DRAM_DQ[*]] 
#
#set_input_delay -clock sdram_clk -max 6.0 [get_ports DRAM_DQ[*]]
#set_input_delay -clock sdram_clk -min 0.0 [get_ports DRAM_DQ[*]] 
#
#set_output_delay -clock sdram_clk -max 6.0 [get_ports DRAM_ADDR[*]]
#set_output_delay -clock sdram_clk -min -1.0 [get_ports DRAM_ADDR[*]] 
#
#set_output_delay -clock sdram_clk -max 6.0 [get_ports DRAM_BA_0]
#set_output_delay -clock sdram_clk -min -1.0 [get_ports DRAM_BA_0] 
#
#set_output_delay -clock sdram_clk -max 6.0 [get_ports DRAM_BA_1]
#set_output_delay -clock sdram_clk -min -1.0 [get_ports DRAM_BA_1] 
#
#set_output_delay -clock sdram_clk -max 6.0 [get_ports DRAM_RAS_N]
#set_output_delay -clock sdram_clk -min -1.0 [get_ports DRAM_RAS_N]
#
#set_output_delay -clock sdram_clk -max 6.0 [get_ports DRAM_CAS_N]
#set_output_delay -clock sdram_clk -min -1.0 [get_ports DRAM_CAS_N]
#
#set_output_delay -clock sdram_clk -max 6.0 [get_ports DRAM_WE_N]
#set_output_delay -clock sdram_clk -min -1.0 [get_ports DRAM_WE_N]
#
#set_output_delay -clock sdram_clk -max 6.0 [get_ports DRAM_LDQM]
#set_output_delay -clock sdram_clk -min -1.0 [get_ports DRAM_LDQM]
#
#set_output_delay -clock sdram_clk -max 6.0 [get_ports DRAM_UDQM]
#set_output_delay -clock sdram_clk -min -1.0 [get_ports DRAM_UDQM]
#
#set_output_delay -clock sdram_clk -max 6.0 [get_ports DRAM_CKE]
#set_output_delay -clock sdram_clk -min -1.0 [get_ports DRAM_CKE]
#
