+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                                  ADC2_IF/adc/inst/pins[8].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                                  ADC2_IF/adc/inst/pins[7].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                                  ADC2_IF/adc/inst/pins[6].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                                  ADC1_IF/adc/inst/pins[1].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                                  ADC1_IF/adc/inst/pins[5].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                                                  ADC3_IF/DIV_RST_reg[0]/D|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                                  ADC1_IF/adc/inst/pins[3].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                                                   ADC1_IF/en_rst_reg[0]/D|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                                  ADC2_IF/adc/inst/pins[5].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                                  ADC1_IF/adc/inst/pins[4].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                                  ADC1_IF/adc/inst/pins[6].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                                                   ADC2_IF/en_rst_reg[0]/D|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                                  ADC1_IF/adc/inst/pins[8].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                                  ADC1_IF/adc/inst/pins[7].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                                  ADC2_IF/adc/inst/pins[4].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                                  ADC1_IF/adc/inst/pins[0].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                                  ADC2_IF/adc/inst/pins[0].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                                  ADC1_IF/adc/inst/pins[2].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                                  ADC2_IF/adc/inst/pins[3].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                                  ADC3_IF/adc/inst/pins[2].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                                  ADC3_IF/adc/inst/pins[3].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                                  ADC2_IF/adc/inst/pins[2].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                                                   ADC3_IF/en_rst_reg[0]/D|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                                  ADC3_IF/adc/inst/pins[0].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                                  ADC3_IF/adc/inst/pins[1].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                                  ADC3_IF/adc/inst/pins[5].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                                  ADC3_IF/adc/inst/pins[6].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                                  ADC2_IF/adc/inst/pins[1].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                                  ADC3_IF/adc/inst/pins[4].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                                                  ADC2_IF/DIV_RST_reg[0]/D|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                                                  ADC1_IF/DIV_RST_reg[0]/D|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                                  ADC3_IF/adc/inst/pins[7].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                                  ADC3_IF/adc/inst/pins[8].idelaye2_bus/LD|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_2 |                                                       ADC3_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |            CLK_DIV_OUT_1 |                                                       ADC2_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[1].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[3].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[5].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[4].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[8].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[7].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[2]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[4]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[1]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[2].idelaye2_bus/CNTVALUEIN[3]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[0].idelaye2_bus/CNTVALUEIN[0]|
|         clk_out1_SYSCLK0 |              CLK_DIV_OUT |                                                       ADC1_IF/adc/inst/pins[6].idelaye2_bus/CNTVALUEIN[4]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
