Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TopModule_behav xil_defaultlib.TopModule -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'controlunit' remains a black box since it has no binding entity [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/1_3_topModuleReteInterconnessione/1_3_topModuleReteInterconnessione.srcs/sources_1/new/TopModule.vhd:70]
WARNING: [VRFC 10-4940] 'mux_2_1' remains a black box since it has no binding entity [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/1_3_reteInterconnessione_board/1_3_reteInterconnessione_board.srcs/sources_1/imports/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:64]
WARNING: [VRFC 10-4940] 'mux_2_1' remains a black box since it has no binding entity [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/1_3_reteInterconnessione_board/1_3_reteInterconnessione_board.srcs/sources_1/imports/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:70]
WARNING: [VRFC 10-4940] 'mux_2_1' remains a black box since it has no binding entity [C:/Users/Fabio/Desktop/Magistrale/Architettura_dei_Sistemi_Digitali/vhdl/1_miei/1_3_reteInterconnessione_board/1_3_reteInterconnessione_board.srcs/sources_1/imports/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture structural of entity xil_defaultlib.mux_4_1 [mux_4_1_default]
Compiling architecture structural of entity xil_defaultlib.mux16_1 [mux16_1_default]
Compiling architecture dataflow of entity xil_defaultlib.demux1_2 [demux1_2_default]
Compiling architecture structural of entity xil_defaultlib.demux_1_4 [demux_1_4_default]
Compiling architecture structural of entity xil_defaultlib.reteInterconnessione_16_4 [reteinterconnessione_16_4_defaul...]
Compiling architecture structural of entity xil_defaultlib.topmodule
