module BCD_counter_tb; 
reg clk_tb;
reg reset_tb;
wire [1:0] bcd_out_tb;
BCD_counter_rtl uut (
.clk_in(clk_tb),
 
.reset_in(reset_tb),
.bcd_out(bcd_out_tb)
);
initial begin clk_tb = 0;
reset_tb = 1;
#10;
reset_tb = 0;
#100 $finish; 
end
always #5 clk_tb = ~clk_tb;
initial begin
$monitor("Time = %0t : bcd_out_tb = %0d", $time, bcd_out_tb); 
end
endmodule
