$date
	Tue Jan 04 14:36:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_testbench $end
$scope module dut $end
$var wire 1 ! LA0 $end
$var wire 1 " LB0 $end
$var wire 1 # LB1 $end
$var wire 1 $ TB $end
$var wire 1 % TA $end
$var wire 1 & RESETB $end
$var wire 2 ' NEXT_S [1:0] $end
$var wire 2 ( LB [1:0] $end
$var wire 1 ) LA1 $end
$var wire 2 * LA [1:0] $end
$var wire 1 + CLK $end
$var reg 2 , S [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
1+
b0 *
0)
b10 (
b0 '
1&
1%
0$
1#
0"
0!
$end
#20000
0&
#50000
0+
#100000
1+
#120000
1&
#150000
0+
#200000
1+
#215000
1$
#250000
0+
#300000
1+
#315000
b1 '
0%
#350000
0+
#400000
1+
#450000
0+
#500000
1+
#550000
0+
#600000
1+
#615000
b0 '
1%
#650000
0+
#700000
1+
#750000
0+
#800000
1+
#850000
0+
#900000
1+
#915000
b1 '
0%
#950000
0+
#1000000
1+
#1015000
