INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/samyt/DG_Reversible_AND_Gate/DG_Reversible_AND_Gate.srcs/sources_1/new/Reversible_AND_Gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reversible_AND_Gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/samyt/DG_Reversible_AND_Gate/DG_Reversible_AND_Gate.srcs/sim_1/new/Reversible_AND_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reversible_AND_Testbench'
