
*** Running vivado
    with args -log design_2_debug_bridge_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_debug_bridge_0_1.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_2_debug_bridge_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2461.176 ; gain = 131.984 ; free physical = 71393 ; free virtual = 220363
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_2_debug_bridge_0_1
Command: synth_design -top design_2_debug_bridge_0_1 -part xczu19eg-ffvc1760-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16947
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3957.031 ; gain = 266.828 ; free physical = 73512 ; free virtual = 222477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_debug_bridge_0_1' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/synth/design_2_debug_bridge_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_4072' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_4072_axi_jtag_0' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/design_2_debug_bridge_0_1_synth_1/.Xil/Vivado-6658-agent-32/realtime/bd_4072_axi_jtag_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_4072_axi_jtag_0' (0#1) [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/design_2_debug_bridge_0_1_synth_1/.Xil/Vivado-6658-agent-32/realtime/bd_4072_axi_jtag_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_4072_bsip_0' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/design_2_debug_bridge_0_1_synth_1/.Xil/Vivado-6658-agent-32/realtime/bd_4072_bsip_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_4072_bsip_0' (0#1) [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/design_2_debug_bridge_0_1_synth_1/.Xil/Vivado-6658-agent-32/realtime/bd_4072_bsip_0_stub.v:6]
WARNING: [Synth 8-7071] port 'drck' of module 'bd_4072_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:128]
WARNING: [Synth 8-7071] port 'reset' of module 'bd_4072_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:128]
WARNING: [Synth 8-7071] port 'sel' of module 'bd_4072_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:128]
WARNING: [Synth 8-7071] port 'shift' of module 'bd_4072_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:128]
WARNING: [Synth 8-7071] port 'tdi' of module 'bd_4072_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:128]
WARNING: [Synth 8-7071] port 'update' of module 'bd_4072_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:128]
WARNING: [Synth 8-7071] port 'capture' of module 'bd_4072_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:128]
WARNING: [Synth 8-7071] port 'runtest' of module 'bd_4072_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:128]
WARNING: [Synth 8-7071] port 'tck' of module 'bd_4072_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:128]
WARNING: [Synth 8-7071] port 'tms' of module 'bd_4072_bsip_0' is unconnected for instance 'bsip' [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:128]
WARNING: [Synth 8-7023] instance 'bsip' of module 'bd_4072_bsip_0' has 15 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:128]
INFO: [Synth 8-6155] done synthesizing module 'bd_4072' (0#1) [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/synth/bd_4072.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_2_debug_bridge_0_1' (0#1) [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/synth/design_2_debug_bridge_0_1.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 4024.969 ; gain = 334.766 ; free physical = 73293 ; free virtual = 222261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 4024.969 ; gain = 334.766 ; free physical = 73253 ; free virtual = 222221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 4024.969 ; gain = 334.766 ; free physical = 73252 ; free virtual = 222221
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4024.969 ; gain = 0.000 ; free physical = 73239 ; free virtual = 222208
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/ip/ip_0/bd_4072_axi_jtag_0/bd_4072_axi_jtag_0_in_context.xdc] for cell 'inst/axi_jtag'
create_generated_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4103.922 ; gain = 0.000 ; free physical = 73216 ; free virtual = 222190
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/ip/ip_0/bd_4072_axi_jtag_0/bd_4072_axi_jtag_0_in_context.xdc] for cell 'inst/axi_jtag'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/ip/ip_1/bd_4072_bsip_0/bd_4072_bsip_0_in_context.xdc] for cell 'inst/bsip'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/bd_0/ip/ip_1/bd_4072_bsip_0/bd_4072_bsip_0_in_context.xdc] for cell 'inst/bsip'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/design_2_debug_bridge_0_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.gen/sources_1/bd/design_2/ip/design_2_debug_bridge_0_1/design_2_debug_bridge_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/design_2_debug_bridge_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/design_2_debug_bridge_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4103.922 ; gain = 0.000 ; free physical = 73216 ; free virtual = 222191
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4103.922 ; gain = 0.000 ; free physical = 73276 ; free virtual = 222251
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 4103.922 ; gain = 413.719 ; free physical = 73417 ; free virtual = 222392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 4103.922 ; gain = 413.719 ; free physical = 73417 ; free virtual = 222392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_jtag. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/bsip. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 4103.922 ; gain = 413.719 ; free physical = 73417 ; free virtual = 222391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 4103.922 ; gain = 413.719 ; free physical = 73415 ; free virtual = 222391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 4103.922 ; gain = 413.719 ; free physical = 73232 ; free virtual = 222208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 4603.750 ; gain = 913.547 ; free physical = 72964 ; free virtual = 221944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 4603.750 ; gain = 913.547 ; free physical = 72964 ; free virtual = 221944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 4612.766 ; gain = 922.562 ; free physical = 72957 ; free virtual = 221937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 4627.641 ; gain = 937.438 ; free physical = 72956 ; free virtual = 221937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 4627.641 ; gain = 937.438 ; free physical = 72956 ; free virtual = 221937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 4627.641 ; gain = 937.438 ; free physical = 72956 ; free virtual = 221937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 4627.641 ; gain = 937.438 ; free physical = 72956 ; free virtual = 221937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 4627.641 ; gain = 937.438 ; free physical = 72956 ; free virtual = 221937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 4627.641 ; gain = 937.438 ; free physical = 72956 ; free virtual = 221937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |bd_4072_axi_jtag_0 |         1|
|2     |bd_4072_bsip_0     |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |bd_4072_axi_jtag |     1|
|2     |bd_4072_bsip     |     1|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 4627.641 ; gain = 937.438 ; free physical = 72956 ; free virtual = 221937
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 4627.641 ; gain = 858.484 ; free physical = 72956 ; free virtual = 221936
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 4627.648 ; gain = 937.438 ; free physical = 72956 ; free virtual = 221936
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4627.648 ; gain = 0.000 ; free physical = 72954 ; free virtual = 221935
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4674.234 ; gain = 0.000 ; free physical = 72983 ; free virtual = 221969
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 189eec52
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:03:15 . Memory (MB): peak = 4689.172 ; gain = 2158.613 ; free physical = 73143 ; free virtual = 222128
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4100.936; main = 3830.024; forked = 527.711
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5438.004; main = 4689.176; forked = 963.359
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/design_2_debug_bridge_0_1_synth_1/design_2_debug_bridge_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_debug_bridge_0_1, cache-ID = fab1fb2d05bff8a0
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/vivado_projects/test_network_1/test_network_1.runs/design_2_debug_bridge_0_1_synth_1/design_2_debug_bridge_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_debug_bridge_0_1_utilization_synth.rpt -pb design_2_debug_bridge_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 15:43:20 2024...
