<div id="pf1cc" class="pf w0 h0" data-page-no="1cc"><div class="pc pc1cc w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1cc.png"/><div class="t m0 x7a h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 28-1.<span class="_ _1a"> </span>ADC Signal Descriptions</div><div class="t m0 x2 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws2a8">Signal Description<span class="_ _19e"> </span>I/O</div><div class="t m0 x91 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">DADP3–DADP0<span class="_ _120"> </span>Differential Analog Channel Inputs<span class="_ _ed"> </span>I</div><div class="t m0 xb9 h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws0">DADM3–DADM0<span class="_ _179"> </span>Differential Analog Channel Inputs<span class="_ _1ea"> </span>I</div><div class="t m0 x8e h7 y2f6 ff2 fs4 fc0 sc0 ls0 ws190">AD<span class="ff5 ls206">n</span><span class="ws0">Single-Ended Analog Channel Inputs<span class="_ _161"> </span>I</span></div><div class="t m0 x97 h7 y2f7 ff2 fs4 fc0 sc0 ls0 ws190">V<span class="fs9 ws38a vb">REFSH </span><span class="ws0">Voltage Reference Select High<span class="_ _208"> </span>I</span></div><div class="t m0 x2 h7 y371 ff2 fs4 fc0 sc0 ls0 ws190">V<span class="fs9 ws38b vb">REFSL </span><span class="ws0">Voltage Reference Select Low<span class="_ _209"> </span>I</span></div><div class="t m0 x151 h7 y372 ff2 fs4 fc0 sc0 ls0 ws190">V<span class="fs9 ws38c vb">DDA </span><span class="ws0">Analog Power Supply<span class="_ _20a"> </span>I</span></div><div class="t m0 x151 h7 y373 ff2 fs4 fc0 sc0 ls0 ws190">V<span class="fs9 ws38d vb">SSA </span><span class="ws0">Analog Ground<span class="_ _20b"> </span>I</span></div><div class="t m0 x9 he y28e4 ff1 fs1 fc0 sc0 ls0 ws0">28.2.1<span class="_ _b"> </span>Analog Power (V<span class="fs2 ws20b v22">DDA</span>)</div><div class="t m0 x9 hf ycd5 ff3 fs5 fc0 sc0 ls0 ws0">The ADC analog portion uses V<span class="fs8 ws198 vc">DDA</span> as its power connection. In some packages, V<span class="fs8 ws198 vc">DDA</span> is</div><div class="t m0 x9 hf ycd6 ff3 fs5 fc0 sc0 ls0 ws0">connected internally to V<span class="fs8 ws198 vc">DD</span>. If externally available, connect the V<span class="fs8 ws198 vc">DDA</span> pin to the same</div><div class="t m0 x9 hf ycd7 ff3 fs5 fc0 sc0 ls0 ws0">voltage potential as V<span class="fs8 ws198 vc">DD</span>. External filtering may be necessary to ensure clean V<span class="fs8 ws198 vc">DDA</span> for</div><div class="t m0 x9 hf ycd8 ff3 fs5 fc0 sc0 ls0 ws0">good results.</div><div class="t m0 x9 he y28e5 ff1 fs1 fc0 sc0 ls0 ws0">28.2.2<span class="_ _b"> </span>Analog Ground (V<span class="fs2 ws20b v22">SSA</span>)</div><div class="t m0 x9 hf y28e6 ff3 fs5 fc0 sc0 ls0 ws0">The ADC analog portion uses V<span class="fs8 ws198 vc">SSA</span> as its ground connection. In some packages, V<span class="fs8 ws198 vc">SSA</span> is</div><div class="t m0 x9 hf y28e7 ff3 fs5 fc0 sc0 ls0 ws0">connected internally to V<span class="fs8 ws198 vc">SS</span>. If externally available, connect the V<span class="fs8 ws198 vc">SSA</span> pin to the same</div><div class="t m0 x9 hf y28e8 ff3 fs5 fc0 sc0 ls0 ws0">voltage potential as V<span class="fs8 ws198 vc">SS</span>.</div><div class="t m0 x9 he y28e9 ff1 fs1 fc0 sc0 ls0 ws0">28.2.3<span class="_ _b"> </span>Voltage Reference Select</div><div class="t m0 x9 hf y28ea ff3 fs5 fc0 sc0 ls0 ws1a6">V<span class="fs8 ws198 vc">REFSH</span><span class="ws0"> and V<span class="fs8 ws198 vc">REFSL</span> are the high and low reference voltages for the ADC module.</span></div><div class="t m0 x9 hf y28eb ff3 fs5 fc0 sc0 ls0 ws0">The ADC can be configured to accept one of two voltage reference pairs for V<span class="fs8 ws198 vc">REFSH</span> and</div><div class="t m0 x9 hf y28ec ff3 fs5 fc0 sc0 ls0 ws1a6">V<span class="fs8 ws198 vc">REFSL</span><span class="ws0">. Each pair contains a positive reference that must be between the minimum Ref</span></div><div class="t m0 x9 hf y28ed ff3 fs5 fc0 sc0 ls0 ws0">Voltage High and V<span class="fs8 ws198 vc">DDA</span>, and a ground reference that must be at the same potential as</div><div class="t m0 x9 hf y28ee ff3 fs5 fc0 sc0 ls0 ws1a6">V<span class="fs8 ws198 vc">SSA</span><span class="ws0">. The two pairs are external (V<span class="fs8 ws198 vc">REFH</span> and V<span class="fs8 ws198 vc">REFL</span>) and alternate (V<span class="fs8 ws198 vc">ALTH</span> and V<span class="fs8 ws198 vc">ALTL</span>).</span></div><div class="t m0 x9 hf y28ef ff3 fs5 fc0 sc0 ls0 ws0">These voltage references are selected using SC2[REFSEL]. The alternate V<span class="fs8 ws198 vc">ALTH</span> and</div><div class="t m0 x9 hf y28f0 ff3 fs5 fc0 sc0 ls0 ws1a6">V<span class="fs8 ws198 vc">ALTL</span><span class="ws0"> voltage reference pair may select additional external pins or internal sources</span></div><div class="t m0 x9 hf y28f1 ff3 fs5 fc0 sc0 ls0 ws0">depending on MCU configuration. See the chip configuration information on the Voltage</div><div class="t m0 x9 hf y28f2 ff3 fs5 fc0 sc0 ls0 ws0">References specific to this MCU.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">ADC Signal Descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">460<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
