vhdlsim_RED_TEMP/
vhdlsim/work/
*.bak
*~
vhdlsim/transcript
vsim.wlf
vhdlsim/quartus/
tcl_stacktrace.txt
assembler.bin/
assembler.sh
*.hdr
*.asm.mem
*.list
*\_dump.txt
*.bin
*.swp
DLX_wave.do
test.asm
#Binary file
test_sqrt
#Synthesis files
vhdlsim/*.log
vhdlsim/default.svf
syn/*.log
syn/default.svf
syn/work/
syn/reports/
syn/results/
#DC_SHELL-generated files
SYN_DLX.vhd
SYN_DLX.v
#Library for the above
work_syn/
