module tb_vga_controller;
    logic clk;
    logic rst;
    logic hsync, vsync;
    logic [3:0] r, g, b;

    vga_controller uut (
        .clk(clk),
        .rst(rst),
        .hsync(hsync),
        .vsync(vsync),
        .r(r),
        .g(g),
        .b(b)
    );

    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    initial begin
        rst = 1;
        #10;
        rst = 0;
        #1000;
        $stop;
    end
endmodule