<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::MachineRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classllvm_1_1MachineRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MachineRegisterInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc.  
 <a href="classllvm_1_1MachineRegisterInfo.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html" title="reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register wit...">defusechain_iterator</a> - This class provides iterator support for machine operands in the function that use or define a specific register.  <a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register within the <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> that corresponds to this <a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a> object.  <a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a9ad833072520047643998c0086c06d54"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a> &gt;</td></tr>
<tr class="memdesc:a9ad833072520047643998c0086c06d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">More...</a><br /></td></tr>
<tr class="separator:a9ad833072520047643998c0086c06d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee910bfb3cde58b0b8834643db86dbdd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a> &gt;</td></tr>
<tr class="memdesc:aee910bfb3cde58b0b8834643db86dbdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>.  <a href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">More...</a><br /></td></tr>
<tr class="separator:aee910bfb3cde58b0b8834643db86dbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c8ef80a42dc5b502a59d0589f33174"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a> &gt;</td></tr>
<tr class="memdesc:a78c8ef80a42dc5b502a59d0589f33174"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified register, stepping by bundle.  <a href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">More...</a><br /></td></tr>
<tr class="separator:a78c8ef80a42dc5b502a59d0589f33174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e21e988464268f39bf33577a0e6338d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a> &gt;</td></tr>
<tr class="memdesc:a9e21e988464268f39bf33577a0e6338d"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug.  <a href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">More...</a><br /></td></tr>
<tr class="separator:a9e21e988464268f39bf33577a0e6338d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373997aa28d573f4b0261825d7b35dae"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a> &gt;</td></tr>
<tr class="memdesc:a373997aa28d573f4b0261825d7b35dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug.  <a href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">More...</a><br /></td></tr>
<tr class="separator:a373997aa28d573f4b0261825d7b35dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03fc575960a7a7fcc9050082175a41e6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a> &gt;</td></tr>
<tr class="memdesc:a03fc575960a7a7fcc9050082175a41e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the specified register, stepping by bundle, skipping those marked as Debug.  <a href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">More...</a><br /></td></tr>
<tr class="separator:a03fc575960a7a7fcc9050082175a41e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af36ddc8f223c0df75cab0afc9f3be5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a> &gt;</td></tr>
<tr class="memdesc:a5af36ddc8f223c0df75cab0afc9f3be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_iterator/def_begin/def_end - Walk all defs of the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">More...</a><br /></td></tr>
<tr class="separator:a5af36ddc8f223c0df75cab0afc9f3be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f79efa184c5ee606e291c818e223561"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a> &gt;</td></tr>
<tr class="memdesc:a1f79efa184c5ee606e291c818e223561"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register, stepping by MachineInst.  <a href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">More...</a><br /></td></tr>
<tr class="separator:a1f79efa184c5ee606e291c818e223561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0123573fe275c10b05854230317a3cf9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a> &gt;</td></tr>
<tr class="memdesc:a0123573fe275c10b05854230317a3cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register, stepping by bundle.  <a href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">More...</a><br /></td></tr>
<tr class="separator:a0123573fe275c10b05854230317a3cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67006003227c154cbadfb7d8350dfc95"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a> &gt;</td></tr>
<tr class="memdesc:a67006003227c154cbadfb7d8350dfc95"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_iterator/use_begin/use_end - Walk all uses of the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">More...</a><br /></td></tr>
<tr class="separator:a67006003227c154cbadfb7d8350dfc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf20ba00cf60393b0507754bc8ceb1c7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a> &gt;</td></tr>
<tr class="memdesc:aaf20ba00cf60393b0507754bc8ceb1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>.  <a href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">More...</a><br /></td></tr>
<tr class="separator:aaf20ba00cf60393b0507754bc8ceb1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7161ee1354698f61aac698061dfb162b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a> &gt;</td></tr>
<tr class="memdesc:a7161ee1354698f61aac698061dfb162b"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register, stepping by bundle.  <a href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">More...</a><br /></td></tr>
<tr class="separator:a7161ee1354698f61aac698061dfb162b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42af5458dfaa5dcd5ca474495e6710e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a> &gt;</td></tr>
<tr class="memdesc:ab42af5458dfaa5dcd5ca474495e6710e"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug.  <a href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">More...</a><br /></td></tr>
<tr class="separator:ab42af5458dfaa5dcd5ca474495e6710e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac659520ff7ad7ccab5c4eab4eaf1f078"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a> &gt;</td></tr>
<tr class="memdesc:ac659520ff7ad7ccab5c4eab4eaf1f078"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug.  <a href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">More...</a><br /></td></tr>
<tr class="separator:ac659520ff7ad7ccab5c4eab4eaf1f078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780eeaf8400eefb448708024e0e88f4d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a> &gt;</td></tr>
<tr class="memdesc:a780eeaf8400eefb448708024e0e88f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specified register, stepping by bundle, skipping those marked as Debug.  <a href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">More...</a><br /></td></tr>
<tr class="separator:a780eeaf8400eefb448708024e0e88f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e47be34b4486b62126ef922943d6542"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e47be34b4486b62126ef922943d6542">livein_iterator</a> = std::vector&lt; std::pair&lt; <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &gt;::<a class="el" href="classSymbolMapType_1_1const__iterator.html">const_iterator</a></td></tr>
<tr class="separator:a7e47be34b4486b62126ef922943d6542"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3e736a38ebafb662ddd8645d83a1d534"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3e736a38ebafb662ddd8645d83a1d534">MachineRegisterInfo</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)</td></tr>
<tr class="separator:a3e736a38ebafb662ddd8645d83a1d534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac451b8ac7ac62bfe24225bfddeb35943"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac451b8ac7ac62bfe24225bfddeb35943">MachineRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;)=delete</td></tr>
<tr class="separator:ac451b8ac7ac62bfe24225bfddeb35943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1020f860881156caff3f67b8d741520"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad1020f860881156caff3f67b8d741520">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;)=delete</td></tr>
<tr class="separator:ad1020f860881156caff3f67b8d741520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4562ccf898feaf2eb6cf5555b5084d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aed4562ccf898feaf2eb6cf5555b5084d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">resetDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff1430f9e38299f37b3ce2b84d5b2d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8ff1430f9e38299f37b3ce2b84d5b2d8">addDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a8ff1430f9e38299f37b3ce2b84d5b2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8694a1d461a5b2c58bd83bf50c9f46f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa8694a1d461a5b2c58bd83bf50c9f46f">noteNewVirtualRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:aa8694a1d461a5b2c58bd83bf50c9f46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc037e4e3484a814f8258868db79c758"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#adc037e4e3484a814f8258868db79c758">noteCloneVirtualRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> NewReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg)</td></tr>
<tr class="separator:adc037e4e3484a814f8258868db79c758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035f850aa2492716906dbb0610e98c90"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">leaveSSA</a> ()</td></tr>
<tr class="separator:a035f850aa2492716906dbb0610e98c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218bf4a49a8808ebb854ec9b89907904"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">tracksLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a218bf4a49a8808ebb854ec9b89907904"><td class="mdescLeft">&#160;</td><td class="mdescRight">tracksLiveness - Returns true when tracking register liveness accurately.  <a href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">More...</a><br /></td></tr>
<tr class="separator:a218bf4a49a8808ebb854ec9b89907904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721b3ae1a20e295cc4f1143958ad3884"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">invalidateLiveness</a> ()</td></tr>
<tr class="memdesc:a721b3ae1a20e295cc4f1143958ad3884"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidateLiveness - Indicates that register liveness is no longer being tracked accurately.  <a href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">More...</a><br /></td></tr>
<tr class="separator:a721b3ae1a20e295cc4f1143958ad3884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2602cf77af82396115293302557ee0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7f2602cf77af82396115293302557ee0">shouldTrackSubRegLiveness</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7f2602cf77af82396115293302557ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if liveness for register class <code>RC</code> should be tracked at the subregister level.  <a href="classllvm_1_1MachineRegisterInfo.html#a7f2602cf77af82396115293302557ee0">More...</a><br /></td></tr>
<tr class="separator:a7f2602cf77af82396115293302557ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4214f202c6a3b5b3933489a6edc49b6b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4214f202c6a3b5b3933489a6edc49b6b">shouldTrackSubRegLiveness</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4214f202c6a3b5b3933489a6edc49b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ad9eedacb98923ab00074ec4760db2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a48ad9eedacb98923ab00074ec4760db2">subRegLivenessEnabled</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a48ad9eedacb98923ab00074ec4760db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3076649c65eeacac14b0aa8eaa75bcdf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3076649c65eeacac14b0aa8eaa75bcdf">isUpdatedCSRsInitialized</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3076649c65eeacac14b0aa8eaa75bcdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the updated CSR list was initialized and false otherwise.  <a href="classllvm_1_1MachineRegisterInfo.html#a3076649c65eeacac14b0aa8eaa75bcdf">More...</a><br /></td></tr>
<tr class="separator:a3076649c65eeacac14b0aa8eaa75bcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebff5fc2c4d35be2efe63688140a9aaa"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aebff5fc2c4d35be2efe63688140a9aaa">isArgumentRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aebff5fc2c4d35be2efe63688140a9aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a register can be used as an argument to a function.  <a href="classllvm_1_1MachineRegisterInfo.html#aebff5fc2c4d35be2efe63688140a9aaa">More...</a><br /></td></tr>
<tr class="separator:aebff5fc2c4d35be2efe63688140a9aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11cb9ee9974fb25fb4bba959762f531e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a11cb9ee9974fb25fb4bba959762f531e">isFixedRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a11cb9ee9974fb25fb4bba959762f531e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a register is a fixed register.  <a href="classllvm_1_1MachineRegisterInfo.html#a11cb9ee9974fb25fb4bba959762f531e">More...</a><br /></td></tr>
<tr class="separator:a11cb9ee9974fb25fb4bba959762f531e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4d454c1dab8299604c4d3dc742a518"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6b4d454c1dab8299604c4d3dc742a518">isGeneralPurposeRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6b4d454c1dab8299604c4d3dc742a518"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a register is a general purpose register.  <a href="classllvm_1_1MachineRegisterInfo.html#a6b4d454c1dab8299604c4d3dc742a518">More...</a><br /></td></tr>
<tr class="separator:a6b4d454c1dab8299604c4d3dc742a518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3dfee03e12575026fa0a0461348a756"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa3dfee03e12575026fa0a0461348a756">disableCalleeSavedRegister</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:aa3dfee03e12575026fa0a0461348a756"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the register from the list of CSRs.  <a href="classllvm_1_1MachineRegisterInfo.html#aa3dfee03e12575026fa0a0461348a756">More...</a><br /></td></tr>
<tr class="separator:aa3dfee03e12575026fa0a0461348a756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae9c5d17b40aa7be0189dd4f12dc315"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8ae9c5d17b40aa7be0189dd4f12dc315"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns list of callee saved registers.  <a href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">More...</a><br /></td></tr>
<tr class="separator:a8ae9c5d17b40aa7be0189dd4f12dc315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefaeb20cd3228ca22ecaff2fa385f9c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaefaeb20cd3228ca22ecaff2fa385f9c">setCalleeSavedRegs</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; CSRs)</td></tr>
<tr class="memdesc:aaefaeb20cd3228ca22ecaff2fa385f9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the updated Callee Saved Registers list.  <a href="classllvm_1_1MachineRegisterInfo.html#aaefaeb20cd3228ca22ecaff2fa385f9c">More...</a><br /></td></tr>
<tr class="separator:aaefaeb20cd3228ca22ecaff2fa385f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">addRegOperandToUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add MO to the linked list of operands for its register.  <a href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">More...</a><br /></td></tr>
<tr class="separator:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">removeRegOperandFromUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove MO from its use-def list.  <a href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">More...</a><br /></td></tr>
<tr class="separator:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557ce2bfb3c946e43d65d750b2537987"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">moveOperands</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumOps)</td></tr>
<tr class="memdesc:a557ce2bfb3c946e43d65d750b2537987"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move NumOps operands from Src to Dst, updating use-def lists as needed.  <a href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">More...</a><br /></td></tr>
<tr class="separator:a557ce2bfb3c946e43d65d750b2537987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015233fe94a42e2294533334811ab899"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a015233fe94a42e2294533334811ab899">verifyUseList</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a015233fe94a42e2294533334811ab899"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the sanity of the use list for Reg.  <a href="classllvm_1_1MachineRegisterInfo.html#a015233fe94a42e2294533334811ab899">More...</a><br /></td></tr>
<tr class="separator:a015233fe94a42e2294533334811ab899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fa9d44c84f7cadd81bf4758a22e1e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">verifyUseLists</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a12fa9d44c84f7cadd81bf4758a22e1e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the use list of all registers.  <a href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">More...</a><br /></td></tr>
<tr class="separator:a12fa9d44c84f7cadd81bf4758a22e1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9e89a17faecbca7d2409bf9817973e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3e9e89a17faecbca7d2409bf9817973e">reg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3e9e89a17faecbca7d2409bf9817973e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b23ea3c75302a35dd7307f6915db3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a29b23ea3c75302a35dd7307f6915db3f">reg_operands</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a29b23ea3c75302a35dd7307f6915db3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29dbcf8b92514fc55ff83db9312dcec4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a29dbcf8b92514fc55ff83db9312dcec4">reg_instr_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a29dbcf8b92514fc55ff83db9312dcec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2718c79d7ff861cf3645991cef024f84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2718c79d7ff861cf3645991cef024f84">reg_instructions</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2718c79d7ff861cf3645991cef024f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7bac2504c6f8f8bf191f3d919426095"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa7bac2504c6f8f8bf191f3d919426095">reg_bundle_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa7bac2504c6f8f8bf191f3d919426095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3985184940a3c717fb98e6d6bfbfd0d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3985184940a3c717fb98e6d6bfbfd0d6">reg_bundles</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3985184940a3c717fb98e6d6bfbfd0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecfd94e60d64656d8b19f2ea69bb02af"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aecfd94e60d64656d8b19f2ea69bb02af">reg_empty</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aecfd94e60d64656d8b19f2ea69bb02af"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in).  <a href="classllvm_1_1MachineRegisterInfo.html#aecfd94e60d64656d8b19f2ea69bb02af">More...</a><br /></td></tr>
<tr class="separator:aecfd94e60d64656d8b19f2ea69bb02af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a5fd48b56cb883a30104fd811fd8c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a04a5fd48b56cb883a30104fd811fd8c4">reg_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a04a5fd48b56cb883a30104fd811fd8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a94e6b584a9e902b9935feae4a3c317"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6a94e6b584a9e902b9935feae4a3c317">reg_nodbg_operands</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6a94e6b584a9e902b9935feae4a3c317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae43ef10e056198d73d7c688d0649c9b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae43ef10e056198d73d7c688d0649c9b2">reg_instr_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae43ef10e056198d73d7c688d0649c9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef7f0ad5999a10fa43a18ce6379b34e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8ef7f0ad5999a10fa43a18ce6379b34e">reg_nodbg_instructions</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8ef7f0ad5999a10fa43a18ce6379b34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c62f1e9ddcab1cde851a3df8de377b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a38c62f1e9ddcab1cde851a3df8de377b">reg_bundle_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a38c62f1e9ddcab1cde851a3df8de377b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39d14739d55f9e56a16d37082bf4b28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae39d14739d55f9e56a16d37082bf4b28">reg_nodbg_bundles</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae39d14739d55f9e56a16d37082bf4b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666dc30b9326da6b9e69740a241df89d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">reg_nodbg_empty</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a666dc30b9326da6b9e69740a241df89d"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions.  <a href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">More...</a><br /></td></tr>
<tr class="separator:a666dc30b9326da6b9e69740a241df89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c15f3294c62d7590bb98e4d08ddeef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a56c15f3294c62d7590bb98e4d08ddeef">def_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a56c15f3294c62d7590bb98e4d08ddeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b6acb085aebd86b010dfa9f3875904"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a98b6acb085aebd86b010dfa9f3875904">def_operands</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a98b6acb085aebd86b010dfa9f3875904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d327d7e53eaaaf9bb8cbac86c819ab2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5d327d7e53eaaaf9bb8cbac86c819ab2">def_instr_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5d327d7e53eaaaf9bb8cbac86c819ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8b32a81bd37ce4b1654d8c3688eff6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaa8b32a81bd37ce4b1654d8c3688eff6">def_instructions</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aaa8b32a81bd37ce4b1654d8c3688eff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa02bb7124c3907948df9957bed1e9b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afa02bb7124c3907948df9957bed1e9b3">def_bundle_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afa02bb7124c3907948df9957bed1e9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd8ece0c4b1eea09a74ab034a536f7a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acd8ece0c4b1eea09a74ab034a536f7a0">def_bundles</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acd8ece0c4b1eea09a74ab034a536f7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f95077d52fb7c8cd08ce6338b107bcf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5f95077d52fb7c8cd08ce6338b107bcf">def_empty</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f95077d52fb7c8cd08ce6338b107bcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_empty - Return true if there are no instructions defining the specified register (it may be live-in).  <a href="classllvm_1_1MachineRegisterInfo.html#a5f95077d52fb7c8cd08ce6338b107bcf">More...</a><br /></td></tr>
<tr class="separator:a5f95077d52fb7c8cd08ce6338b107bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed28a3ee377374468972d5ba4e5cc15f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aed28a3ee377374468972d5ba4e5cc15f">getVRegName</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aed28a3ee377374468972d5ba4e5cc15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c212d531fb6d95129ce86a5491bae06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0c212d531fb6d95129ce86a5491bae06">insertVRegByName</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Name, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a0c212d531fb6d95129ce86a5491bae06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d46fa856af865f8c997f97596990ec"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a92d46fa856af865f8c997f97596990ec">hasOneDef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a92d46fa856af865f8c997f97596990ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if there is exactly one operand defining the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a92d46fa856af865f8c997f97596990ec">More...</a><br /></td></tr>
<tr class="separator:a92d46fa856af865f8c997f97596990ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6a478b8e8957fb476c3e553aecacc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abc6a478b8e8957fb476c3e553aecacc6">getOneDef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abc6a478b8e8957fb476c3e553aecacc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the defining operand if there is exactly one operand defining the specified register, otherwise nullptr.  <a href="classllvm_1_1MachineRegisterInfo.html#abc6a478b8e8957fb476c3e553aecacc6">More...</a><br /></td></tr>
<tr class="separator:abc6a478b8e8957fb476c3e553aecacc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87a00eb296cb02039f5a5580a54efd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab87a00eb296cb02039f5a5580a54efd1">use_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab87a00eb296cb02039f5a5580a54efd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314b8f9b578670938c23b1cc9de623c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a314b8f9b578670938c23b1cc9de623c3">use_operands</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a314b8f9b578670938c23b1cc9de623c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489d8c4ed3ae8b1ca4f68e580b074bf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a489d8c4ed3ae8b1ca4f68e580b074bf1">use_instr_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a489d8c4ed3ae8b1ca4f68e580b074bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af400646844b3c80b534e81a0d855ed4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af400646844b3c80b534e81a0d855ed4a">use_instructions</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af400646844b3c80b534e81a0d855ed4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40a0f52d1e6d37f89c8bfe4113e15b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa40a0f52d1e6d37f89c8bfe4113e15b8">use_bundle_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa40a0f52d1e6d37f89c8bfe4113e15b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe682a53444a0f0aeced71d395c2bbbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abe682a53444a0f0aeced71d395c2bbbe">use_bundles</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abe682a53444a0f0aeced71d395c2bbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae86e9004476412ca754a7de4ee8a0c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aeae86e9004476412ca754a7de4ee8a0c">use_empty</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aeae86e9004476412ca754a7de4ee8a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_empty - Return true if there are no instructions using the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#aeae86e9004476412ca754a7de4ee8a0c">More...</a><br /></td></tr>
<tr class="separator:aeae86e9004476412ca754a7de4ee8a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600a2d410c09a9486e828ea34e5a9566"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a600a2d410c09a9486e828ea34e5a9566">hasOneUse</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a600a2d410c09a9486e828ea34e5a9566"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneUse - Return true if there is exactly one instruction using the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a600a2d410c09a9486e828ea34e5a9566">More...</a><br /></td></tr>
<tr class="separator:a600a2d410c09a9486e828ea34e5a9566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ccda750131c296a86bd6dc10331a77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03ccda750131c296a86bd6dc10331a77">use_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a03ccda750131c296a86bd6dc10331a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5871d5cc628499a6d8e56734873e01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5a5871d5cc628499a6d8e56734873e01">use_nodbg_operands</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5a5871d5cc628499a6d8e56734873e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741b5105cca6e98538c79acf275ca733"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a741b5105cca6e98538c79acf275ca733">use_instr_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a741b5105cca6e98538c79acf275ca733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e0683c1bfad27f51e8d6c3a8cbdbfdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e0683c1bfad27f51e8d6c3a8cbdbfdc">use_nodbg_instructions</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7e0683c1bfad27f51e8d6c3a8cbdbfdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755b516aa2acc499e777c112a93a9f2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a755b516aa2acc499e777c112a93a9f2f">use_bundle_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a755b516aa2acc499e777c112a93a9f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba79761866dfe07d4b28ca48773181b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7ba79761866dfe07d4b28ca48773181b">use_nodbg_bundles</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7ba79761866dfe07d4b28ca48773181b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea277721b4e63804715a62de87e9a72"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4ea277721b4e63804715a62de87e9a72">use_nodbg_empty</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4ea277721b4e63804715a62de87e9a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a4ea277721b4e63804715a62de87e9a72">More...</a><br /></td></tr>
<tr class="separator:a4ea277721b4e63804715a62de87e9a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01bf72631b0bc836a8c07fe840b13233"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a01bf72631b0bc836a8c07fe840b13233">hasOneNonDBGUse</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a01bf72631b0bc836a8c07fe840b13233"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a01bf72631b0bc836a8c07fe840b13233">More...</a><br /></td></tr>
<tr class="separator:a01bf72631b0bc836a8c07fe840b13233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dfb8467bcaf53e7e0215aa831985de6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7dfb8467bcaf53e7e0215aa831985de6">hasOneNonDBGUser</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7dfb8467bcaf53e7e0215aa831985de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register.  <a href="classllvm_1_1MachineRegisterInfo.html#a7dfb8467bcaf53e7e0215aa831985de6">More...</a><br /></td></tr>
<tr class="separator:a7dfb8467bcaf53e7e0215aa831985de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0d4a6526dc873f6af0b248247bc503"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7a0d4a6526dc873f6af0b248247bc503">hasAtMostUserInstrs</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MaxUsers) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7a0d4a6526dc873f6af0b248247bc503"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasAtMostUses - Return true if the given register has at most <code>MaxUsers</code> non-debug user instructions.  <a href="classllvm_1_1MachineRegisterInfo.html#a7a0d4a6526dc873f6af0b248247bc503">More...</a><br /></td></tr>
<tr class="separator:a7a0d4a6526dc873f6af0b248247bc503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16c39ee36e4633f821b6820f8bd52ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af16c39ee36e4633f821b6820f8bd52ef">replaceRegWith</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> FromReg, <a class="el" href="classllvm_1_1Register.html">Register</a> ToReg)</td></tr>
<tr class="memdesc:af16c39ee36e4633f821b6820f8bd52ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">replaceRegWith - Replace all instances of FromReg with ToReg in the machine function.  <a href="classllvm_1_1MachineRegisterInfo.html#af16c39ee36e4633f821b6820f8bd52ef">More...</a><br /></td></tr>
<tr class="separator:af16c39ee36e4633f821b6820f8bd52ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d954b9cf9ee8b545a78725f2549cba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a40d954b9cf9ee8b545a78725f2549cba">getVRegDef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a40d954b9cf9ee8b545a78725f2549cba"><td class="mdescLeft">&#160;</td><td class="mdescRight">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found.  <a href="classllvm_1_1MachineRegisterInfo.html#a40d954b9cf9ee8b545a78725f2549cba">More...</a><br /></td></tr>
<tr class="separator:a40d954b9cf9ee8b545a78725f2549cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af988c2b4f62506108843a0fdc04b43a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af988c2b4f62506108843a0fdc04b43a2">getUniqueVRegDef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af988c2b4f62506108843a0fdc04b43a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found.  <a href="classllvm_1_1MachineRegisterInfo.html#af988c2b4f62506108843a0fdc04b43a2">More...</a><br /></td></tr>
<tr class="separator:af988c2b4f62506108843a0fdc04b43a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da9727b1d452d6dcab08fde547ab634"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3da9727b1d452d6dcab08fde547ab634">clearKillFlags</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3da9727b1d452d6dcab08fde547ab634"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a>.  <a href="classllvm_1_1MachineRegisterInfo.html#a3da9727b1d452d6dcab08fde547ab634">More...</a><br /></td></tr>
<tr class="separator:a3da9727b1d452d6dcab08fde547ab634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a553593c083449cc4db546a757010a2f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a553593c083449cc4db546a757010a2f4">dumpUses</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a553593c083449cc4db546a757010a2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe36a37a2974f73af12228bccbaef0b4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abe36a37a2974f73af12228bccbaef0b4">isConstantPhysReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abe36a37a2974f73af12228bccbaef0b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if PhysReg is unallocatable and constant throughout the function.  <a href="classllvm_1_1MachineRegisterInfo.html#abe36a37a2974f73af12228bccbaef0b4">More...</a><br /></td></tr>
<tr class="separator:abe36a37a2974f73af12228bccbaef0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1fe08378fadccbf77405721be835ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acc1fe08378fadccbf77405721be835ae">getPressureSets</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acc1fe08378fadccbf77405721be835ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get an iterator over the pressure sets affected by the given physical or virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#acc1fe08378fadccbf77405721be835ae">More...</a><br /></td></tr>
<tr class="separator:acc1fe08378fadccbf77405721be835ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa363afffca4fc13a709673936b47fe33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa363afffca4fc13a709673936b47fe33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class of the specified virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">More...</a><br /></td></tr>
<tr class="separator:aa363afffca4fc13a709673936b47fe33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3699f85cc3382ffc17d597837412b27d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3699f85cc3382ffc17d597837412b27d">getRegClassOrNull</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3699f85cc3382ffc17d597837412b27d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class of <code>Reg</code>, or null if Reg has not been assigned a register class yet.  <a href="classllvm_1_1MachineRegisterInfo.html#a3699f85cc3382ffc17d597837412b27d">More...</a><br /></td></tr>
<tr class="separator:a3699f85cc3382ffc17d597837412b27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0436abbe31ee5c71b5f06ce5d2ea1a4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0436abbe31ee5c71b5f06ce5d2ea1a4a">getRegBankOrNull</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0436abbe31ee5c71b5f06ce5d2ea1a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register bank of <code>Reg</code>, or null if Reg has not been assigned a register bank or has been assigned a register class.  <a href="classllvm_1_1MachineRegisterInfo.html#a0436abbe31ee5c71b5f06ce5d2ea1a4a">More...</a><br /></td></tr>
<tr class="separator:a0436abbe31ee5c71b5f06ce5d2ea1a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68db11947d61455d62d75b86020362c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a68db11947d61455d62d75b86020362c9">getRegClassOrRegBank</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a68db11947d61455d62d75b86020362c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register bank or register class of <code>Reg</code>.  <a href="classllvm_1_1MachineRegisterInfo.html#a68db11947d61455d62d75b86020362c9">More...</a><br /></td></tr>
<tr class="separator:a68db11947d61455d62d75b86020362c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965a15cef77a97f0e17f9f26fd5be53e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a965a15cef77a97f0e17f9f26fd5be53e">setRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:a965a15cef77a97f0e17f9f26fd5be53e"><td class="mdescLeft">&#160;</td><td class="mdescRight">setRegClass - Set the register class of the specified virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#a965a15cef77a97f0e17f9f26fd5be53e">More...</a><br /></td></tr>
<tr class="separator:a965a15cef77a97f0e17f9f26fd5be53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81763ced27ec9b0c42f8848f4ebe5bd1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">setRegBank</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank)</td></tr>
<tr class="memdesc:a81763ced27ec9b0c42f8848f4ebe5bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the register bank to <code>RegBank</code> for <code>Reg</code>.  <a href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1">More...</a><br /></td></tr>
<tr class="separator:a81763ced27ec9b0c42f8848f4ebe5bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ada07773b69dd6a5e99d47fe368d313"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5ada07773b69dd6a5e99d47fe368d313">setRegClassOrRegBank</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp;RCOrRB)</td></tr>
<tr class="separator:a5ada07773b69dd6a5e99d47fe368d313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85285685fc46db3f2b3b0bf90bf9184"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad85285685fc46db3f2b3b0bf90bf9184">constrainRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MinNumRegs=0)</td></tr>
<tr class="memdesc:ad85285685fc46db3f2b3b0bf90bf9184"><td class="mdescLeft">&#160;</td><td class="mdescRight">constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers.  <a href="classllvm_1_1MachineRegisterInfo.html#ad85285685fc46db3f2b3b0bf90bf9184">More...</a><br /></td></tr>
<tr class="separator:ad85285685fc46db3f2b3b0bf90bf9184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd28b31b311bb88a92825ed630dd4269"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acd28b31b311bb88a92825ed630dd4269">constrainRegAttrs</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> ConstrainingReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> MinNumRegs=0)</td></tr>
<tr class="memdesc:acd28b31b311bb88a92825ed630dd4269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the register class or the register bank of the virtual register <code>Reg</code> (and low-level type) to be a common subclass or a common bank of both registers provided respectively (and a common low-level type).  <a href="classllvm_1_1MachineRegisterInfo.html#acd28b31b311bb88a92825ed630dd4269">More...</a><br /></td></tr>
<tr class="separator:acd28b31b311bb88a92825ed630dd4269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2786870c4807261593ac11e734db2f76"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2786870c4807261593ac11e734db2f76">recomputeRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a2786870c4807261593ac11e734db2f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg.  <a href="classllvm_1_1MachineRegisterInfo.html#a2786870c4807261593ac11e734db2f76">More...</a><br /></td></tr>
<tr class="separator:a2786870c4807261593ac11e734db2f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c77792a06583e0fe7a0379ad94a2809"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Name=&quot;&quot;)</td></tr>
<tr class="memdesc:a5c77792a06583e0fe7a0379ad94a2809"><td class="mdescLeft">&#160;</td><td class="mdescRight">createVirtualRegister - Create and return a new virtual register in the function with the specified register class.  <a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">More...</a><br /></td></tr>
<tr class="separator:a5c77792a06583e0fe7a0379ad94a2809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27689339b95eeb89bc9e40aa1e394f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac27689339b95eeb89bc9e40aa1e394f9">cloneVirtualRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Name=&quot;&quot;)</td></tr>
<tr class="memdesc:ac27689339b95eeb89bc9e40aa1e394f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create and return a new virtual register in the function with the same attributes as the given register.  <a href="classllvm_1_1MachineRegisterInfo.html#ac27689339b95eeb89bc9e40aa1e394f9">More...</a><br /></td></tr>
<tr class="separator:ac27689339b95eeb89bc9e40aa1e394f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc0a32516ce31f495b440d47287028b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5dc0a32516ce31f495b440d47287028b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the low-level type of <code>Reg</code> or <a class="el" href="classllvm_1_1LLT.html">LLT</a>{} if Reg is not a generic (target independent) virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">More...</a><br /></td></tr>
<tr class="separator:a5dc0a32516ce31f495b440d47287028b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d65688eb3408e2f26bf75b83a1b3448"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8d65688eb3408e2f26bf75b83a1b3448">setType</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty)</td></tr>
<tr class="memdesc:a8d65688eb3408e2f26bf75b83a1b3448"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the low-level type of <code>VReg</code> to <code>Ty</code>.  <a href="classllvm_1_1MachineRegisterInfo.html#a8d65688eb3408e2f26bf75b83a1b3448">More...</a><br /></td></tr>
<tr class="separator:a8d65688eb3408e2f26bf75b83a1b3448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9694f2906cfe1d6d35bbe6742c67dff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Name=&quot;&quot;)</td></tr>
<tr class="memdesc:a9694f2906cfe1d6d35bbe6742c67dff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create and return a new generic virtual register with low-level type <code>Ty</code>.  <a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">More...</a><br /></td></tr>
<tr class="separator:a9694f2906cfe1d6d35bbe6742c67dff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d53825c081045b4e59ed65576130ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a99d53825c081045b4e59ed65576130ec">clearVirtRegTypes</a> ()</td></tr>
<tr class="memdesc:a99d53825c081045b4e59ed65576130ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove all types associated to virtual registers (after instruction selection and constraining of all generic virtual registers).  <a href="classllvm_1_1MachineRegisterInfo.html#a99d53825c081045b4e59ed65576130ec">More...</a><br /></td></tr>
<tr class="separator:a99d53825c081045b4e59ed65576130ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed74de0e85d45f32fe8aca572f0c63d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7ed74de0e85d45f32fe8aca572f0c63d">createIncompleteVirtualRegister</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Name=&quot;&quot;)</td></tr>
<tr class="memdesc:a7ed74de0e85d45f32fe8aca572f0c63d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new virtual register that has no register class, register bank or size assigned yet.  <a href="classllvm_1_1MachineRegisterInfo.html#a7ed74de0e85d45f32fe8aca572f0c63d">More...</a><br /></td></tr>
<tr class="separator:a7ed74de0e85d45f32fe8aca572f0c63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae73582bbbc71758dcac70cd8c56210e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae73582bbbc71758dcac70cd8c56210e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">getNumVirtRegs - Return the number of virtual registers created.  <a href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">More...</a><br /></td></tr>
<tr class="separator:ae73582bbbc71758dcac70cd8c56210e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2e403e3e1f758b87c25302090c96c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a> ()</td></tr>
<tr class="memdesc:a7e2e403e3e1f758b87c25302090c96c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearVirtRegs - Remove all virtual registers (after physreg assignment).  <a href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">More...</a><br /></td></tr>
<tr class="separator:a7e2e403e3e1f758b87c25302090c96c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e27d94e24a9bc2d6c7d719bed9637e3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8e27d94e24a9bc2d6c7d719bed9637e3">setRegAllocationHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="classllvm_1_1Type.html">Type</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> PrefReg)</td></tr>
<tr class="memdesc:a8e27d94e24a9bc2d6c7d719bed9637e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">setRegAllocationHint - Specify a register allocation hint for the specified virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#a8e27d94e24a9bc2d6c7d719bed9637e3">More...</a><br /></td></tr>
<tr class="separator:a8e27d94e24a9bc2d6c7d719bed9637e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc82dfed5cd6e963934d2d0f8d6e7272"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abc82dfed5cd6e963934d2d0f8d6e7272">addRegAllocationHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="classllvm_1_1Register.html">Register</a> PrefReg)</td></tr>
<tr class="memdesc:abc82dfed5cd6e963934d2d0f8d6e7272"><td class="mdescLeft">&#160;</td><td class="mdescRight">addRegAllocationHint - Add a register allocation hint to the hints vector for VReg.  <a href="classllvm_1_1MachineRegisterInfo.html#abc82dfed5cd6e963934d2d0f8d6e7272">More...</a><br /></td></tr>
<tr class="separator:abc82dfed5cd6e963934d2d0f8d6e7272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18b5ef8a2c55e42b08affe5d0323e12"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa18b5ef8a2c55e42b08affe5d0323e12">setSimpleHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="classllvm_1_1Register.html">Register</a> PrefReg)</td></tr>
<tr class="memdesc:aa18b5ef8a2c55e42b08affe5d0323e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify the preferred (target independent) register allocation hint for the specified virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#aa18b5ef8a2c55e42b08affe5d0323e12">More...</a><br /></td></tr>
<tr class="separator:aa18b5ef8a2c55e42b08affe5d0323e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7156041a724bb8620c6fe72d241b09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ada7156041a724bb8620c6fe72d241b09">clearSimpleHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg)</td></tr>
<tr class="separator:ada7156041a724bb8620c6fe72d241b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01c0dae922d421d2d3c20ad50b608fe"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab01c0dae922d421d2d3c20ad50b608fe">getRegAllocationHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab01c0dae922d421d2d3c20ad50b608fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegAllocationHint - Return the register allocation hint for the specified virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#ab01c0dae922d421d2d3c20ad50b608fe">More...</a><br /></td></tr>
<tr class="separator:ab01c0dae922d421d2d3c20ad50b608fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021a3cabd072c6984bf30b0f8a3fc0a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a021a3cabd072c6984bf30b0f8a3fc0a6">getSimpleHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a021a3cabd072c6984bf30b0f8a3fc0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">getSimpleHint - same as getRegAllocationHint except it will only return a target independent hint.  <a href="classllvm_1_1MachineRegisterInfo.html#a021a3cabd072c6984bf30b0f8a3fc0a6">More...</a><br /></td></tr>
<tr class="separator:a021a3cabd072c6984bf30b0f8a3fc0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89e95fc14a44ef18505f858e70a1b122"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a89e95fc14a44ef18505f858e70a1b122">getRegAllocationHints</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a89e95fc14a44ef18505f858e70a1b122"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegAllocationHints - Return a reference to the vector of all register allocation hints for VReg.  <a href="classllvm_1_1MachineRegisterInfo.html#a89e95fc14a44ef18505f858e70a1b122">More...</a><br /></td></tr>
<tr class="separator:a89e95fc14a44ef18505f858e70a1b122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a213df9204c030effa8d56a05564997a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a213df9204c030effa8d56a05564997a7">markUsesInDebugValueAsUndef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a213df9204c030effa8d56a05564997a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during <a class="el" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> analysis.  <a href="classllvm_1_1MachineRegisterInfo.html#a213df9204c030effa8d56a05564997a7">More...</a><br /></td></tr>
<tr class="separator:a213df9204c030effa8d56a05564997a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af392a602d843857153b656823dad4d08"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af392a602d843857153b656823dad4d08">updateDbgUsersToReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> OldReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> NewReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; <a class="el" href="IVUsers_8cpp.html#a4e5b9edb51eec9dbca592075eb64dfcb">Users</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af392a602d843857153b656823dad4d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">updateDbgUsersToReg - Update a collection of debug instructions to refer to the designated register.  <a href="classllvm_1_1MachineRegisterInfo.html#af392a602d843857153b656823dad4d08">More...</a><br /></td></tr>
<tr class="separator:af392a602d843857153b656823dad4d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a209ffefa8ca1df76b99fe3c2e2cc4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af2a209ffefa8ca1df76b99fe3c2e2cc4">isPhysRegModified</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg, bool SkipNoReturnDef=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af2a209ffefa8ca1df76b99fe3c2e2cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register is modified in this function.  <a href="classllvm_1_1MachineRegisterInfo.html#af2a209ffefa8ca1df76b99fe3c2e2cc4">More...</a><br /></td></tr>
<tr class="separator:af2a209ffefa8ca1df76b99fe3c2e2cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd23983bb9fb4af65e27b56cc506edbc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afd23983bb9fb4af65e27b56cc506edbc">isPhysRegUsed</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg, bool SkipRegMaskTest=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afd23983bb9fb4af65e27b56cc506edbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register is modified or read in this function.  <a href="classllvm_1_1MachineRegisterInfo.html#afd23983bb9fb4af65e27b56cc506edbc">More...</a><br /></td></tr>
<tr class="separator:afd23983bb9fb4af65e27b56cc506edbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac386aa863d0dc665f4b7da757f60054b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">addPhysRegsUsedFromRegMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *RegMask)</td></tr>
<tr class="memdesc:ac386aa863d0dc665f4b7da757f60054b"><td class="mdescLeft">&#160;</td><td class="mdescRight">addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used.  <a href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">More...</a><br /></td></tr>
<tr class="separator:ac386aa863d0dc665f4b7da757f60054b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a243bb1ee52bc86198096da5bb1e6de0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a243bb1ee52bc86198096da5bb1e6de0b">getUsedPhysRegsMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a243bb1ee52bc86198096da5bb1e6de0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32d5b4fe86449641427a131c27c03f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td></tr>
<tr class="memdesc:ad32d5b4fe86449641427a131c27c03f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins.  <a href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">More...</a><br /></td></tr>
<tr class="separator:ad32d5b4fe86449641427a131c27c03f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab490792bb2387856aeb83267a1bd55d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab490792bb2387856aeb83267a1bd55d2">reserveReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:ab490792bb2387856aeb83267a1bd55d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">reserveReg &ndash; Mark a register as reserved so checks like isAllocatable will not suggest using it.  <a href="classllvm_1_1MachineRegisterInfo.html#ab490792bb2387856aeb83267a1bd55d2">More...</a><br /></td></tr>
<tr class="separator:ab490792bb2387856aeb83267a1bd55d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ecfe2828dd348fc0b23c8d1d73c4b75"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">reservedRegsFrozen</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5ecfe2828dd348fc0b23c8d1d73c4b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">reservedRegsFrozen - Returns true after <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant.  <a href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">More...</a><br /></td></tr>
<tr class="separator:a5ecfe2828dd348fc0b23c8d1d73c4b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bb3ab76b2a615f1fac4fdb8105095a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a96bb3ab76b2a615f1fac4fdb8105095a">canReserveReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a96bb3ab76b2a615f1fac4fdb8105095a"><td class="mdescLeft">&#160;</td><td class="mdescRight">canReserveReg - Returns true if PhysReg can be used as a reserved register.  <a href="classllvm_1_1MachineRegisterInfo.html#a96bb3ab76b2a615f1fac4fdb8105095a">More...</a><br /></td></tr>
<tr class="separator:a96bb3ab76b2a615f1fac4fdb8105095a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2147d9005c53d827be55ae88f2395611"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2147d9005c53d827be55ae88f2395611">getReservedRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2147d9005c53d827be55ae88f2395611"><td class="mdescLeft">&#160;</td><td class="mdescRight">getReservedRegs - Returns a reference to the frozen set of reserved registers.  <a href="classllvm_1_1MachineRegisterInfo.html#a2147d9005c53d827be55ae88f2395611">More...</a><br /></td></tr>
<tr class="separator:a2147d9005c53d827be55ae88f2395611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ca7cff9e929ba372da9780fdd44b02"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">isReserved</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a53ca7cff9e929ba372da9780fdd44b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">isReserved - Returns true when PhysReg is a reserved register.  <a href="classllvm_1_1MachineRegisterInfo.html#a53ca7cff9e929ba372da9780fdd44b02">More...</a><br /></td></tr>
<tr class="separator:a53ca7cff9e929ba372da9780fdd44b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7de8e2cf4949a58445f955d4d98caa"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">isReservedRegUnit</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Unit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ada7de8e2cf4949a58445f955d4d98caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true when the given register unit is considered reserved.  <a href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">More...</a><br /></td></tr>
<tr class="separator:ada7de8e2cf4949a58445f955d4d98caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f39116ef8979cff64ea1c666228e7d9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7f39116ef8979cff64ea1c666228e7d9">isAllocatable</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7f39116ef8979cff64ea1c666228e7d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved.  <a href="classllvm_1_1MachineRegisterInfo.html#a7f39116ef8979cff64ea1c666228e7d9">More...</a><br /></td></tr>
<tr class="separator:a7f39116ef8979cff64ea1c666228e7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac889107f09b05137fd5964343a935a6c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac889107f09b05137fd5964343a935a6c">addLiveIn</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> vreg=<a class="el" href="classllvm_1_1Register.html">Register</a>())</td></tr>
<tr class="memdesc:ac889107f09b05137fd5964343a935a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">addLiveIn - Add the specified register as a live-in.  <a href="classllvm_1_1MachineRegisterInfo.html#ac889107f09b05137fd5964343a935a6c">More...</a><br /></td></tr>
<tr class="separator:ac889107f09b05137fd5964343a935a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade38103c28d56389d7848497aae70bba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e47be34b4486b62126ef922943d6542">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ade38103c28d56389d7848497aae70bba">livein_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ade38103c28d56389d7848497aae70bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c135f0c45228e88b1927c069fc1d88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e47be34b4486b62126ef922943d6542">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa5c135f0c45228e88b1927c069fc1d88">livein_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa5c135f0c45228e88b1927c069fc1d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9eecf2b6aa6f212610a87813955328"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1c9eecf2b6aa6f212610a87813955328">livein_empty</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1c9eecf2b6aa6f212610a87813955328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a00b465e386f80ffec92cb40f23475"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae7a00b465e386f80ffec92cb40f23475">liveins</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae7a00b465e386f80ffec92cb40f23475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640f34062e7189756ce67e60d5dfd629"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a640f34062e7189756ce67e60d5dfd629">isLiveIn</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a640f34062e7189756ce67e60d5dfd629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8826883c66d420e0b7a9dd216eeaa388"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8826883c66d420e0b7a9dd216eeaa388">getLiveInPhysReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8826883c66d420e0b7a9dd216eeaa388"><td class="mdescLeft">&#160;</td><td class="mdescRight">getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register.  <a href="classllvm_1_1MachineRegisterInfo.html#a8826883c66d420e0b7a9dd216eeaa388">More...</a><br /></td></tr>
<tr class="separator:a8826883c66d420e0b7a9dd216eeaa388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc1aea4b14234362915bdb5c776573f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9cc1aea4b14234362915bdb5c776573f">getLiveInVirtReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9cc1aea4b14234362915bdb5c776573f"><td class="mdescLeft">&#160;</td><td class="mdescRight">getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in virtual register.  <a href="classllvm_1_1MachineRegisterInfo.html#a9cc1aea4b14234362915bdb5c776573f">More...</a><br /></td></tr>
<tr class="separator:a9cc1aea4b14234362915bdb5c776573f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">EmitLiveInCopies</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EntryMBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="mdescLeft">&#160;</td><td class="mdescRight">EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block.  <a href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">More...</a><br /></td></tr>
<tr class="separator:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e720f69b70ef3973d672936a9fa0ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab7e720f69b70ef3973d672936a9fa0ec">getMaxLaneMaskForVReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab7e720f69b70ef3973d672936a9fa0ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual register <code>Reg</code>.  <a href="classllvm_1_1MachineRegisterInfo.html#ab7e720f69b70ef3973d672936a9fa0ec">More...</a><br /></td></tr>
<tr class="separator:ab7e720f69b70ef3973d672936a9fa0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a> ()</td></tr>
<tr class="separator:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45911f3aacb9b7ea62d1fa8fc8180039"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">reg_instr_end</a> ()</td></tr>
<tr class="separator:a45911f3aacb9b7ea62d1fa8fc8180039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05bea8bf7513acba82ca339c74de2de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">reg_bundle_end</a> ()</td></tr>
<tr class="separator:ab05bea8bf7513acba82ca339c74de2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728707da8d5c6832316ff91231f3c2ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a> ()</td></tr>
<tr class="separator:a728707da8d5c6832316ff91231f3c2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a1144eb9d753b6b682a933aa3f8f9f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">reg_instr_nodbg_end</a> ()</td></tr>
<tr class="separator:a29a1144eb9d753b6b682a933aa3f8f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94275a1edd38ff90ce524665a268d71e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">reg_bundle_nodbg_end</a> ()</td></tr>
<tr class="separator:a94275a1edd38ff90ce524665a268d71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21b132afc12ed3cead7a879506f277a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a> ()</td></tr>
<tr class="separator:aa21b132afc12ed3cead7a879506f277a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54dd0a5ebf7dbe5aab5fe51979356645"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a> ()</td></tr>
<tr class="separator:a54dd0a5ebf7dbe5aab5fe51979356645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595a7a24c293a79d1f19a3ae2337bb49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">def_bundle_end</a> ()</td></tr>
<tr class="separator:a595a7a24c293a79d1f19a3ae2337bb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8347c6938efe4d9a4426b92ef57851e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a> ()</td></tr>
<tr class="separator:ac8347c6938efe4d9a4426b92ef57851e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a73104304bf1f9d344ad495283561b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a> ()</td></tr>
<tr class="separator:a7a73104304bf1f9d344ad495283561b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9cb3eb3b146477bb4a708a246607be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">use_bundle_end</a> ()</td></tr>
<tr class="separator:a6d9cb3eb3b146477bb4a708a246607be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355ba266da19094cc0948311c431768e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a> ()</td></tr>
<tr class="separator:a355ba266da19094cc0948311c431768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1fd76e39ba4dfa2c428df88bbc82c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">use_instr_nodbg_end</a> ()</td></tr>
<tr class="separator:afb1fd76e39ba4dfa2c428df88bbc82c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc6af82327a6f208f586e90cc48dbed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">use_bundle_nodbg_end</a> ()</td></tr>
<tr class="separator:aacc6af82327a6f208f586e90cc48dbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memTemplParams" colspan="2">template&lt;bool , bool , bool , bool , bool , bool &gt; </td></tr>
<tr class="memitem:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6aee9b8f6b0a4a4c26901e271fa6dfa7">defusechain_iterator</a></td></tr>
<tr class="separator:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b000c853733de927f22652f954eca68"><td class="memTemplParams" colspan="2">template&lt;bool , bool , bool , bool , bool , bool &gt; </td></tr>
<tr class="memitem:a3b000c853733de927f22652f954eca68"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3b000c853733de927f22652f954eca68">defusechain_instr_iterator</a></td></tr>
<tr class="separator:a3b000c853733de927f22652f954eca68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers,...">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00051">51</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a0123573fe275c10b05854230317a3cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0123573fe275c10b05854230317a3cf9">&#9670;&nbsp;</a></span>def_bundle_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">llvm::MachineRegisterInfo::def_bundle_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register, stepping by bundle. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00434">434</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a1f79efa184c5ee606e291c818e223561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f79efa184c5ee606e291c818e223561">&#9670;&nbsp;</a></span>def_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">llvm::MachineRegisterInfo::def_instr_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register, stepping by MachineInst. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00418">418</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a5af36ddc8f223c0df75cab0afc9f3be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5af36ddc8f223c0df75cab0afc9f3be5">&#9670;&nbsp;</a></span>def_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">llvm::MachineRegisterInfo::def_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_iterator/def_begin/def_end - Walk all defs of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00405">405</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a7e47be34b4486b62126ef922943d6542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e47be34b4486b62126ef922943d6542">&#9670;&nbsp;</a></span>livein_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e47be34b4486b62126ef922943d6542">llvm::MachineRegisterInfo::livein_iterator</a> =  std::vector&lt;std::pair&lt;<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>,<a class="el" href="classllvm_1_1Register.html">Register</a>&gt; &gt;::<a class="el" href="classSymbolMapType_1_1const__iterator.html">const_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00992">992</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a78c8ef80a42dc5b502a59d0589f33174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c8ef80a42dc5b502a59d0589f33174">&#9670;&nbsp;</a></span>reg_bundle_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">llvm::MachineRegisterInfo::reg_bundle_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified register, stepping by bundle. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00331">331</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a03fc575960a7a7fcc9050082175a41e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03fc575960a7a7fcc9050082175a41e6">&#9670;&nbsp;</a></span>reg_bundle_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">384</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aee910bfb3cde58b0b8834643db86dbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee910bfb3cde58b0b8834643db86dbdd">&#9670;&nbsp;</a></span>reg_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">llvm::MachineRegisterInfo::reg_instr_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00315">315</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a373997aa28d573f4b0261825d7b35dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a373997aa28d573f4b0261825d7b35dae">&#9670;&nbsp;</a></span>reg_instr_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">llvm::MachineRegisterInfo::reg_instr_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00367">367</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a9ad833072520047643998c0086c06d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad833072520047643998c0086c06d54">&#9670;&nbsp;</a></span>reg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">llvm::MachineRegisterInfo::reg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00302">302</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a9e21e988464268f39bf33577a0e6338d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e21e988464268f39bf33577a0e6338d">&#9670;&nbsp;</a></span>reg_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">llvm::MachineRegisterInfo::reg_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00350">350</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a7161ee1354698f61aac698061dfb162b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7161ee1354698f61aac698061dfb162b">&#9670;&nbsp;</a></span>use_bundle_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">llvm::MachineRegisterInfo::use_bundle_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register, stepping by bundle. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00514">514</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a780eeaf8400eefb448708024e0e88f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780eeaf8400eefb448708024e0e88f4d">&#9670;&nbsp;</a></span>use_bundle_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">llvm::MachineRegisterInfo::use_bundle_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00573">573</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aaf20ba00cf60393b0507754bc8ceb1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf20ba00cf60393b0507754bc8ceb1c7">&#9670;&nbsp;</a></span>use_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">llvm::MachineRegisterInfo::use_instr_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00498">498</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ac659520ff7ad7ccab5c4eab4eaf1f078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac659520ff7ad7ccab5c4eab4eaf1f078">&#9670;&nbsp;</a></span>use_instr_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">llvm::MachineRegisterInfo::use_instr_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00556">556</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a67006003227c154cbadfb7d8350dfc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67006003227c154cbadfb7d8350dfc95">&#9670;&nbsp;</a></span>use_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">llvm::MachineRegisterInfo::use_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_iterator/use_begin/use_end - Walk all uses of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00485">485</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ab42af5458dfaa5dcd5ca474495e6710e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42af5458dfaa5dcd5ca474495e6710e">&#9670;&nbsp;</a></span>use_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">llvm::MachineRegisterInfo::use_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00539">539</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a3e736a38ebafb662ddd8645d83a1d534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e736a38ebafb662ddd8645d83a1d534">&#9670;&nbsp;</a></span>MachineRegisterInfo() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">MachineRegisterInfo::MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00043">43</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00491">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, and <a class="el" href="BitVector_8h_source.html#l00334">llvm::BitVector::resize()</a>.</p>

</div>
</div>
<a id="ac451b8ac7ac62bfe24225bfddeb35943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac451b8ac7ac62bfe24225bfddeb35943">&#9670;&nbsp;</a></span>MachineRegisterInfo() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::MachineRegisterInfo::MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a8ff1430f9e38299f37b3ce2b84d5b2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ff1430f9e38299f37b3ce2b84d5b2d8">&#9670;&nbsp;</a></span>addDelegate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00168">168</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00383">llvm::SmallPtrSetImpl&lt; PtrType &gt;::count()</a>, and <a class="el" href="SmallPtrSet_8h_source.html#l00365">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>.</p>

</div>
</div>
<a id="ac889107f09b05137fd5964343a935a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac889107f09b05137fd5964343a935a6c">&#9670;&nbsp;</a></span>addLiveIn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>vreg</em> = <code><a class="el" href="classllvm_1_1Register.html">Register</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addLiveIn - Add the specified register as a live-in. </p>
<p>Note that it is an error to add the same register to the same set more than once. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00985">985</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00694">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01253">addLiveIn()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00451">allocateHSAUserSGPRs()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00167">buildGitPtr()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04352">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00582">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00069">llvm::MipsFunctionInfo::initGlobalBaseReg()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l02198">llvm::LoongArchTargetLowering::LowerFormalArguments()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00773">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12621">llvm::RISCVTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01483">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00429">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00582">llvm::MIRParserImpl::parseRegisterInfo()</a>, <a class="el" href="CSKYISelLowering_8cpp_source.html#l00283">unpack64()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12429">unpackF64OnRV32DSoftABI()</a>, and <a class="el" href="CSKYISelLowering_8cpp_source.html#l00224">unpackFromRegLoc()</a>.</p>

</div>
</div>
<a id="ac386aa863d0dc665f4b7da757f60054b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac386aa863d0dc665f4b7da757f60054b">&#9670;&nbsp;</a></span>addPhysRegsUsedFromRegMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>RegMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used. </p>
<p>This corresponds to the bit mask attached to register mask operands. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00895">895</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRParser_8cpp_source.html#l00663">llvm::MIRParserImpl::setupRegisterInfo()</a>.</p>

</div>
</div>
<a id="abc82dfed5cd6e963934d2d0f8d6e7272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc82dfed5cd6e963934d2d0f8d6e7272">&#9670;&nbsp;</a></span>addRegAllocationHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addRegAllocationHint - Add a register allocation hint to the hints vector for VReg. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00801">801</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>.</p>

</div>
</div>
<a id="af7f7e5eb5b55add81ed8fe39ac83b9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f7e5eb5b55add81ed8fe39ac83b9c2">&#9670;&nbsp;</a></span>addRegOperandToUseList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::addRegOperandToUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add MO to the linked list of operands for its register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00265">265</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00384">llvm::MachineOperand::isDef()</a>, and <a class="el" href="namespacellvm.html#ac10d13c57a7adf4a1f140afd5321309bad55b30607c2a9a2616347d6edb789f6b">llvm::Last</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00187">llvm::MachineInstr::addOperand()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00260">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05446">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00107">llvm::MachineOperand::setIsDef()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a id="a96bb3ab76b2a615f1fac4fdb8105095a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96bb3ab76b2a615f1fac4fdb8105095a">&#9670;&nbsp;</a></span>canReserveReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::canReserveReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>canReserveReg - Returns true if PhysReg can be used as a reserved register. </p>
<p><a class="el" href="classllvm_1_1Any.html">Any</a> register can be reserved before <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> is called. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00938">938</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00931">reservedRegsFrozen()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00289">llvm::MipsRegisterInfo::canRealignStack()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00243">llvm::M68kRegisterInfo::canRealignStack()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00722">llvm::X86RegisterInfo::canRealignStack()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00453">llvm::ARMBaseRegisterInfo::canRealignStack()</a>.</p>

</div>
</div>
<a id="a3da9727b1d452d6dcab08fde547ab634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3da9727b1d452d6dcab08fde547ab634">&#9670;&nbsp;</a></span>clearKillFlags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearKillFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a>. </p>
<p>This function is used by optimization passes which extend register lifetimes and need only preserve conservative kill flag information. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00435">435</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00491">use_operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l03916">emitIndirectDst()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01050">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03470">llvm::PPCInstrInfo::fixupIsDeadOrKill()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05650">genIndexedMultiply()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00430">hoistAndMergeSGPRInits()</a>, <a class="el" href="HexagonPeephole_8cpp_source.html#l00106">INITIALIZE_PASS()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00775">insertPHI()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00651">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01670">llvm::HexagonInstrInfo::PredicateInstruction()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="ada7156041a724bb8620c6fe72d241b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7156041a724bb8620c6fe72d241b09">&#9670;&nbsp;</a></span>clearSimpleHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::clearSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00812">812</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IndexedMap_8h_source.html#l00064">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>.</p>

</div>
</div>
<a id="a7e2e403e3e1f758b87c25302090c96c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2e403e3e1f758b87c25302090c96c2">&#9670;&nbsp;</a></span>clearVirtRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clearVirtRegs - Remove all virtual registers (after physreg assignment). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00198">198</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="README-Thumb_8txt.html#aa36a842dc9742127230b93f16e106ddd">abort()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00899">llvm::errs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00784">getNumVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Register_8h_source.html#l00084">llvm::Register::index2VirtReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00324">reg_instructions()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00366">llvm::LoongArchInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00943">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02511">llvm::SIInstrInfo::insertIndirectBranch()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00764">llvm::scavengeFrameVirtualRegs()</a>.</p>

</div>
</div>
<a id="a99d53825c081045b4e59ed65576130ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d53825c081045b4e59ed65576130ec">&#9670;&nbsp;</a></span>clearVirtRegTypes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearVirtRegTypes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove all types associated to virtual registers (after instruction selection and constraining of all generic virtual registers). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00195">195</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IndexedMap_8h_source.html#l00064">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>.</p>

<p class="reference">Referenced by <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="ac27689339b95eeb89bc9e40aa1e394f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27689339b95eeb89bc9e40aa1e394f9">&#9670;&nbsp;</a></span>cloneVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::cloneVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create and return a new virtual register in the function with the same attributes as the given register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">170</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">createIncompleteVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">getType()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00181">noteCloneVirtualRegister()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00179">setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00671">applyAdjustICmpImmAndPred()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00276">llvm::CombinerHelper::applyCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00586">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00383">llvm::CombinerHelper::applyCombineShuffleVector()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00184">applyFoldGlobalOffset()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01185">llvm::CallLowering::IncomingValueHandler::buildExtensionHint()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00055">llvm::LiveRangeEdit::createFrom()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00090">llvm::CallLowering::lowerCall()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03511">llvm::CombinerHelper::matchLoadOrCombine()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01735">llvm::LiveIntervals::splitSeparateComponents()</a>, and <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00225">tryToSimplifyUADDO()</a>.</p>

</div>
</div>
<a id="acd28b31b311bb88a92825ed630dd4269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd28b31b311bb88a92825ed630dd4269">&#9670;&nbsp;</a></span>constrainRegAttrs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::constrainRegAttrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>ConstrainingReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>MinNumRegs</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constrain the register class or the register bank of the virtual register <code>Reg</code> (and low-level type) to be a common subclass or a common bank of both registers provided respectively (and a common low-level type). </p>
<p>Do nothing if any of the attributes (classes, banks, or low-level types) of the registers are deemed incompatible, or if the resulting register will have a class smaller than before and of size less than <code>MinNumRegs</code>. Return true if such register attributes exist, false otherwise.</p>
<dl class="section note"><dt>Note</dt><dd><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> this method instead of constrainRegClass and <a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3" title="Constrain the (possibly generic) virtual register Reg to RC.">RegisterBankInfo::constrainGenericRegister</a> everywhere but <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> ISel / <a class="el" href="classllvm_1_1FastISel.html" title="This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...">FastISel</a> and GlobalISel's <a class="el" href="classllvm_1_1InstructionSelect.html" title="This pass is responsible for selecting generic machine instructions to target-specific instructions.">InstructionSelect</a> pass respectively. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00091">91</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00695">getRegClassOrRegBank()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00121">llvm::LLT::isValid()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00705">setRegClassOrRegBank()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00179">setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00159">llvm::CombinerHelper::replaceRegWith()</a>.</p>

</div>
</div>
<a id="ad85285685fc46db3f2b3b0bf90bf9184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85285685fc46db3f2b3b0bf90bf9184">&#9670;&nbsp;</a></span>constrainRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * MachineRegisterInfo::constrainRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>MinNumRegs</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers. </p>
<p>Return the new register class, or NULL if no such class exists. This should only be used when the constraint is known to be trivial, like GR32 -&gt; GR32_NOSP. Beware of increasing register pressure.</p>
<dl class="section note"><dt>Note</dt><dd>Assumes that the register has a register class assigned. <a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3" title="Constrain the (possibly generic) virtual register Reg to RC.">RegisterBankInfo::constrainGenericRegister</a> in GlobalISel's <a class="el" href="classllvm_1_1InstructionSelect.html" title="This pass is responsible for selecting generic machine instructions to target-specific instructions.">InstructionSelect</a> pass and constrainRegAttrs in every other pass, including non-select passes of GlobalISel, instead. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">83</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00068">constrainRegClass()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">getRegClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineBasicBlock_8cpp_source.html#l00628">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02726">AdjustBaseAndOffset()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01067">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00129">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="FastISel_8cpp_source.html#l01901">llvm::FastISel::constrainOperandRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00091">constrainRegAttrs()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01314">llvm::X86InstrInfo::convertToThreeAddress()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02781">createPostIncLoadStore()</a>, <a class="el" href="FastISel_8cpp_source.html#l02110">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03325">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04464">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08312">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05588">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05650">genIndexedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05780">genMaddR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00651">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00571">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00208">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03976">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01777">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00721">llvm::AArch64RegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01899">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00665">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01128">llvm::RISCVInstrInfo::optimizeSelect()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00491">llvm::LanaiInstrInfo::optimizeSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02354">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00026">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00921">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01924">llvm::PPCRegisterInfo::resolveFrameIndex()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00534">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00163">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03820">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01578">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00155">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01175">UpdateOperandRegClass()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l05938">updateOperandRegConstraints()</a>.</p>

</div>
</div>
<a id="a9694f2906cfe1d6d35bbe6742c67dff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9694f2906cfe1d6d35bbe6742c67dff0">&#9670;&nbsp;</a></span>createGenericVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::createGenericVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create and return a new generic virtual register with low-level type <code>Ty</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00185">185</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">createIncompleteVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00176">noteNewVirtualRegister()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00179">setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00451">allocateHSAUserSGPRs()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00250">AMDGPUCombinerHelper::applyFoldableFneg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01334">llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01494">llvm::LegalizerHelper::bitcastDst()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00276">llvm::buildBoolRegister()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00225">llvm::MachineIRBuilder::buildMaskLowPtrBits()</a>, <a class="el" href="SPIRVLegalizerInfo_8cpp_source.html#l00277">convertPtrToInt()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00303">createNewIdReg()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00062">createTypeVReg()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00701">llvm::RegisterBankInfo::OperandsMapper::createVRegs()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01135">llvm::CallLowering::ValueHandler::extendRegister()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00960">extractParts()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03802">llvm::LegalizerHelper::fewerElementsVectorPhi()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01106">llvm::generateImageSizeQueryInst()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04154">llvm::AMDGPULegalizerInfo::getImplicitArgPtr()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00394">llvm::SPIRVGlobalRegistry::getOrCreateConstNullPtr()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l01071">llvm::SPIRVGlobalRegistry::getOrCreateUndef()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01827">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00649">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00195">llvm::insertAssignInstr()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00894">llvm::CallLowering::insertSRetIncomingArgument()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05403">llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00365">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02811">llvm::AMDGPULegalizerInfo::legalizeFFloor()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02497">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04881">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02367">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l01064">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03136">llvm::AMDGPULegalizerInfo::legalizeMul()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03670">llvm::AMDGPULegalizerInfo::legalizeSignedDIV_REM()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05314">llvm::AMDGPULegalizerInfo::legalizeTrapHsaQueuePtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03335">llvm::AMDGPULegalizerInfo::legalizeWorkitemIDIntrinsic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03274">llvm::LegalizerHelper::lower()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00445">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00632">llvm::AArch64CallLowering::lowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00504">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00269">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02960">llvm::LegalizerHelper::lowerLoad()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06607">llvm::LegalizerHelper::lowerMergeValues()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05462">llvm::CombinerHelper::matchCombineFAddFMAFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05803">llvm::CombinerHelper::matchCombineFSubFpExtFNegFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02723">llvm::CombinerHelper::matchHoistLogicOpWithSameOpcodeHands()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00210">llvm::MachineIRBuilder::materializePtrAdd()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00290">mergeVectorRegsToResultRegs()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01472">llvm::LegalizerHelper::moreElementsVectorDst()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00906">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05155">llvm::LegalizerHelper::narrowScalarAddSub()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01463">llvm::LegalizerHelper::narrowScalarDst()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05306">llvm::LegalizerHelper::narrowScalarExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05373">llvm::LegalizerHelper::narrowScalarInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04705">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04616">llvm::LegalizerHelper::narrowScalarShiftByConstant()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00752">llvm::AMDGPUCallLowering::passSpecialInputs()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04062">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00640">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02032">llvm::LegalizerHelper::widenScalar()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01454">llvm::LegalizerHelper::widenScalarDst()</a>.</p>

</div>
</div>
<a id="a7ed74de0e85d45f32fe8aca572f0c63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed74de0e85d45f32fe8aca572f0c63d">&#9670;&nbsp;</a></span>createIncompleteVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::createIncompleteVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Creates a new virtual register that has no register class, register bank or size assigned yet. </p>
<p>This is only allowed to be used temporarily while constructing machine instructions. Most operations are undefined on an incomplete register until one of <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a965a15cef77a97f0e17f9f26fd5be53e" title="setRegClass - Set the register class of the specified virtual register.">setRegClass()</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a81763ced27ec9b0c42f8848f4ebe5bd1" title="Set the register bank to RegBank for Reg.">setRegBank()</a> or setSize() has been called on it. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">145</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00784">getNumVirtRegs()</a>, <a class="el" href="Register_8h_source.html#l00084">llvm::Register::index2VirtReg()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00454">insertVRegByName()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">cloneVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00185">createGenericVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">createVirtualRegister()</a>, <a class="el" href="MIParser_8cpp_source.html#l00319">llvm::PerFunctionMIParsingState::getVRegInfo()</a>, and <a class="el" href="MIParser_8cpp_source.html#l00330">llvm::PerFunctionMIParsingState::getVRegInfoNamed()</a>.</p>

</div>
</div>
<a id="a5c77792a06583e0fe7a0379ad94a2809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c77792a06583e0fe7a0379ad94a2809">&#9670;&nbsp;</a></span>createVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::createVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RegClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>createVirtualRegister - Create and return a new virtual register in the function with the specified register class. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">157</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">createIncompleteVirtualRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00120">llvm::TargetRegisterClass::isAllocatable()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00176">noteNewVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l12040">llvm::SITargetLowering::AddIMGInit()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00628">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00694">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01253">addLiveIn()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00164">llvm::RISCVRegisterInfo::adjustReg()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00340">llvm::buildBuiltinVariableLoad()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00413">llvm::SPIRVGlobalRegistry::buildConstantSampler()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01512">llvm::buildEnqueueKernel()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04994">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">llvm::AMDGPURegisterBankInfo::buildReadFirstLane()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04494">buildRSRC()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01849">llvm::AMDGPURegisterBankInfo::buildVCopy()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01067">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00043">llvm::constrainRegToClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07675">llvm::SIInstrInfo::convertNonUniformIfRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07700">llvm::SIInstrInfo::convertNonUniformLoopRegion()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00599">createBBSelectReg()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00115">llvm::SwiftErrorValueTracking::createEntriesInEntryBlock()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00408">createLaneMaskReg()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01860">llvm::PeelingModuloScheduleExpander::CreateLCSSAExitingBlock()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04352">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00354">llvm::FunctionLoweringInfo::CreateReg()</a>, <a class="el" href="FastISel_8cpp_source.html#l01897">llvm::FastISel::createResultReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02099">llvm::HexagonInstrInfo::createVR()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="CSKYRegisterInfo_8cpp_source.html#l00182">llvm::CSKYRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00208">llvm::HexagonRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="LoongArchRegisterInfo_8cpp_source.html#l00118">llvm::LoongArchRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00383">llvm::RISCVRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00461">llvm::ThumbRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00820">llvm::AArch64RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01580">llvm::PPCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00285">llvm::SystemZRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00790">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11536">llvm::PPCTargetLowering::EmitAtomicBinary()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02310">llvm::VETargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12067">llvm::PPCTargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02179">llvm::VETargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11925">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00323">llvm::WebAssemblyFrameLowering::emitEpilogue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04275">emitFrameOffsetAdj()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l11563">emitFROUND()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03586">llvm::SITargetLowering::emitGWSMemViolTestLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03916">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03830">emitIndirectSrc()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04020">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11824">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12360">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37347">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03636">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05591">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11711">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12198">llvm::PPCTargetLowering::emitProbedAlloca()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00253">llvm::WebAssemblyFrameLowering::emitPrologue()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l11206">emitQuietFCMP()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l11064">emitReadCycleWidePseudo()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01424">llvm::MSP430TargetLowering::EmitShiftInstr()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02377">llvm::VETargetLowering::emitSjLjDispatchBlock()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00123">emitThumbRegPlusImmInReg()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l11481">emitVFCVT_RM_MASK()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l11515">emitVFROUND_NOEXCEPT_MASK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35327">emitXBegin()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08726">llvm::SIInstrInfo::enforceOperandRCAlignment()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02285">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05787">extractRsrcPtr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03325">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00257">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l07478">forceReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05863">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01321">llvm::generateSampleImageInst()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05701">genNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05817">genSubAdd2SubSub()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11683">genTPEntry()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11721">genTPLoopBody()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07820">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00530">llvm::FunctionLoweringInfo::getCatchPadExceptionPointerVReg()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00054">llvm::MipsFunctionInfo::getGlobalBaseReg()</a>, <a class="el" href="CSKYInstrInfo_8cpp_source.html#l00566">llvm::CSKYInstrInfo::getGlobalBaseReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00511">llvm::SparcInstrInfo::getGlobalBaseReg()</a>, <a class="el" href="M68kInstrInfo_8cpp_source.html#l00777">llvm::M68kInstrInfo::getGlobalBaseReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07512">llvm::X86InstrInfo::getGlobalBaseReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03811">getIndirectSGPRIdx()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00026">llvm::SwiftErrorValueTracking::getOrCreateVReg()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00050">llvm::SwiftErrorValueTracking::getOrCreateVRegDefAt()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00080">getRegistersForValue()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02428">llvm::RISCVInstrInfo::getVLENFactoredAmount()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00069">llvm::MipsFunctionInfo::initGlobalBaseReg()</a>, <a class="el" href="HexagonVExtract_8cpp_source.html#l00064">INITIALIZE_PASS()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01255">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00366">llvm::LoongArchInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00943">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02511">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01884">llvm::insertMultibyteShift()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01268">llvm::SIInstrInfo::insertNE()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00119">InsertNewDef()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00775">insertPHI()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00571">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02890">llvm::SIInstrInfo::insertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01571">llvm::PPCInstrInfo::insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01129">llvm::SIInstrInfo::insertVectorSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05545">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05188">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05299">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04967">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00617">llvm::MipsSEInstrInfo::loadImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01950">llvm::SystemZInstrInfo::loadImmediate()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03728">loadM0FromVGPR()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03895">llvm::X86InstrInfo::loadStoreTileReg()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01836">llvm::SPIRV::lowerBuiltin()</a>, <a class="el" href="SPIRVCallLowering_8cpp_source.html#l00355">llvm::SPIRVCallLowering::lowerCall()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00349">llvm::HexagonTargetLowering::LowerCallResult()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00529">LowerCallResults()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01161">llvm::PPCRegisterInfo::lowerCRBitRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01042">llvm::PPCRegisterInfo::lowerCRBitSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00999">llvm::PPCRegisterInfo::lowerCRRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00954">llvm::PPCRegisterInfo::lowerCRSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00734">llvm::PPCRegisterInfo::lowerDynamicAlloc()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l02198">llvm::LoongArchTargetLowering::LowerFormalArguments()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00773">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12621">llvm::RISCVTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01483">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00429">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00435">LowerFPToInt()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00269">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00321">llvm::RISCVRegisterInfo::lowerVRELOAD()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00252">llvm::RISCVRegisterInfo::lowerVSPILL()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01425">llvm::PPCRegisterInfo::lowerWACCRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01391">llvm::PPCRegisterInfo::lowerWACCSpilling()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00574">llvm::RISCVRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00721">llvm::AArch64RegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00806">llvm::SIRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01899">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00665">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="WebAssemblyPeephole_8cpp_source.html#l00061">maybeRewriteToDrop()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00633">moveAndTeeForMultiUse()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00520">moveForSingleUse()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01641">llvm::PeelingModuloScheduleExpander::moveStageBetweenBlocks()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="CSKYInstrInfo_8cpp_source.html#l00224">llvm::CSKYInstrInfo::movImm()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00026">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00791">llvm::PPCRegisterInfo::prepareDynamicAlloca()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02024">llvm::VETargetLowering::prepareMBB()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02073">llvm::VETargetLowering::prepareSymbol()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00147">llvm::SwiftErrorValueTracking::propagateVRegs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05385">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00921">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00565">rematerializeCheapDef()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00358">llvm::ThumbRegisterInfo::rewriteFrameIndex()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00942">selectCopy()</a>, <a class="el" href="CSKYISelLowering_8cpp_source.html#l00283">unpack64()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12429">unpackF64OnRV32DSoftABI()</a>, and <a class="el" href="CSKYISelLowering_8cpp_source.html#l00224">unpackFromRegLoc()</a>.</p>

</div>
</div>
<a id="a56c15f3294c62d7590bb98e4d08ddeef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56c15f3294c62d7590bb98e4d08ddeef">&#9670;&nbsp;</a></span>def_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> llvm::MachineRegisterInfo::def_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00406">406</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="DetectDeadLanes_8cpp_source.html#l00453">llvm::DeadLaneDetector::computeSubRegisterLaneBitInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00448">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">def_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00472">getOneDef()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00934">getTileShape()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00331">isKilled()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00574">isPhysRegModified()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00270">MustSaveLR()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00990">llvm::MachineFunction::salvageCopySSAImpl()</a>.</p>

</div>
</div>
<a id="afa02bb7124c3907948df9957bed1e9b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa02bb7124c3907948df9957bed1e9b3">&#9670;&nbsp;</a></span>def_bundle_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> llvm::MachineRegisterInfo::def_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00435">435</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00442">def_bundles()</a>.</p>

</div>
</div>
<a id="a595a7a24c293a79d1f19a3ae2337bb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a595a7a24c293a79d1f19a3ae2337bb49">&#9670;&nbsp;</a></span>def_bundle_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> llvm::MachineRegisterInfo::def_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00438">438</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00442">def_bundles()</a>.</p>

</div>
</div>
<a id="acd8ece0c4b1eea09a74ab034a536f7a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd8ece0c4b1eea09a74ab034a536f7a0">&#9670;&nbsp;</a></span>def_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a>&gt; llvm::MachineRegisterInfo::def_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00442">442</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00435">def_bundle_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00438">def_bundle_end()</a>, and <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>.</p>

</div>
</div>
<a id="a5f95077d52fb7c8cd08ce6338b107bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f95077d52fb7c8cd08ce6338b107bcf">&#9670;&nbsp;</a></span>def_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::def_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>def_empty - Return true if there are no instructions defining the specified register (it may be live-in). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00448">448</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00406">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00409">def_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00517">isConstantPhysReg()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00333">isSSA()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06832">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00782">llvm::MachineOperand::print()</a>, and <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="aa21b132afc12ed3cead7a879506f277a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa21b132afc12ed3cead7a879506f277a">&#9670;&nbsp;</a></span>def_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> llvm::MachineRegisterInfo::def_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00409">409</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00448">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">def_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00472">getOneDef()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00331">isKilled()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00574">isPhysRegModified()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00270">MustSaveLR()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00637">scavengeVReg()</a>.</p>

</div>
</div>
<a id="a5d327d7e53eaaaf9bb8cbac86c819ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d327d7e53eaaaf9bb8cbac86c819ab2">&#9670;&nbsp;</a></span>def_instr_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> llvm::MachineRegisterInfo::def_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00419">419</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00427">def_instructions()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00761">llvm::InstrEmitter::EmitDbgInstrRef()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01135">llvm::MachineFunction::finalizeDebugInstrRefs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">getVRegDef()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00289">isDefBetween()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00729">regIsPICBase()</a>, and <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a54dd0a5ebf7dbe5aab5fe51979356645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54dd0a5ebf7dbe5aab5fe51979356645">&#9670;&nbsp;</a></span>def_instr_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> llvm::MachineRegisterInfo::def_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00422">422</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00427">def_instructions()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">getVRegDef()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00289">isDefBetween()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l00729">regIsPICBase()</a>.</p>

</div>
</div>
<a id="aaa8b32a81bd37ce4b1654d8c3688eff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa8b32a81bd37ce4b1654d8c3688eff6">&#9670;&nbsp;</a></span>def_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a>&gt; llvm::MachineRegisterInfo::def_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00427">427</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00419">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00422">def_instr_end()</a>, and <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PHIEliminationUtils_8cpp_source.html#l00021">llvm::findPHICopyInsertPoint()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00204">getSingleDef()</a>, <a class="el" href="WebAssemblyFixIrreducibleControlFlow_8cpp_source.html#l00494">hasArgumentDef()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00430">hoistAndMergeSGPRInits()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00250">isImplicitlyDefined()</a>, and <a class="el" href="MachineStableHash_8cpp_source.html#l00063">llvm::stableHashValue()</a>.</p>

</div>
</div>
<a id="a98b6acb085aebd86b010dfa9f3875904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98b6acb085aebd86b010dfa9f3875904">&#9670;&nbsp;</a></span>def_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a>&gt; llvm::MachineRegisterInfo::def_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">411</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00406">def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00409">def_end()</a>, and <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveInterval_8cpp_source.html#l00962">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00124">llvm::LiveIntervalCalc::createDeadDefs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00466">hasOneDef()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01741">hasTiedDef()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00637">scavengeVReg()</a>.</p>

</div>
</div>
<a id="aa3dfee03e12575026fa0a0461348a756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3dfee03e12575026fa0a0461348a756">&#9670;&nbsp;</a></span>disableCalleeSavedRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::disableCalleeSavedRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the register from the list of CSRs. </p>
<p>I.e. the register will not appear as part of the CSR mask. </p><dl class="section see"><dt>See also</dt><dd>UpdatedCalleeSavedRegs. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00602">602</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l02006">llvm::erase_value()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">llvm::TargetRegisterInfo::getCalleeSavedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00813">llvm::MCRegAliasIterator::isValid()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a553593c083449cc4db546a757010a2f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a553593c083449cc4db546a757010a2f4">&#9670;&nbsp;</a></span>dumpUses()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> void MachineRegisterInfo::dumpUses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00505">505</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00507">use_instructions()</a>.</p>

</div>
</div>
<a id="a44ddc08d3e0ee02a2a8fb36fb4c8ac18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">&#9670;&nbsp;</a></span>EmitLiveInCopies()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::EmitLiveInCopies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>EntryMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00468">468</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00408">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00588">use_nodbg_empty()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="ad32d5b4fe86449641427a131c27c03f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad32d5b4fe86449641427a131c27c03f7">&#9670;&nbsp;</a></span>freezeReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::freezeReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00511">511</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, and <a class="el" href="BitVector_8h_source.html#l00152">llvm::BitVector::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64LowerHomogeneousPrologEpilog_8cpp_source.html#l00157">createFrameHelperMachineFunction()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l02244">llvm::TargetLoweringBase::finalizeLowering()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00452">llvm::MIRParserImpl::initializeMachineFunction()</a>, and <a class="el" href="SIFrameLowering_8cpp_source.html#l01422">llvm::SIFrameLowering::processFunctionBeforeFrameIndicesReplaced()</a>.</p>

</div>
</div>
<a id="a8ae9c5d17b40aa7be0189dd4f12dc315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ae9c5d17b40aa7be0189dd4f12dc315">&#9670;&nbsp;</a></span>getCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> * MachineRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns list of callee saved registers. </p>
<p>The function returns the updated CSR list (after taking into account registers that are disabled from the CSR list). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00625">625</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">llvm::TargetRegisterInfo::getCalleeSavedRegs()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LivePhysRegs_8cpp_source.html#l00174">addCalleeSavedRegs()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00303">llvm::MIRPrinter::convert()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00874">llvm::RISCVFrameLowering::determineCalleeSaves()</a>, <a class="el" href="CSKYFrameLowering_8cpp_source.html#l00357">llvm::CSKYFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02967">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00082">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01450">llvm::SIFrameLowering::determinePrologEpilogSGPRSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00822">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00115">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00580">isACalleeSavedRegister()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00510">llvm::RISCVRegisterInfo::needsFrameBaseReg()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00042">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="X86MachineFunctionInfo_8cpp_source.html#l00025">llvm::X86MachineFunctionInfo::setRestoreBasePointer()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00289">llvm::SIMachineFunctionInfo::splitWWMSpillRegisters()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00050">llvm::CriticalAntiDepBreaker::StartBlock()</a>, and <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00146">llvm::AggressiveAntiDepBreaker::StartBlock()</a>.</p>

</div>
</div>
<a id="a8826883c66d420e0b7a9dd216eeaa388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8826883c66d420e0b7a9dd216eeaa388">&#9670;&nbsp;</a></span>getLiveInPhysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> MachineRegisterInfo::getLiveInPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00449">449</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00997">liveins()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetLowering_8cpp_source.html#l00081">llvm::TargetLowering::parametersInCSRMatch()</a>.</p>

</div>
</div>
<a id="a9cc1aea4b14234362915bdb5c776573f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc1aea4b14234362915bdb5c776573f">&#9670;&nbsp;</a></span>getLiveInVirtReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::getLiveInVirtReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in virtual register. </p>
<p>getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00458">458</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00997">liveins()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00694">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04352">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, and <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00729">llvm::getFunctionLiveInPhysReg()</a>.</p>

</div>
</div>
<a id="ab7e720f69b70ef3973d672936a9fa0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e720f69b70ef3973d672936a9fa0ec">&#9670;&nbsp;</a></span>getMaxLaneMaskForVReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> MachineRegisterInfo::getMaxLaneMaskForVReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual register <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00497">497</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00209">llvm::TargetRegisterClass::getLaneMask()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">getRegClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00691">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00106">llvm::LiveRangeEdit::allUsesAvailableAt()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00043">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00962">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03057">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00158">getDefRegMask()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01260">getInstReadLaneMask()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00421">getLanesWithProperty()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00215">llvm::getLiveLaneMask()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00210">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00170">getUsedRegMask()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00226">llvm::DeadLaneDetector::transferDefinedLanes()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01002">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, and <a class="el" href="LiveInterval_8cpp_source.html#l01071">llvm::LiveInterval::verify()</a>.</p>

</div>
</div>
<a id="ae73582bbbc71758dcac70cd8c56210e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae73582bbbc71758dcac70cd8c56210e4">&#9670;&nbsp;</a></span>getNumVirtRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::MachineRegisterInfo::getNumVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getNumVirtRegs - Return the number of virtual registers created. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00784">784</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00691">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00832">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01042">attemptDebugCopyProp()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00032">llvm::VirtRegAuxInfo::calculateSpillWeightsAndHints()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00198">clearVirtRegs()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00453">llvm::DeadLaneDetector::computeSubRegisterLaneBitInfo()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00303">llvm::MIRPrinter::convert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">createIncompleteVirtualRegister()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00041">llvm::DeadLaneDetector::DeadLaneDetector()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12562">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00210">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00234">llvm::getLiveRegs()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00078">llvm::VirtRegMap::grow()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00225">llvm::LiveRegSet::init()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00263">llvm::RegPressureTracker::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01177">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8cpp_source.html#l00036">llvm::WebAssemblyFunctionInfo::initWARegs()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00333">isSSA()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l02098">llvm::SPIRV::lowerBuiltinType()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00145">llvm::VirtRegMap::print()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00456">llvm::print()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00148">llvm::LiveIntervals::print()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00120">llvm::LiveIntervals::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00764">llvm::scavengeFrameVirtualRegs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00690">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01036">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00727">llvm::SIMachineFunctionInfo::usesAGPRs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>.</p>

</div>
</div>
<a id="abc6a478b8e8957fb476c3e553aecacc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc6a478b8e8957fb476c3e553aecacc6">&#9670;&nbsp;</a></span>getOneDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a>* llvm::MachineRegisterInfo::getOneDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the defining operand if there is exactly one operand defining the specified register, otherwise nullptr. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00472">472</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00406">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00409">def_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRParser_8cpp_source.html#l00333">isSSA()</a>, and <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00225">tryToSimplifyUADDO()</a>.</p>

</div>
</div>
<a id="acc1fe08378fadccbf77405721be835ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc1fe08378fadccbf77405721be835ae">&#9670;&nbsp;</a></span>getPressureSets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a> llvm::MachineRegisterInfo::getPressureSets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get an iterator over the pressure sets affected by the given physical or virtual register. </p>
<p>If RegUnit is physical, it must be a register unit (from <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l01269">1269</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00671">llvm::PressureDiff::addPressureChange()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00064">decreaseSetPressure()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00050">llvm::GCNRegPressure::inc()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00155">llvm::RegPressureTracker::increaseRegPressure()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l00050">increaseSetPressure()</a>.</p>

</div>
</div>
<a id="ab01c0dae922d421d2d3c20ad50b608fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab01c0dae922d421d2d3c20ad50b608fe">&#9670;&nbsp;</a></span>getRegAllocationHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt;<a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>&gt; llvm::MachineRegisterInfo::getRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegAllocationHint - Return the register allocation hint for the specified virtual register. </p>
<p>If there are many hints, this returns the one with the greatest weight. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00822">822</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Register_8h_source.html#l00111">llvm::Register::id()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>, and <a class="el" href="IndexedMap_8h_source.html#l00078">llvm::IndexedMap&lt; T, ToIndexT &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00336">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00832">getSimpleHint()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00118">llvm::VirtRegMap::hasKnownPreference()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00391">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>.</p>

</div>
</div>
<a id="a89e95fc14a44ef18505f858e70a1b122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89e95fc14a44ef18505f858e70a1b122">&#9670;&nbsp;</a></span>getRegAllocationHints()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::pair&lt;<a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="classllvm_1_1Register.html">Register</a>, 4&gt; &gt;&amp; llvm::MachineRegisterInfo::getRegAllocationHints </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegAllocationHints - Return a reference to the vector of all register allocation hints for VReg. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00841">841</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00422">llvm::TargetRegisterInfo::getRegAllocationHints()</a>.</p>

</div>
</div>
<a id="a0436abbe31ee5c71b5f06ce5d2ea1a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0436abbe31ee5c71b5f06ce5d2ea1a4a">&#9670;&nbsp;</a></span>getRegBankOrNull()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a>* llvm::MachineRegisterInfo::getRegBankOrNull </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register bank of <code>Reg</code>, or null if Reg has not been assigned a register bank or has been assigned a register class. </p>
<dl class="section note"><dt>Note</dt><dd>It is possible to get the register bank from the register class via <a class="el" href="classllvm_1_1RegisterBankInfo.html#ad811f6f1baffbba4c3c1f363c8a4b902" title="Get a register bank that covers RC.">RegisterBankInfo::getRegBankFromRegClass</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00687">687</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerUnion_8h_source.html#l00162">llvm::PointerUnion&lt; PTs &gt;::dyn_cast()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01560">llvm::AMDGPURegisterBankInfo::applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02013">constrainRegToBank()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l06873">fixupPHIOpBanks()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00175">llvm::printRegClassOrBank()</a>.</p>

</div>
</div>
<a id="aa363afffca4fc13a709673936b47fe33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa363afffca4fc13a709673936b47fe33">&#9670;&nbsp;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::MachineRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register class of the specified virtual register. </p>
<p>This shouldn't be used directly unless <code>Reg</code> has a register class. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3699f85cc3382ffc17d597837412b27d" title="Return the register class of Reg, or null if Reg has not been assigned a register class yet.">getRegClassOrNull</a> when <a class="el" href="lib_2Target_2PowerPC_2README_8txt.html#a6edd776d8aa99a9785af11dff7d64f33">this</a> might happen. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">661</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00976">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00694">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00127">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00494">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00441">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00536">canFoldIntoCSel()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00602">llvm::AArch64InstrInfo::canInsertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00537">llvm::SystemZInstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02848">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03356">llvm::X86InstrInfo::canInsertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01528">llvm::PPCInstrInfo::canInsertSelect()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00520">llvm::X86_MC::X86MCInstrAnalysis::clearsSuperRegisters()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">constrainRegClass()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00098">convertImplicitDefToConstZero()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00046">llvm::VirtRegAuxInfo::copyHint()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00057">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00032">llvm::NVPTXInstrInfo::copyPhysReg()</a>, <a class="el" href="AllocationOrder_8cpp_source.html#l00029">llvm::AllocationOrder::create()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01860">llvm::PeelingModuloScheduleExpander::CreateLCSSAExitingBlock()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l02075">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02179">llvm::VETargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11925">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03916">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03830">emitIndirectSrc()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04020">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12360">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05591">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l35327">emitXBegin()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00176">llvm::RegAllocBase::enqueue()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00185">llvm::HexagonEvaluator::evaluate()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="FastISel_8cpp_source.html#l02110">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03325">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04464">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01006">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08312">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00492">foldPatchpoint()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00257">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05817">genSubAdd2SubSub()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00348">llvm::BitTracker::MachineEvaluator::getCell()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00182">getCopyRegClasses()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00365">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00497">getMaxLaneMaskForVReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00168">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04950">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l00527">llvm::RegAllocEvictionAdvisor::getOrderLimit()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00027">getRC32()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00561">llvm::PPCRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00970">llvm::X86RegisterInfo::getRegAllocationHints()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00336">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02900">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00502">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00137">getRegTy()</a>, <a class="el" href="WebAssemblyAsmPrinter_8cpp_source.html#l00059">llvm::WebAssemblyAsmPrinter::getRegType()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00585">llvm::NVPTXAsmPrinter::getVirtualRegisterName()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00063">llvm::MachineSSAUpdater::Initialize()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00301">INITIALIZE_PASS()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00775">insertPHI()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00571">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02890">llvm::SIInstrInfo::insertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03393">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01571">llvm::PPCInstrInfo::insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01129">llvm::SIInstrInfo::insertVectorSelect()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04335">IsAGPROperand()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00067">isCrossCopy()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05055">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06390">isNonFoldablePartialRegisterLoad()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01200">llvm::isOfRegClass()</a>, <a class="el" href="HexagonMCInstrInfo_8cpp_source.html#l00755">llvm::HexagonMCInstrInfo::isPredReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02779">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00272">isTileDef()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00426">isTileRegDef()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05829">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05527">llvm::SIInstrInfo::legalizeOperandsFLAT()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05427">llvm::SIInstrInfo::legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05299">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00167">llvm::WebAssemblyMCInstLower::lower()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00529">LowerCallResults()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00435">LowerFPToInt()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00269">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00089">llvm::HexagonEvaluator::mask()</a>, <a class="el" href="MCInstPrinter_8cpp_source.html#l00063">matchAliasCondition()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01068">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="WebAssemblyPeephole_8cpp_source.html#l00061">maybeRewriteToDrop()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00633">moveAndTeeForMultiUse()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00520">moveForSingleUse()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01641">llvm::PeelingModuloScheduleExpander::moveStageBetweenBlocks()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00148">optimizeCall()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04312">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01128">llvm::RISCVInstrInfo::optimizeSelect()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00491">llvm::LanaiInstrInfo::optimizeSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02354">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00026">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00145">llvm::VirtRegMap::print()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00888">PrintNodeInfo()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00175">llvm::printRegClassOrBank()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00290">propagateLocalCopies()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05385">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">recomputeRegClass()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00565">rematerializeCheapDef()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01911">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00637">scavengeVReg()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00452">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00229">shouldTrackSubRegLiveness()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00155">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00145">llvm::DeadLaneDetector::transferUsedLanes()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00216">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l00786">unstackifyVRegsUsedInSplitBB()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01175">UpdateOperandRegClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04022">llvm::SIInstrInfo::usesConstantBus()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01597">llvm::RISCVInstrInfo::verifyInstruction()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a3699f85cc3382ffc17d597837412b27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3699f85cc3382ffc17d597837412b27d">&#9670;&nbsp;</a></span>getRegClassOrNull()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::MachineRegisterInfo::getRegClassOrNull </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register class of <code>Reg</code>, or null if Reg has not been assigned a register class yet. </p>
<dl class="section note"><dt>Note</dt><dd>A null register class can only happen when these two conditions are met:<ol type="1">
<li>Generic virtual registers are created.</li>
<li>The machine function has not completely been through the instruction selection process. None of this condition is possible without GlobalISel for now. In other words, if GlobalISel is not used or if the query happens after the select pass, using getRegClass is safe. </li>
</ol>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00678">678</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerUnion_8h_source.html#l00162">llvm::PointerUnion&lt; PTs &gt;::dyn_cast()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00053">llvm::constrainOperandRegClass()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12562">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00570">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03228">getRegClass()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00195">llvm::insertAssignInstr()</a>, <a class="el" href="SPIRVInstrInfo_8cpp_source.html#l00049">llvm::SPIRVInstrInfo::isTypeDeclInstr()</a>, <a class="el" href="MVETPAndVPTOptimisationsPass_8cpp_source.html#l00607">IsWritingToVCCR()</a>, <a class="el" href="MachineUniformityAnalysis_8cpp_source.html#l00033">llvm::GenericUniformityAnalysisImpl&lt; ContextT &gt;::markDefsDivergent()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00175">llvm::printRegClassOrBank()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00290">propagateLocalCopies()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00145">propagateSPIRVType()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, and <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00727">llvm::SIMachineFunctionInfo::usesAGPRs()</a>.</p>

</div>
</div>
<a id="a68db11947d61455d62d75b86020362c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68db11947d61455d62d75b86020362c9">&#9670;&nbsp;</a></span>getRegClassOrRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a>&amp; llvm::MachineRegisterInfo::getRegClassOrRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register bank or register class of <code>Reg</code>. </p>
<dl class="section note"><dt>Note</dt><dd>Before the register bank gets assigned (i.e., before the <a class="el" href="classllvm_1_1RegBankSelect.html" title="This pass implements the reg bank selector pass used in the GlobalISel pipeline.">RegBankSelect</a> pass) <code>Reg</code> may not have either. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00695">695</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="CSEInfo_8cpp_source.html#l00389">llvm::GISelInstProfileBuilder::addNodeIDReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01751">llvm::CombinerHelper::applyCombineUnmergeMergeToPlainValues()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00198">llvm::canReplaceReg()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00129">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00091">constrainRegAttrs()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03015">llvm::SIRegisterInfo::getConstrainedRegClassForOperand()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00080">llvm::RegisterBankInfo::getRegBank()</a>, and <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00913">selectDebugInstr()</a>.</p>

</div>
</div>
<a id="a2147d9005c53d827be55ae88f2395611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2147d9005c53d827be55ae88f2395611">&#9670;&nbsp;</a></span>getReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&amp; llvm::MachineRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getReservedRegs - Returns a reference to the frozen set of reserved registers. </p>
<p>This method should always be preferred to calling TRI::getReservedRegs() when possible. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00945">945</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00931">reservedRegsFrozen()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00256">llvm::TargetRegisterInfo::getAllocatableSet()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00956">isReserved()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00042">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a021a3cabd072c6984bf30b0f8a3fc0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021a3cabd072c6984bf30b0f8a3fc0a6">&#9670;&nbsp;</a></span>getSimpleHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> llvm::MachineRegisterInfo::getSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getSimpleHint - same as getRegAllocationHint except it will only return a target independent hint. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00832">832</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00822">getRegAllocationHint()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, and <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00303">llvm::MIRPrinter::convert()</a>, and <a class="el" href="VirtRegMap_8cpp_source.html#l00109">llvm::VirtRegMap::hasPreferredPhys()</a>.</p>

</div>
</div>
<a id="aed4562ccf898feaf2eb6cf5555b5084d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed4562ccf898feaf2eb6cf5555b5084d">&#9670;&nbsp;</a></span>getTargetRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* llvm::MachineRegisterInfo::getTargetRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">156</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, and <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LivePhysRegs_8cpp_source.html#l00259">llvm::addLiveIns()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00106">llvm::LiveRangeEdit::allUsesAvailableAt()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00043">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00198">clearVirtRegs()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00248">llvm::computeLiveIns()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00962">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00068">constrainRegClass()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00057">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01860">llvm::PeelingModuloScheduleExpander::CreateLCSSAExitingBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00602">disableCalleeSavedRegister()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00323">llvm::WebAssemblyFrameLowering::emitEpilogue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00253">llvm::WebAssemblyFrameLowering::emitPrologue()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08219">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08186">llvm::execMayBeModifiedBeforeUse()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01612">llvm::PeelingModuloScheduleExpander::filterInstructions()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00357">findSurvivorBackwards()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01223">findUseBetween()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00511">freezeReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00625">getCalleeSavedRegs()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00158">getDefRegMask()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00109">llvm::RegisterBankInfo::getRegBankFromConstraints()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00170">getUsedRegMask()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00225">llvm::LiveRegSet::init()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03393">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00974">isAllocatable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00662">isArgumentRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00517">isConstantPhysReg()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00067">isCrossCopy()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00667">isFixedRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00672">isGeneralPurposeRegister()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01200">llvm::isOfRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00574">isPhysRegModified()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00589">isPhysRegUsed()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00644">isReservedRegUnit()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00433">llvm::GCNUpwardRPTracker::isValid()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05571">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00043">MachineRegisterInfo()</a>, <a class="el" href="MachineUniformityAnalysis_8cpp_source.html#l00033">llvm::GenericUniformityAnalysisImpl&lt; ContextT &gt;::markDefsDivergent()</a>, <a class="el" href="MachineSSAContext_8cpp_source.html#l00073">llvm::GenericSSAContext&lt; MachineFunction &gt;::print()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00660">llvm::MIPrinter::print()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00456">llvm::print()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00888">PrintNodeInfo()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00281">llvm::recomputeLivenessFlags()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">recomputeRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">replaceRegWith()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01911">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00990">llvm::MachineFunction::salvageCopySSAImpl()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00690">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00637">scavengeVReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00877">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01189">spillVGPRtoAGPR()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02522">llvm::tryFoldSPUpdateIntoPushPop()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00853">updateDbgUsersToReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05938">updateOperandRegConstraints()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>.</p>

</div>
</div>
<a id="a5dc0a32516ce31f495b440d47287028b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc0a32516ce31f495b440d47287028b">&#9670;&nbsp;</a></span>getType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LLT.html">LLT</a> llvm::MachineRegisterInfo::getType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the low-level type of <code>Reg</code> or <a class="el" href="classllvm_1_1LLT.html">LLT</a>{} if Reg is not a generic (target independent) virtual register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">759</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="CSEInfo_8cpp_source.html#l00389">llvm::GISelInstProfileBuilder::addNodeIDReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02847">llvm::CombinerHelper::applyAshShlToSextInreg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02089">llvm::CombinerHelper::applyCombineAddP2IToPtrAdd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00586">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02695">llvm::CombinerHelper::applyCombineInsertVecElts()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02214">llvm::CombinerHelper::applyCombineMulByNegativeOne()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01636">llvm::CombinerHelper::applyCombineMulToShl()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01955">llvm::CombinerHelper::applyCombineShiftToUnmerge()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01686">llvm::CombinerHelper::applyCombineShlOfExtend()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02257">llvm::CombinerHelper::applyCombineTruncOfExt()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02356">llvm::CombinerHelper::applyCombineTruncOfShift()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01751">llvm::CombinerHelper::applyCombineUnmergeMergeToPlainValues()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01849">llvm::CombinerHelper::applyCombineUnmergeWithDeadLanesToTrunc()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01896">llvm::CombinerHelper::applyCombineUnmergeZExtToZExt()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00279">AMDGPUPostLegalizerCombinerHelper::applyCvtF32UByteN()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00738">applyDupLane()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03948">llvm::CombinerHelper::applyExtendThroughPhis()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04027">llvm::CombinerHelper::applyExtractVecEltBuildVec()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00250">AMDGPUCombinerHelper::applyFoldableFneg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03239">llvm::CombinerHelper::applyFoldBinOpIntoSelect()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05298">llvm::CombinerHelper::applyFsubToFneg()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00094">applyICmpRedundantTrunc()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00498">applyINS()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01453">llvm::AMDGPURegisterBankInfo::applyMappingBFE()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01162">llvm::AMDGPURegisterBankInfo::applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01050">llvm::AMDGPURegisterBankInfo::applyMappingLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01334">llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01240">llvm::CombinerHelper::applyOptBrCondByInvertingCond()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01412">llvm::CombinerHelper::applyPtrAddImmedChain()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04205">llvm::CombinerHelper::applyRotateOutOfRange()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01470">llvm::CombinerHelper::applyShiftImmedChain()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01584">llvm::CombinerHelper::applyShiftOfShiftedLogic()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03171">llvm::CombinerHelper::applySimplifyURemByPow2()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00312">applySplitStoreZero128()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03866">llvm::CombinerHelper::applyTruncStoreMerge()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00183">AMDGPUPostLegalizerCombinerHelper::applyUCharToFloat()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05211">llvm::CombinerHelper::applyUMulHToLShr()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03130">llvm::CombinerHelper::applyXorOfAndWithSameReg()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01227">llvm::CallLowering::IncomingValueHandler::assignValueToReg()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03197">llvm::LegalizerHelper::bitcast()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02757">llvm::LegalizerHelper::bitcastExtractVectorElt()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02897">llvm::LegalizerHelper::bitcastInsertVectorElt()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00236">buildAnyextOrCopy()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00869">llvm::MachineIRBuilder::buildAtomicCmpXchg()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00841">llvm::MachineIRBuilder::buildAtomicCmpXchgWithSuccess()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00336">buildCopyFromRegs()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00484">buildCopyToRegs()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00436">llvm::SPIRVGlobalRegistry::buildGlobalVariable()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00077">buildLogBase2()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">llvm::AMDGPURegisterBankInfo::buildReadFirstLane()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05127">llvm::CombinerHelper::buildSDivUsingMul()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04940">llvm::CombinerHelper::buildUDivUsingMul()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01849">llvm::AMDGPURegisterBankInfo::buildVCopy()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05322">llvm::CombinerHelper::canCombineFMadOrFMA()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00198">llvm::canReplaceReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">cloneVirtualRegister()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01418">llvm::LegalizerHelper::coerceToScalar()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12634">llvm::SITargetLowering::computeKnownBitsForTargetInstr()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00135">llvm::GISelKnownBits::computeKnownBitsImpl()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00442">llvm::RegBankSelect::computeMapping()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00607">llvm::GISelKnownBits::computeNumSignBits()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00793">llvm::ConstantFoldCTLZ()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00762">llvm::ConstantFoldExtOp()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00091">constrainRegAttrs()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02013">constrainRegToBank()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01112">llvm::CallLowering::ValueHandler::copyArgumentMemory()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00677">llvm::createMemLibcall()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00303">createNewIdReg()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04982">equalizeVectorShuffleLengths()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01135">llvm::CallLowering::ValueHandler::extendRegister()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04157">llvm::LegalizerHelper::fewerElementsVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03987">llvm::LegalizerHelper::fewerElementsVectorExtractInsertVectorElt()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03899">llvm::LegalizerHelper::fewerElementsVectorMerge()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03732">llvm::LegalizerHelper::fewerElementsVectorMultiEltType()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03802">llvm::LegalizerHelper::fewerElementsVectorPhi()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04494">llvm::LegalizerHelper::fewerElementsVectorReductions()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04304">llvm::LegalizerHelper::fewerElementsVectorShuffle()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03850">llvm::LegalizerHelper::fewerElementsVectorUnmergeValues()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04372">llvm::AMDGPULegalizerInfo::fixStoreSourceType()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l06873">fixupPHIOpBanks()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00090">AMDGPURegBankCombinerHelper::getAsVgpr()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00789">getCmpOperandFoldingProfit()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03015">llvm::SIRegisterInfo::getConstrainedRegClassForOperand()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00442">llvm::getDefSrcRegIgnoringCopies()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04154">llvm::AMDGPULegalizerInfo::getImplicitArgPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00215">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00424">llvm::MipsRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00060">llvm::PPCRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00163">llvm::X86RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00570">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03442">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00061">llvm::GISelKnownBits::getKnownBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00080">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00109">llvm::RegisterBankInfo::getRegBankFromConstraints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00502">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="CodeGenCommonISel_8cpp_source.html#l00211">getSalvageOpsForTrunc()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01392">getTestBitReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03631">getTruncStoreByteOffset()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00253">getTypeFromTypeIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01514">llvm::MachineInstr::getTypeToPrint()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03427">llvm::AMDGPURegisterBankInfo::getValueMappingForPtr()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03622">llvm::LegalizerHelper::getVectorElementPointer()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00899">getVectorFCMP()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01785">getVectorShiftImm()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00649">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01765">llvm::AMDGPURegisterBankInfo::handleD16VData()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04309">llvm::AMDGPULegalizerInfo::handleD16VData()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03644">hasSameNumEltsOnAllVectorOperands()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00195">llvm::insertAssignInstr()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00833">llvm::CallLowering::insertSRetLoads()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00863">llvm::CallLowering::insertSRetStores()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10266">llvm::SITargetLowering::isCanonicalized()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01212">llvm::isConstantOrConstantSplatVector()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04878">isExtractHiElt()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00823">llvm::isKnownToBeAPowerOfTwo()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01934">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02710">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04503">llvm::AMDGPULegalizerInfo::legalizeBufferLoad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04395">llvm::AMDGPULegalizerInfo::legalizeBufferStore()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02870">llvm::AMDGPULegalizerInfo::legalizeBuildVector()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05403">llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03188">llvm::AMDGPULegalizerInfo::legalizeCTLZ_CTTZ()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00332">llvm::MipsLegalizerInfo::legalizeCustom()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00365">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="SPIRVLegalizerInfo_8cpp_source.html#l00289">llvm::SPIRVLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02333">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03738">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03787">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02073">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03411">llvm::AMDGPULegalizerInfo::legalizeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02811">llvm::AMDGPULegalizerInfo::legalizeFFloor()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02688">llvm::AMDGPULegalizerInfo::legalizeFMad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02244">llvm::AMDGPULegalizerInfo::legalizeFPTOI()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02102">llvm::AMDGPULegalizerInfo::legalizeFrem()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02047">llvm::AMDGPULegalizerInfo::legalizeFrint()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02497">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04881">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02367">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02136">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02181">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02606">llvm::AMDGPULegalizerInfo::legalizeLoad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03136">llvm::AMDGPULegalizerInfo::legalizeMul()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04080">llvm::AMDGPULegalizerInfo::legalizeRsqClampIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03670">llvm::AMDGPULegalizerInfo::legalizeSignedDIV_REM()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02409">llvm::AMDGPULegalizerInfo::legalizeSinCos()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03630">llvm::AMDGPULegalizerInfo::legalizeUnsignedDIV_REM()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00796">llvm::LegalizerHelper::libcall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03274">llvm::LegalizerHelper::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07576">llvm::LegalizerHelper::lowerAbsToAddXor()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07593">llvm::LegalizerHelper::lowerAbsToMaxNeg()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07116">llvm::LegalizerHelper::lowerAddSubSatToAddoSubo()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07039">llvm::LegalizerHelper::lowerAddSubSatToMinMax()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02661">llvm::LegalizerHelper::lowerBitcast()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05663">llvm::LegalizerHelper::lowerBitCount()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07264">llvm::LegalizerHelper::lowerBitreverse()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07218">llvm::LegalizerHelper::lowerBswap()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l01195">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06816">llvm::LegalizerHelper::lowerDynStackAlloc()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06853">llvm::LegalizerHelper::lowerExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06688">llvm::LegalizerHelper::lowerExtractInsertVectorElt()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02635">llvm::LegalizerHelper::lowerFConstant()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06459">llvm::LegalizerHelper::lowerFCopySign()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06580">llvm::LegalizerHelper::lowerFFloor()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06533">llvm::LegalizerHelper::lowerFMad()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06503">llvm::LegalizerHelper::lowerFMinNumMaxNum()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00632">llvm::AArch64CallLowering::lowerFormalArguments()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06416">llvm::LegalizerHelper::lowerFPOWI()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06225">llvm::LegalizerHelper::lowerFPTOSI()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06182">llvm::LegalizerHelper::lowerFPTOUI()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06399">llvm::LegalizerHelper::lowerFPTRUNC()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06294">llvm::LegalizerHelper::lowerFPTRUNC_F64_TO_F16()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05939">llvm::LegalizerHelper::lowerFunnelShift()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05881">llvm::LegalizerHelper::lowerFunnelShiftAsShifts()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05839">llvm::LegalizerHelper::lowerFunnelShiftWithInverse()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00269">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06911">llvm::LegalizerHelper::lowerInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06547">llvm::LegalizerHelper::lowerIntrinsicRound()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07343">llvm::LegalizerHelper::lowerISFPCLASS()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02960">llvm::LegalizerHelper::lowerLoad()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06607">llvm::LegalizerHelper::lowerMergeValues()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06443">llvm::LegalizerHelper::lowerMinMax()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07295">llvm::LegalizerHelper::lowerReadWriteRegister()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00348">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05977">llvm::LegalizerHelper::lowerRotate()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05963">llvm::LegalizerHelper::lowerRotateWithReverseRotate()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07003">llvm::LegalizerHelper::lowerSADDO_SSUBO()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07502">llvm::LegalizerHelper::lowerSelect()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07184">llvm::LegalizerHelper::lowerShlSat()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06760">llvm::LegalizerHelper::lowerShuffleVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06136">llvm::LegalizerHelper::lowerSITOFP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07321">llvm::LegalizerHelper::lowerSMULH_UMULH()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03097">llvm::LegalizerHelper::lowerStore()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06052">llvm::LegalizerHelper::lowerU64ToF32BitOps()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06108">llvm::LegalizerHelper::lowerUITOFP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l06648">llvm::LegalizerHelper::lowerUnmergeValues()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00953">lowerVectorFCMP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l07608">llvm::LegalizerHelper::lowerVectorReduction()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00124">matchAArch64MulConstCombine()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04845">llvm::CombinerHelper::matchAddOBy0()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04316">llvm::CombinerHelper::matchAndOrDisjointMask()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02829">llvm::CombinerHelper::matchAshrShlToSextInreg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04380">llvm::CombinerHelper::matchBitfieldExtractFromAnd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04351">llvm::CombinerHelper::matchBitfieldExtractFromSExtInReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04416">llvm::CombinerHelper::matchBitfieldExtractFromShr()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04465">llvm::CombinerHelper::matchBitfieldExtractFromShrAnd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05962">llvm::CombinerHelper::matchBuildVectorIdentityFold()</a>, <a class="el" href="AMDGPUPreLegalizerCombiner_8cpp_source.html#l00060">AMDGPUPreLegalizerCombinerHelper::matchClampI64ToI16()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02064">llvm::CombinerHelper::matchCombineAddP2IToPtrAdd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02139">llvm::CombinerHelper::matchCombineAnyExtTrunc()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00231">llvm::CombinerHelper::matchCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01330">llvm::CombinerHelper::matchCombineConstantFoldFpUnary()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02108">llvm::CombinerHelper::matchCombineConstPtrAddToI2P()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01111">llvm::CombinerHelper::matchCombineDivRem()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00510">llvm::CombinerHelper::matchCombineExtendingLoads()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05462">llvm::CombinerHelper::matchCombineFAddFMAFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05403">llvm::CombinerHelper::matchCombineFAddFpExtFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05527">llvm::CombinerHelper::matchCombineFAddFpExtFMulToFMadOrFMAAggressive()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05653">llvm::CombinerHelper::matchCombineFSubFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05705">llvm::CombinerHelper::matchCombineFSubFNegFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05752">llvm::CombinerHelper::matchCombineFSubFpExtFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05803">llvm::CombinerHelper::matchCombineFSubFpExtFNegFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02039">llvm::CombinerHelper::matchCombineI2PToP2I()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02654">llvm::CombinerHelper::matchCombineInsertVecElts()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00692">llvm::CombinerHelper::matchCombineLoadWithAndMask()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01930">llvm::CombinerHelper::matchCombineShiftToUnmerge()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01649">llvm::CombinerHelper::matchCombineShlOfExtend()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00307">llvm::CombinerHelper::matchCombineShuffleVector()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02295">llvm::CombinerHelper::matchCombineTruncOfShift()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01783">llvm::CombinerHelper::matchCombineUnmergeConstant()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01727">llvm::CombinerHelper::matchCombineUnmergeMergeToPlainValues()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01870">llvm::CombinerHelper::matchCombineUnmergeZExtToZExt()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02148">llvm::CombinerHelper::matchCombineZextTrunc()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00686">matchDupLane()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00406">matchEXT()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03893">llvm::CombinerHelper::matchExtendThroughPhis()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04045">llvm::CombinerHelper::matchExtractAllEltsFromBuildVector()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03993">llvm::CombinerHelper::matchExtractVecEltBuildVec()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00053">matchExtractVecEltPairwiseAdd()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00038">matchFConstantToConstant()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00079">AMDGPUPostLegalizerCombinerHelper::matchFMinFMaxLegacy()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00248">matchFoldMergeToZext()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01008">matchFormTruncstore()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00196">AMDGPURegBankCombinerHelper::matchFPMinMaxToMed3()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05274">llvm::CombinerHelper::matchFsubToFneg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04166">llvm::CombinerHelper::matchFunnelShiftToRotate()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02723">llvm::CombinerHelper::matchHoistLogicOpWithSameOpcodeHands()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00065">matchICmpRedundantTrunc()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04273">llvm::CombinerHelper::matchICmpToLHSKnownBits()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04220">llvm::CombinerHelper::matchICmpToTrueFalseKnownBits()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00471">matchINS()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02415">llvm::CombinerHelper::matchInsertExtractVecEltOutOfBounds()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00150">AMDGPURegBankCombinerHelper::matchIntMinMaxToMed3()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03511">llvm::CombinerHelper::matchLoadOrCombine()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04827">llvm::CombinerHelper::matchMulOBy0()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00269">matchMutateAnyExtToZExt()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04718">llvm::CombinerHelper::matchNarrowBinopFeedingAnd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02990">llvm::CombinerHelper::matchNotCmp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04112">llvm::CombinerHelper::matchOrShiftToFunnelShift()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02860">llvm::CombinerHelper::matchOverlappingAnd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01350">llvm::CombinerHelper::matchPtrAddImmedChain()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03144">llvm::CombinerHelper::matchPtrAddZero()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04615">llvm::CombinerHelper::matchReassocConstantInnerLHS()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04591">llvm::CombinerHelper::matchReassocConstantInnerRHS()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04646">llvm::CombinerHelper::matchReassocFoldConstantsInSubTree()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l06165">llvm::CombinerHelper::matchRedundantBinOpInEquality()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05228">llvm::CombinerHelper::matchRedundantNegOperands()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02975">llvm::CombinerHelper::matchRedundantSExtInReg()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00222">matchREV()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04190">llvm::CombinerHelper::matchRotateOutOfRange()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05093">llvm::CombinerHelper::matchSDivByConst()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05862">llvm::CombinerHelper::matchSelectToLogical()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00834">llvm::CombinerHelper::matchSextInRegOfLoad()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00801">llvm::CombinerHelper::matchSextTruncSextLoad()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01425">llvm::CombinerHelper::matchShiftImmedChain()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01503">llvm::CombinerHelper::matchShiftOfShiftedLogic()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00296">matchSplitStoreZero128()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04896">llvm::CombinerHelper::matchSubAddSameReg()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00251">matchTRN()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l06008">llvm::CombinerHelper::matchTruncBuildVectorFold()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l06019">llvm::CombinerHelper::matchTruncLshrBuildVectorFold()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03693">llvm::CombinerHelper::matchTruncStoreMerge()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00164">AMDGPUPostLegalizerCombinerHelper::matchUCharToFloat()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05045">llvm::CombinerHelper::matchUDivByConst()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05195">llvm::CombinerHelper::matchUMulHToLShr()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00272">matchUZP()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00531">matchVAshrLshrImm()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l01035">matchVectorSextInReg()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03164">matchZeroExtendFromS32()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00288">matchZip()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00290">mergeVectorRegsToResultRegs()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04833">llvm::LegalizerHelper::moreElementsVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05044">llvm::LegalizerHelper::moreElementsVectorShuffle()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00906">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05155">llvm::LegalizerHelper::narrowScalarAddSub()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05457">llvm::LegalizerHelper::narrowScalarBasic()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05566">llvm::LegalizerHelper::narrowScalarCTLZ()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05638">llvm::LegalizerHelper::narrowScalarCTPOP()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05602">llvm::LegalizerHelper::narrowScalarCTTZ()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05498">llvm::LegalizerHelper::narrowScalarExt()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05306">llvm::LegalizerHelper::narrowScalarExtract()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05281">llvm::LegalizerHelper::narrowScalarFPTOI()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05373">llvm::LegalizerHelper::narrowScalarInsert()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05249">llvm::LegalizerHelper::narrowScalarMul()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05520">llvm::LegalizerHelper::narrowScalarSelect()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04705">llvm::LegalizerHelper::narrowScalarShift()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00067">opMustUseVOP3Encoding()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00354">processInstrsWithTypeFolding()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04062">llvm::LegalizerHelper::reduceLoadStoreWidth()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00133">llvm::RegBankSelect::repairReg()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="PPCInstructionSelector_8cpp_source.html#l00126">selectCopy()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00913">selectDebugInstr()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00231">selectMergeValues()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00262">selectUnmergeValues()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00689">llvm::MipsRegisterBankInfo::setRegBank()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00663">setRegsToType()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00079">llvm::GISelKnownBits::signBitIsZero()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04239">llvm::AMDGPULegalizerInfo::splitBufferOffsets()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00562">tryAdjustICmpImmAndPred()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00225">tryToSimplifyUADDO()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00704">unsupportedBinOp()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00727">llvm::SIMachineFunctionInfo::usesAGPRs()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00595">llvm::RegisterBankInfo::InstructionMapping::verify()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l02032">llvm::LegalizerHelper::widenScalar()</a>, and <a class="el" href="X86InstructionSelector_8cpp_source.html#l00512">X86SelectAddress()</a>.</p>

</div>
</div>
<a id="af988c2b4f62506108843a0fdc04b43a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af988c2b4f62506108843a0fdc04b43a2">&#9670;&nbsp;</a></span>getUniqueVRegDef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getUniqueVRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found. </p>
<p>If there are multiple definitions or no definition, return null. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">409</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00448">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00419">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00422">def_instr_end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06971">llvm::ARMBaseInstrInfo::analyzeLoopForPipelining()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05605">llvm::PPCInstrInfo::analyzeLoopForPipelining()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01069">llvm::CombinerHelper::applyCombineIndexedLoadStore()</a>, <a class="el" href="SPIRVDuplicatesTracker_8cpp_source.html#l00033">llvm::SPIRVGeneralDuplicatesTracker::buildDepsGraph()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04898">canCombine()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00109">CombineCVTAToLocal()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00287">findSingleRegDef()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01021">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05588">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05650">genIndexedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05780">genMaddR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05817">genSubAdd2SubSub()</a>, <a class="el" href="X86DynAllocaExpander_8cpp_source.html#l00080">getDynAllocaAmount()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01904">llvm::PeelingModuloScheduleExpander::getEquivalentRegisterIn()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00372">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05336">getFMULPatterns()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03345">getFoldableImm()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00895">llvm::SPIRVGlobalRegistry::getOrCreateOpTypeByOpcode()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00265">getVRegDef()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02699">llvm::X86InstrInfo::hasCommutePreference()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00698">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00722">llvm::TargetInstrInfo::hasReassociableSibling()</a>, <a class="el" href="EarlyIfConversion_8cpp_source.html#l00565">hasSameValue()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00075">isCVTAToLocalCombinationCandidate()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00040">isImplicitlyDef()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02696">isVCmpResult()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05545">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01425">llvm::CombinerHelper::matchShiftImmedChain()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01503">llvm::CombinerHelper::matchShiftOfShiftedLogic()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05446">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01641">llvm::PeelingModuloScheduleExpander::moveStageBetweenBlocks()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00283">llvm::LanaiInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03027">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08579">llvm::SIInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02386">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01743">llvm::PeelingModuloScheduleExpander::peelPrologAndEpilogs()</a>, <a class="el" href="MachineSSAContext_8cpp_source.html#l00073">llvm::GenericSSAContext&lt; MachineFunction &gt;::print()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00670">llvm::LiveVariables::recomputeForSingleDefVirtReg()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01911">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06109">shouldPreventUndefRegUpdateMemFold()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00069">llvm::TargetRegisterInfo::shouldRegionSplitForVirtReg()</a>, and <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l00786">unstackifyVRegsUsedInSplitBB()</a>.</p>

</div>
</div>
<a id="a243bb1ee52bc86198096da5bb1e6de0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a243bb1ee52bc86198096da5bb1e6de0b">&#9670;&nbsp;</a></span>getUsedPhysRegsMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&amp; llvm::MachineRegisterInfo::getUsedPhysRegsMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00899">899</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a40d954b9cf9ee8b545a78725f2549cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d954b9cf9ee8b545a78725f2549cba">&#9670;&nbsp;</a></span>getVRegDef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getVRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found. </p>
<p>This assumes that the code is in SSA form, so there should only be one definition. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">398</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00419">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00422">def_instr_end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00041">addConstantsToTrack()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01896">llvm::CombinerHelper::applyCombineUnmergeZExtToZExt()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03948">llvm::CombinerHelper::applyExtendThroughPhis()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03239">llvm::CombinerHelper::applyFoldBinOpIntoSelect()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03067">llvm::CombinerHelper::applyNotCmp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00886">llvm::CombinerHelper::applySextInRegOfLoad()</a>, <a class="el" href="SPIRVDuplicatesTracker_8cpp_source.html#l00033">llvm::SPIRVGeneralDuplicatesTracker::buildDepsGraph()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01431">canCombineFPFusedMultiply()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00237">canCompareBeNewValueJump()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04808">canEmitConjunction()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01068">canFoldAsPredicatedOp()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00536">canFoldIntoCSel()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00456">canFoldIntoSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03850">llvm::PPCInstrInfo::combineRLWINM()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12677">llvm::SITargetLowering::computeKnownAlignForTargetInstr()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00035">llvm::GISelKnownBits::computeKnownAlignment()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12634">llvm::SITargetLowering::computeKnownBitsForTargetInstr()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00135">llvm::GISelKnownBits::computeKnownBitsImpl()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00607">llvm::GISelKnownBits::computeNumSignBits()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04870">llvm::AMDGPUTargetLowering::computeNumSignBitsForTargetInstr()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00053">llvm::constrainOperandRegClass()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05240">definedBySignExtendingOp()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05287">definedByZeroExtendingOp()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00212">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l04020">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11711">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00547">llvm::PPCInstrInfo::finalizeInsInstrs()</a>, <a class="el" href="MVETPAndVPTOptimisationsPass_8cpp_source.html#l00111">findLoopComponents()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00971">findRedundantFlagInstr()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00184">findStartOfTree()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03470">llvm::PPCInstrInfo::fixupIsDeadOrKill()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l06873">fixupPHIOpBanks()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00095">foldConstantsIntoIntrinsics()</a>, <a class="el" href="SPIRVInstructionSelector_8cpp_source.html#l01228">foldImm()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01571">llvm::RISCVInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00225">generateAssignInstrs()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00434">llvm::getConstantFPVRegVal()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00741">llvm::PPCInstrInfo::getConstantFromConstantPool()</a>, <a class="el" href="SPIRVUtils_8cpp_source.html#l00214">llvm::getDefInstrMaybeConstant()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00442">llvm::getDefSrcRegIgnoringCopies()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00372">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00729">llvm::getFunctionLiveInPhysReg()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00060">llvm::PPCRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00570">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00880">llvm::SPIRVGlobalRegistry::getOrCreateOpTypeSampledImage()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01726">llvm::PeelingModuloScheduleExpander::getPhiCanonicalReg()</a>, <a class="el" href="X86FastPreTileConfig_8cpp_source.html#l00292">getShape()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01785">getVectorShiftImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08151">llvm::getVRegSubRegDef()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00127">llvm::LiveVariables::HandleVirtRegUse()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01332">llvm::RISCVInstrInfo::hasReassociableSibling()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00641">if()</a>, <a class="el" href="HexagonVExtract_8cpp_source.html#l00064">INITIALIZE_PASS()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00195">llvm::insertAssignInstr()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00038">llvm::InstructionSelector::isBaseWithConstantOffset()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10266">llvm::SITargetLowering::isCanonicalized()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01192">llvm::isConstantOrConstantVector()</a>, <a class="el" href="MachineCycleAnalysis_8cpp_source.html#l00094">llvm::isCycleInvariant()</a>, <a class="el" href="SPIRVInstructionSelector_8cpp_source.html#l01218">isImm()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00636">llvm::isKnownNeverNaN()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01915">isKnownNonNull()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00790">llvm::LiveVariables::VarInfo::isLiveIn()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02615">llvm::SMSchedule::isLoopCarried()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02643">llvm::SMSchedule::isLoopCarriedDefOfUse()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02233">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00154">llvm::MachineLoop::isLoopInvariant()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00113">isSignExtended()</a>, <a class="el" href="RISCVSExtWRemoval_8cpp_source.html#l00097">isSignExtendedW()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05363">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00518">isVShiftRImm()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00119">isZeroExtended()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05545">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="MVETPAndVPTOptimisationsPass_8cpp_source.html#l00100">LookThroughCOPY()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00600">llvm::TargetRegisterInfo::lookThruCopyLike()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00622">llvm::TargetRegisterInfo::lookThruSingleUseCopyChain()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00953">lowerVectorFCMP()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00231">llvm::CombinerHelper::matchCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02162">llvm::CombinerHelper::matchCombineExtOfExt()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05462">llvm::CombinerHelper::matchCombineFAddFMAFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05355">llvm::CombinerHelper::matchCombineFAddFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05403">llvm::CombinerHelper::matchCombineFAddFpExtFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05527">llvm::CombinerHelper::matchCombineFAddFpExtFMulToFMadOrFMAAggressive()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05653">llvm::CombinerHelper::matchCombineFSubFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00692">llvm::CombinerHelper::matchCombineLoadWithAndMask()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02243">llvm::CombinerHelper::matchCombineTruncOfExt()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01783">llvm::CombinerHelper::matchCombineUnmergeConstant()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01824">llvm::CombinerHelper::matchCombineUnmergeUndef()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02540">llvm::CombinerHelper::matchConstantOp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02428">llvm::CombinerHelper::matchConstantSelectCmp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03993">llvm::CombinerHelper::matchExtractVecEltBuildVec()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00053">matchExtractVecEltPairwiseAdd()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00184">AMDGPUCombinerHelper::matchFoldableFneg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03185">llvm::CombinerHelper::matchFoldBinOpIntoSelect()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02934">MatchingStackOffset()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02990">llvm::CombinerHelper::matchNotCmp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01350">llvm::CombinerHelper::matchPtrAddImmedChain()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03144">llvm::CombinerHelper::matchPtrAddZero()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00207">AMDGPUPostLegalizerCombinerHelper::matchRcpSqrtToRsq()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04675">llvm::CombinerHelper::matchReassocPtrAdd()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00296">matchSplitStoreZero128()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05045">llvm::CombinerHelper::matchUDivByConst()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01641">llvm::PeelingModuloScheduleExpander::moveStageBetweenBlocks()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04312">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06832">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04679">llvm::X86InstrInfo::optimizeLoadInstr()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00354">processInstrsWithTypeFolding()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01860">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00145">propagateSPIRVType()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00523">removeCopies()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01333">llvm::saveUsesAndErase()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00155">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00225">tryToSimplifyUADDO()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00056">updatePHIs()</a>, and <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00337">llvm::SSAUpdaterTraits&lt; MachineSSAUpdater &gt;::ValueIsPHI()</a>.</p>

</div>
</div>
<a id="aed28a3ee377374468972d5ba4e5cc15f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed28a3ee377374468972d5ba4e5cc15f">&#9670;&nbsp;</a></span>getVRegName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::MachineRegisterInfo::getVRegName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00450">450</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IndexedMap_8h_source.html#l00074">llvm::IndexedMap&lt; T, ToIndexT &gt;::inBounds()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00303">llvm::MIRPrinter::convert()</a>.</p>

</div>
</div>
<a id="a7a0d4a6526dc873f6af0b248247bc503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a0d4a6526dc873f6af0b248247bc503">&#9670;&nbsp;</a></span>hasAtMostUserInstrs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::hasAtMostUserInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaxUsers</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hasAtMostUses - Return true if the given register has at most <code>MaxUsers</code> non-debug user instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00425">425</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l02358">llvm::hasNItemsOrLess()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00557">use_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00560">use_instr_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetLoweringBase_8cpp_source.html#l02327">llvm::TargetLoweringBase::shouldLocalize()</a>.</p>

</div>
</div>
<a id="a92d46fa856af865f8c997f97596990ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d46fa856af865f8c997f97596990ec">&#9670;&nbsp;</a></span>hasOneDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::hasOneDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if there is exactly one operand defining the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00466">466</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00411">def_operands()</a>, and <a class="el" href="STLExtras_8h_source.html#l00379">llvm::hasSingleElement()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00392">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>, <a class="el" href="InstrEmitter_8cpp_source.html#l00761">llvm::InstrEmitter::EmitDbgInstrRef()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01135">llvm::MachineFunction::finalizeDebugInstrRefs()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00312">isSafeToMove()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00333">isSSA()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00520">moveForSingleUse()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06832">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00390">processSwitches()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00990">llvm::MachineFunction::salvageCopySSAImpl()</a>.</p>

</div>
</div>
<a id="a01bf72631b0bc836a8c07fe840b13233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01bf72631b0bc836a8c07fe840b13233">&#9670;&nbsp;</a></span>hasOneNonDBGUse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::hasOneNonDBGUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">417</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l00379">llvm::hasSingleElement()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00548">use_nodbg_operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00250">AMDGPUCombinerHelper::applyFoldableFneg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04898">canCombine()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01431">canCombineFPFusedMultiply()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04808">canEmitConjunction()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01068">canFoldAsPredicatedOp()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00456">canFoldIntoSelect()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00109">CombineCVTAToLocal()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01535">combineFPFusedMultiply()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03380">llvm::SIInstrInfo::convertToThreeAddress()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12198">llvm::PPCTargetLowering::emitProbedAlloca()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00578">llvm::VEInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00613">llvm::SystemZInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03325">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00789">getCmpOperandFoldingProfit()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00372">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01392">getTestBitReg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00722">llvm::TargetInstrInfo::hasReassociableSibling()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08268">llvm::AArch64InstrInfo::isExtendLikelyToBeFolded()</a>, <a class="el" href="RISCVMacroFusion_8cpp_source.html#l00025">isLUIADDI()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00791">isOperandKill()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00622">llvm::TargetRegisterInfo::lookThruSingleUseCopyChain()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00124">matchAArch64MulConstCombine()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05462">llvm::CombinerHelper::matchCombineFAddFMAFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05355">llvm::CombinerHelper::matchCombineFAddFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05653">llvm::CombinerHelper::matchCombineFSubFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05705">llvm::CombinerHelper::matchCombineFSubFNegFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05752">llvm::CombinerHelper::matchCombineFSubFpExtFMulToFMadOrFMA()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00692">llvm::CombinerHelper::matchCombineLoadWithAndMask()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02295">llvm::CombinerHelper::matchCombineTruncOfShift()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03893">llvm::CombinerHelper::matchExtendThroughPhis()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03993">llvm::CombinerHelper::matchExtractVecEltBuildVec()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00079">AMDGPUPostLegalizerCombinerHelper::matchFMinFMaxLegacy()</a>, <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00184">AMDGPUCombinerHelper::matchFoldableFneg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03185">llvm::CombinerHelper::matchFoldBinOpIntoSelect()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00196">AMDGPURegBankCombinerHelper::matchFPMinMaxToMed3()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02723">llvm::CombinerHelper::matchHoistLogicOpWithSameOpcodeHands()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03351">matchLoadAndBytePosition()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04718">llvm::CombinerHelper::matchNarrowBinopFeedingAnd()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02990">llvm::CombinerHelper::matchNotCmp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00834">llvm::CombinerHelper::matchSextInRegOfLoad()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01503">llvm::CombinerHelper::matchShiftOfShiftedLogic()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00296">matchSplitStoreZero128()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03099">llvm::CombinerHelper::matchXorOfAndWithSameReg()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00434">oneUseDominatesOtherUses()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08579">llvm::SIInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06832">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00155">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00225">tryToSimplifyUADDO()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03216">verifyCFIntrinsic()</a>.</p>

</div>
</div>
<a id="a7dfb8467bcaf53e7e0215aa831985de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dfb8467bcaf53e7e0215aa831985de6">&#9670;&nbsp;</a></span>hasOneNonDBGUser()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::hasOneNonDBGUser </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register. </p>
<p>Said instruction may have multiple uses. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00421">421</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l00379">llvm::hasSingleElement()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00565">use_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="a600a2d410c09a9486e828ea34e5a9566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600a2d410c09a9486e828ea34e5a9566">&#9670;&nbsp;</a></span>hasOneUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::hasOneUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>hasOneUse - Return true if there is exactly one instruction using the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00532">532</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l00379">llvm::hasSingleElement()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00491">use_operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00257">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00225">generateAssignInstrs()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00283">hasOneUse()</a>, <a class="el" href="RISCVMergeBaseOffset_8cpp_source.html#l00070">INITIALIZE_PASS()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00331">isKilled()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02654">llvm::CombinerHelper::matchCombineInsertVecElts()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00520">moveForSingleUse()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02386">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00330">processInstr()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00354">processInstrsWithTypeFolding()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00390">processSwitches()</a>, and <a class="el" href="FastISel_8cpp_source.html#l02199">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a id="a0c212d531fb6d95129ce86a5491bae06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c212d531fb6d95129ce86a5491bae06">&#9670;&nbsp;</a></span>insertVRegByName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::insertVRegByName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00454">454</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ADT_2StringMap_8h_source.html#l00204">llvm::StringMap&lt; std::nullopt_t, MallocAllocator &gt;::end()</a>, <a class="el" href="ADT_2StringMap_8h_source.html#l00217">llvm::StringMap&lt; std::nullopt_t, MallocAllocator &gt;::find()</a>, <a class="el" href="IndexedMap_8h_source.html#l00068">llvm::IndexedMap&lt; T, ToIndexT &gt;::grow()</a>, and <a class="el" href="StringSet_8h_source.html#l00034">llvm::StringSet&lt; AllocatorTy &gt;::insert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00145">createIncompleteVirtualRegister()</a>.</p>

</div>
</div>
<a id="a721b3ae1a20e295cc4f1143958ad3884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721b3ae1a20e295cc4f1143958ad3884">&#9670;&nbsp;</a></span>invalidateLiveness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::invalidateLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>invalidateLiveness - Indicates that register liveness is no longer being tracked accurately. </p>
<p>This should be called by late passes that invalidate the liveness information. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00219">219</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00763">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineFunction_8h_source.html#l00202">llvm::MachineFunctionProperties::reset()</a>, and <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">llvm::MachineFunctionProperties::TracksLiveness</a>.</p>

<p class="reference">Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l00182">llvm::BranchFolder::OptimizeFunction()</a>, and <a class="el" href="MIRParser_8cpp_source.html#l00582">llvm::MIRParserImpl::parseRegisterInfo()</a>.</p>

</div>
</div>
<a id="a7f39116ef8979cff64ea1c666228e7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f39116ef8979cff64ea1c666228e7d9">&#9670;&nbsp;</a></span>isAllocatable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::isAllocatable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved. </p>
<p>Allocatable registers may show up in the allocation order of some virtual register, so a register allocator needs to track its liveness and availability. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00974">974</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00364">llvm::TargetRegisterInfo::isInAllocatableClass()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00956">isReserved()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l01550">computeLiveOuts()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00582">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02868">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00185">llvm::PPCRegisterInfo::getCalleeSavedRegs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00517">isConstantPhysReg()</a>.</p>

</div>
</div>
<a id="aebff5fc2c4d35be2efe63688140a9aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebff5fc2c4d35be2efe63688140a9aaa">&#9670;&nbsp;</a></span>isArgumentRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::isArgumentRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if a register can be used as an argument to a function. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00662">662</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00576">llvm::TargetRegisterInfo::isArgumentRegister()</a>.</p>

</div>
</div>
<a id="abe36a37a2974f73af12228bccbaef0b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe36a37a2974f73af12228bccbaef0b4">&#9670;&nbsp;</a></span>isConstantPhysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::isConstantPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if PhysReg is unallocatable and constant throughout the function. </p>
<p>Writing to a constant register has no effect. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00517">517</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00448">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00974">isAllocatable()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00553">llvm::TargetRegisterInfo::isConstantPhysReg()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00813">llvm::MCRegAliasIterator::isValid()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00288">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00106">llvm::LiveRangeEdit::allUsesAvailableAt()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01068">canFoldAsPredicatedOp()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00267">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="MachineCycleAnalysis_8cpp_source.html#l00094">llvm::isCycleInvariant()</a>, and <a class="el" href="MachineLoopInfo_8cpp_source.html#l00154">llvm::MachineLoop::isLoopInvariant()</a>.</p>

</div>
</div>
<a id="a11cb9ee9974fb25fb4bba959762f531e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11cb9ee9974fb25fb4bba959762f531e">&#9670;&nbsp;</a></span>isFixedRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::isFixedRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if a register is a fixed register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00667">667</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00582">llvm::TargetRegisterInfo::isFixedRegister()</a>.</p>

</div>
</div>
<a id="a6b4d454c1dab8299604c4d3dc742a518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4d454c1dab8299604c4d3dc742a518">&#9670;&nbsp;</a></span>isGeneralPurposeRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::isGeneralPurposeRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if a register is a general purpose register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00672">672</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00588">llvm::TargetRegisterInfo::isGeneralPurposeRegister()</a>.</p>

</div>
</div>
<a id="a640f34062e7189756ce67e60d5dfd629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640f34062e7189756ce67e60d5dfd629">&#9670;&nbsp;</a></span>isLiveIn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::isLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00440">440</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00997">liveins()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l03193">llvm::X86FrameLowering::adjustForHiPEPrologue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02909">llvm::X86FrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04352">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02236">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02428">getPrologueDeath()</a>, <a class="el" href="SILowerSGPRSpills_8cpp_source.html#l00077">insertCSRSaves()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12785">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="RISCVSExtWRemoval_8cpp_source.html#l00097">isSignExtendedW()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05363">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00867">pushRegsToStack()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02263">reservePrivateMemoryRegs()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l01092">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02686">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00833">llvm::M68kFrameLowering::spillCalleeSavedRegisters()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l02382">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a id="af2a209ffefa8ca1df76b99fe3c2e2cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2a209ffefa8ca1df76b99fe3c2e2cc4">&#9670;&nbsp;</a></span>isPhysRegModified()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::isPhysRegModified </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>SkipNoReturnDef</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the specified register is modified in this function. </p>
<p>This checks that no defining machine operands exist for the register or any of its aliases. Definitions found on functions marked noreturn are ignored, to consider them pass 'true' for optional parameter SkipNoReturnDef. The register is also considered modified when it is set in the UsedPhysRegMask. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00574">574</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00406">def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00409">def_end()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00556">isNoReturnDef()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00813">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="BitVector_8h_source.html#l00454">llvm::BitVector::test()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00529">llvm::XCoreFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00082">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01547">llvm::SIFrameLowering::determineCalleeSavesSGPR()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00312">isSafeToMove()</a>, and <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00914">isXPLeafCandidate()</a>.</p>

</div>
</div>
<a id="afd23983bb9fb4af65e27b56cc506edbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd23983bb9fb4af65e27b56cc506edbc">&#9670;&nbsp;</a></span>isPhysRegUsed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::isPhysRegUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>SkipRegMaskTest</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the specified register is modified or read in this function. </p>
<p>This checks that no machine operands exist for the register or any of its aliases. If SkipRegMaskTest is false, the register is considered used when it is set in the UsedPhysRegMask. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00589">589</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00813">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00399">reg_nodbg_empty()</a>, <a class="el" href="BitVector_8h_source.html#l00454">llvm::BitVector::test()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCFrameLowering_8cpp_source.html#l02321">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02236">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02967">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00582">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00031">findUnusedRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02868">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00053">llvm::GCNHazardRecognizer::GCNHazardRecognizer()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01524">needToReserveScavengingSpillSlots()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00727">llvm::SIMachineFunctionInfo::usesAGPRs()</a>, and <a class="el" href="SparcFrameLowering_8cpp_source.html#l00309">verifyLeafProcRegUse()</a>.</p>

</div>
</div>
<a id="a53ca7cff9e929ba372da9780fdd44b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ca7cff9e929ba372da9780fdd44b02">&#9670;&nbsp;</a></span>isReserved()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::isReserved </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isReserved - Returns true when PhysReg is a reserved register. </p>
<p>Reserved registers may belong to an allocatable register class, but the target has explicitly requested that they are not used. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00956">956</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00945">getReservedRegs()</a>, <a class="el" href="MCRegister_8h_source.html#l00072">llvm::MCRegister::id()</a>, and <a class="el" href="BitVector_8h_source.html#l00454">llvm::BitVector::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00057">addHints()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00259">llvm::addLiveIns()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00141">llvm::LivePhysRegs::available()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01306">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02236">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01476">llvm::X86FrameLowering::emitPrologue()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00357">findSurvivorBackwards()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00691">llvm::RISCVRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00970">llvm::X86RegisterInfo::getRegAllocationHints()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00336">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00422">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00553">indirectCopyToAGPR()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00058">INITIALIZE_PASS()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00974">isAllocatable()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00720">llvm::SIRegisterInfo::isAsmClobberable()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00902">isBackwardPropagatableCopy()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00644">isReservedRegUnit()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00867">pushRegsToStack()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02718">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, and <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01473">tryToFindRegisterToRename()</a>.</p>

</div>
</div>
<a id="ada7de8e2cf4949a58445f955d4d98caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7de8e2cf4949a58445f955d4d98caa">&#9670;&nbsp;</a></span>isReservedRegUnit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::isReservedRegUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Unit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true when the given register unit is considered reserved. </p>
<p><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> units are considered reserved when for at least one of their root registers, the root register and all super registers are reserved. This currently iterates the register hierarchy and may be slower than expected. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00644">644</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00956">isReserved()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00224">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00773">llvm::MCRegUnitRootIterator::isValid()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00994">llvm::LiveIntervals::HMEditor::getRegUnitLI()</a>.</p>

</div>
</div>
<a id="a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">&#9670;&nbsp;</a></span>isSSA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::isSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00197">197</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00763">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineFunction_8h_source.html#l00193">llvm::MachineFunctionProperties::hasProperty()</a>, and <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">llvm::MachineFunctionProperties::IsSSA</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l03798">llvm::PPCInstrInfo::convertToImmediateForm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08219">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08186">llvm::execMayBeModifiedBeforeUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02285">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03470">llvm::PPCInstrInfo::fixupIsDeadOrKill()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03589">llvm::PPCInstrInfo::foldFrameOffset()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08151">llvm::getVRegSubRegDef()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01950">llvm::SystemZInstrInfo::loadImmediate()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03323">llvm::PPCInstrInfo::materializeImmPostRA()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02771">llvm::PPCInstrInfo::optimizeCmpPostRA()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00611">llvm::LiveVariables::runOnMachineFunction()</a>, and <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00140">splitMBB()</a>.</p>

</div>
</div>
<a id="a3076649c65eeacac14b0aa8eaa75bcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3076649c65eeacac14b0aa8eaa75bcdf">&#9670;&nbsp;</a></span>isUpdatedCSRsInitialized()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::isUpdatedCSRsInitialized </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the updated CSR list was initialized and false otherwise. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00242">242</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00303">llvm::MIRPrinter::convert()</a>.</p>

</div>
</div>
<a id="a035f850aa2492716906dbb0610e98c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035f850aa2492716906dbb0610e98c90">&#9670;&nbsp;</a></span>leaveSSA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::leaveSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00203">203</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00763">llvm::MachineFunction::getProperties()</a>, <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">llvm::MachineFunctionProperties::IsSSA</a>, and <a class="el" href="MachineFunction_8h_source.html#l00202">llvm::MachineFunctionProperties::reset()</a>.</p>

</div>
</div>
<a id="ade38103c28d56389d7848497aae70bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade38103c28d56389d7848497aae70bba">&#9670;&nbsp;</a></span>livein_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e47be34b4486b62126ef922943d6542">livein_iterator</a> llvm::MachineRegisterInfo::livein_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00993">993</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00586">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a id="a1c9eecf2b6aa6f212610a87813955328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9eecf2b6aa6f212610a87813955328">&#9670;&nbsp;</a></span>livein_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::livein_empty </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00995">995</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01153">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00586">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a id="aa5c135f0c45228e88b1927c069fc1d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5c135f0c45228e88b1927c069fc1d88">&#9670;&nbsp;</a></span>livein_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e47be34b4486b62126ef922943d6542">livein_iterator</a> llvm::MachineRegisterInfo::livein_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00994">994</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00586">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a id="ae7a00b465e386f80ffec92cb40f23475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a00b465e386f80ffec92cb40f23475">&#9670;&nbsp;</a></span>liveins()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;std::pair&lt;<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>&gt; &gt; llvm::MachineRegisterInfo::liveins </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00997">997</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFGraph_8cpp_source.html#l00869">llvm::rdf::DataFlowGraph::build()</a>, <a class="el" href="X86VZeroUpper_8cpp_source.html#l00138">checkFnHasLiveInYmmOrZmm()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00303">llvm::MIRPrinter::convert()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01153">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00449">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00458">getLiveInVirtReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00440">isLiveIn()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a213df9204c030effa8d56a05564997a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a213df9204c030effa8d56a05564997a7">&#9670;&nbsp;</a></span>markUsesInDebugValueAsUndef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::markUsesInDebugValueAsUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during <a class="el" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> analysis. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00536">536</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l00721">llvm::make_early_inc_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00507">use_instructions()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

</div>
</div>
<a id="a557ce2bfb3c946e43d65d750b2537987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557ce2bfb3c946e43d65d750b2537987">&#9670;&nbsp;</a></span>moveOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::moveOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumOps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Move NumOps operands from Src to Dst, updating use-def lists as needed. </p>
<p>The Dst range is assumed to be uninitialized memory. (Or it may contain operands that won't be destroyed, which is OK because the MO destructor is trivial anyway).</p>
<p>The Src and Dst ranges may overlap. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00333">333</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05446">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00174">moveOperands()</a>.</p>

</div>
</div>
<a id="adc037e4e3484a814f8258868db79c758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc037e4e3484a814f8258868db79c758">&#9670;&nbsp;</a></span>noteCloneVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::noteCloneVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>NewReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00181">181</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">cloneVirtualRegister()</a>.</p>

</div>
</div>
<a id="aa8694a1d461a5b2c58bd83bf50c9f46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8694a1d461a5b2c58bd83bf50c9f46f">&#9670;&nbsp;</a></span>noteNewVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::noteNewVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00176">176</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00185">createGenericVirtualRegister()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">createVirtualRegister()</a>.</p>

</div>
</div>
<a id="ad1020f860881156caff3f67b8d741520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1020f860881156caff3f67b8d741520">&#9670;&nbsp;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>&amp; llvm::MachineRegisterInfo::operator= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2786870c4807261593ac11e734db2f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2786870c4807261593ac11e734db2f76">&#9670;&nbsp;</a></span>recomputeRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MachineRegisterInfo::recomputeRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg. </p>
<p>Returns true if Reg was upgraded.</p>
<p>This method can be used after constraints have been removed from a virtual register, for example after removing instructions or splitting the live range. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">121</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00816">llvm::TargetRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00359">reg_nodbg_operands()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00057">setRegClass()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00494">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>.</p>

</div>
</div>
<a id="a3e9e89a17faecbca7d2409bf9817973e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9e89a17faecbca7d2409bf9817973e">&#9670;&nbsp;</a></span>reg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> llvm::MachineRegisterInfo::reg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00303">303</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00345">reg_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00308">reg_operands()</a>, and <a class="el" href="FastISel_8cpp_source.html#l02199">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a id="aa7bac2504c6f8f8bf191f3d919426095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7bac2504c6f8f8bf191f3d919426095">&#9670;&nbsp;</a></span>reg_bundle_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> llvm::MachineRegisterInfo::reg_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00332">332</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00339">reg_bundles()</a>.</p>

</div>
</div>
<a id="ab05bea8bf7513acba82ca339c74de2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05bea8bf7513acba82ca339c74de2de">&#9670;&nbsp;</a></span>reg_bundle_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> llvm::MachineRegisterInfo::reg_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00335">335</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00339">reg_bundles()</a>.</p>

</div>
</div>
<a id="a38c62f1e9ddcab1cde851a3df8de377b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c62f1e9ddcab1cde851a3df8de377b">&#9670;&nbsp;</a></span>reg_bundle_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_bundle_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00385">385</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00393">reg_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="a94275a1edd38ff90ce524665a268d71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94275a1edd38ff90ce524665a268d71e">&#9670;&nbsp;</a></span>reg_bundle_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_bundle_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00388">388</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00393">reg_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="a3985184940a3c717fb98e6d6bfbfd0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3985184940a3c717fb98e6d6bfbfd0d6">&#9670;&nbsp;</a></span>reg_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a>&gt; llvm::MachineRegisterInfo::reg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00339">339</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00332">reg_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00335">reg_bundle_end()</a>.</p>

</div>
</div>
<a id="aecfd94e60d64656d8b19f2ea69bb02af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecfd94e60d64656d8b19f2ea69bb02af">&#9670;&nbsp;</a></span>reg_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::reg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00345">345</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00303">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00306">reg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AVRFrameLowering_8cpp_source.html#l00140">llvm::restoreStatusRegister()</a>.</p>

</div>
</div>
<a id="a1d8edf72c1d3e14e4d2396b98e07ad72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8edf72c1d3e14e4d2396b98e07ad72">&#9670;&nbsp;</a></span>reg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> llvm::MachineRegisterInfo::reg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00306">306</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00345">reg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00308">reg_operands()</a>.</p>

</div>
</div>
<a id="a29dbcf8b92514fc55ff83db9312dcec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29dbcf8b92514fc55ff83db9312dcec4">&#9670;&nbsp;</a></span>reg_instr_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> llvm::MachineRegisterInfo::reg_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00316">316</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00324">reg_instructions()</a>.</p>

</div>
</div>
<a id="a45911f3aacb9b7ea62d1fa8fc8180039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45911f3aacb9b7ea62d1fa8fc8180039">&#9670;&nbsp;</a></span>reg_instr_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> llvm::MachineRegisterInfo::reg_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00319">319</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00324">reg_instructions()</a>.</p>

</div>
</div>
<a id="ae43ef10e056198d73d7c688d0649c9b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae43ef10e056198d73d7c688d0649c9b2">&#9670;&nbsp;</a></span>reg_instr_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_instr_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00368">368</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00376">reg_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="a29a1144eb9d753b6b682a933aa3f8f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29a1144eb9d753b6b682a933aa3f8f9f">&#9670;&nbsp;</a></span>reg_instr_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_instr_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00371">371</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00376">reg_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="a2718c79d7ff861cf3645991cef024f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2718c79d7ff861cf3645991cef024f84">&#9670;&nbsp;</a></span>reg_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a>&gt; llvm::MachineRegisterInfo::reg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00324">324</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00316">reg_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00319">reg_instr_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00198">clearVirtRegs()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l00449">llvm::LiveIntervals::shrinkToUses()</a>.</p>

</div>
</div>
<a id="a04a5fd48b56cb883a30104fd811fd8c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a5fd48b56cb883a30104fd811fd8c4">&#9670;&nbsp;</a></span>reg_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00351">351</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00399">reg_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00359">reg_nodbg_operands()</a>.</p>

</div>
</div>
<a id="ae39d14739d55f9e56a16d37082bf4b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae39d14739d55f9e56a16d37082bf4b28">&#9670;&nbsp;</a></span>reg_nodbg_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_nodbg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00393">393</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00385">reg_bundle_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00388">reg_bundle_nodbg_end()</a>.</p>

</div>
</div>
<a id="a666dc30b9326da6b9e69740a241df89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666dc30b9326da6b9e69740a241df89d">&#9670;&nbsp;</a></span>reg_nodbg_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::reg_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00399">399</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00351">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">reg_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00691">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00032">llvm::VirtRegAuxInfo::calculateSpillWeightsAndHints()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00589">isPhysRegUsed()</a>.</p>

</div>
</div>
<a id="a728707da8d5c6832316ff91231f3c2ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a728707da8d5c6832316ff91231f3c2ef">&#9670;&nbsp;</a></span>reg_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">354</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00399">reg_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00359">reg_nodbg_operands()</a>.</p>

</div>
</div>
<a id="a8ef7f0ad5999a10fa43a18ce6379b34e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ef7f0ad5999a10fa43a18ce6379b34e">&#9670;&nbsp;</a></span>reg_nodbg_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_nodbg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00376">376</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00368">reg_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00371">reg_instr_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00561">llvm::PPCRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, and <a class="el" href="RegisterCoalescer_8cpp_source.html#l03937">isTerminalReg()</a>.</p>

</div>
</div>
<a id="a6a94e6b584a9e902b9935feae4a3c317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a94e6b584a9e902b9935feae4a3c317">&#9670;&nbsp;</a></span>reg_nodbg_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_nodbg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00359">359</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00351">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">reg_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00043">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00691">llvm::RISCVRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">recomputeRegClass()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00637">scavengeVReg()</a>, and <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00216">tryChangeVGPRtoSGPRinCopy()</a>.</p>

</div>
</div>
<a id="a29b23ea3c75302a35dd7307f6915db3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b23ea3c75302a35dd7307f6915db3f">&#9670;&nbsp;</a></span>reg_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00308">308</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00303">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00306">reg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveInterval_8cpp_source.html#l01346">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="AMDGPUResourceUsageAnalysis_8cpp_source.html#l00073">hasAnyNonFlatUseOfReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">replaceRegWith()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>.</p>

</div>
</div>
<a id="aea6bca2d194dea4aa5634cf5c394ebdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6bca2d194dea4aa5634cf5c394ebdc">&#9670;&nbsp;</a></span>removeRegOperandFromUseList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::removeRegOperandFromUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove MO from its use-def list. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">304</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineOperand_8cpp_source.html#l00260">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05446">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00279">llvm::MachineInstr::removeOperand()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00107">llvm::MachineOperand::setIsDef()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a id="af16c39ee36e4633f821b6820f8bd52ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16c39ee36e4633f821b6820f8bd52ef">&#9670;&nbsp;</a></span>replaceRegWith()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::replaceRegWith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FromReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>ToReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. </p>
<p>This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well.</p>
<p>Note that it is usually necessary to first constrain ToReg's register class and register bank to match the FromReg constraints using one of the methods:</p>
<p>constrainRegClass(ToReg, getRegClass(FromReg)) constrainRegAttrs(ToReg, FromReg) <a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3" title="Constrain the (possibly generic) virtual register Reg to RC.">RegisterBankInfo::constrainGenericRegister</a>(ToReg, *MRI.getRegClass(FromReg), MRI)</p>
<p>These functions will return a falsy result if the virtual registers have incompatible constraints.</p>
<p>Note that if ToReg is a physical register the function will replace and apply sub registers to ToReg in order to obtain a final/proper physical register.</p>
<p>This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well. If ToReg is a physical register we apply the sub register to obtain the final/proper physical register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">380</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="STLExtras_8h_source.html#l00721">llvm::make_early_inc_range()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00277">llvm::RISCVFenceField::O</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00308">reg_operands()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00041">addConstantsToTrack()</a>, <a class="el" href="SPIRVInstrInfo_8cpp_source.html#l00230">llvm::SPIRVInstrInfo::copyPhysReg()</a>, <a class="el" href="SPIRVInstrInfo_8cpp_source.html#l00247">llvm::SPIRVInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12562">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00366">llvm::LoongArchInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00943">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02511">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00953">lowerVectorFCMP()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01641">llvm::PeelingModuloScheduleExpander::moveStageBetweenBlocks()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06155">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00159">llvm::CombinerHelper::replaceRegWith()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01911">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00637">scavengeVReg()</a>, and <a class="el" href="TailDuplicator_8cpp_source.html#l00155">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>.</p>

</div>
</div>
<a id="a5ecfe2828dd348fc0b23c8d1d73c4b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ecfe2828dd348fc0b23c8d1d73c4b75">&#9670;&nbsp;</a></span>reservedRegsFrozen()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::reservedRegsFrozen </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reservedRegsFrozen - Returns true after <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00931">931</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04885">adjustAllocatableRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00938">canReserveReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00945">getReservedRegs()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00267">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05093">llvm::SIInstrInfo::isOperandLegal()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00920">reserveReg()</a>.</p>

</div>
</div>
<a id="ab490792bb2387856aeb83267a1bd55d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab490792bb2387856aeb83267a1bd55d2">&#9670;&nbsp;</a></span>reserveReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::reserveReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reserveReg &ndash; Mark a register as reserved so checks like isAllocatable will not suggest using it. </p>
<p>This should not be used during the middle of a function walk, or when liveness info is available. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00920">920</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00278">llvm::RISCVFenceField::R</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00931">reservedRegsFrozen()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00414">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>.</p>

</div>
</div>
<a id="a6208e23829aa84a5e95a1034c68c2fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6208e23829aa84a5e95a1034c68c2fd6">&#9670;&nbsp;</a></span>resetDelegate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::resetDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00160">160</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00383">llvm::SmallPtrSetImpl&lt; PtrType &gt;::count()</a>, and <a class="el" href="SmallPtrSet_8h_source.html#l00379">llvm::SmallPtrSetImpl&lt; PtrType &gt;::erase()</a>.</p>

</div>
</div>
<a id="aaefaeb20cd3228ca22ecaff2fa385f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaefaeb20cd3228ca22ecaff2fa385f9c">&#9670;&nbsp;</a></span>setCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td>
          <td class="paramname"><em>CSRs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the updated Callee Saved Registers list. </p>
<p>Notice that it will override ant previously disabled/saved CSRs. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00632">632</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l02014">llvm::append_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRParser_8cpp_source.html#l00582">llvm::MIRParserImpl::parseRegisterInfo()</a>, and <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00177">llvm::AArch64RegisterInfo::UpdateCustomCalleeSavedRegs()</a>.</p>

</div>
</div>
<a id="a8e27d94e24a9bc2d6c7d719bed9637e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e27d94e24a9bc2d6c7d719bed9637e3">&#9670;&nbsp;</a></span>setRegAllocationHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>setRegAllocationHint - Specify a register allocation hint for the specified virtual register. </p>
<p>This is typically used by target, and in case of an earlier hint it will be overwritten. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00792">792</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IndexedMap_8h_source.html#l00064">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, and <a class="el" href="ItaniumDemangle_8h.html#a88ee8e4eea43084bd8964682683da88caa1fa27779242b4902f7ae3bdd5c6d508">Type</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07820">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00808">setSimpleHint()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00391">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>.</p>

</div>
</div>
<a id="a81763ced27ec9b0c42f8848f4ebe5bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81763ced27ec9b0c42f8848f4ebe5bd1">&#9670;&nbsp;</a></span>setRegBank()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td>
          <td class="paramname"><em>RegBank</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the register bank to <code>RegBank</code> for <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00062">62</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegBankSelect_8cpp_source.html#l00586">llvm::RegBankSelect::applyMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01050">llvm::AMDGPURegisterBankInfo::applyMappingLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01560">llvm::AMDGPURegisterBankInfo::applyMappingMAD_64_32()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01334">llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00631">llvm::RegBankSelect::assignInstr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">llvm::AMDGPURegisterBankInfo::buildReadFirstLane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02013">constrainRegToBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00701">llvm::RegisterBankInfo::OperandsMapper::createVRegs()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l06873">fixupPHIOpBanks()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00090">AMDGPURegBankCombinerHelper::getAsVgpr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01884">reinsertVectorIndexAdd()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00689">llvm::MipsRegisterBankInfo::setRegBank()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00195">llvm::CombinerHelper::setRegBank()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00663">llvm::MIRParserImpl::setupRegisterInfo()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00640">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping()</a>.</p>

</div>
</div>
<a id="a965a15cef77a97f0e17f9f26fd5be53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965a15cef77a97f0e17f9f26fd5be53e">&#9670;&nbsp;</a></span>setRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>setRegClass - Set the register class of the specified virtual register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00057">57</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00120">llvm::TargetRegisterClass::isAllocatable()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00129">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00068">constrainRegClass()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00303">createNewIdReg()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00062">createTypeVReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12562">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01006">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00257">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01827">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00195">llvm::insertAssignInstr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05571">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00354">processInstrsWithTypeFolding()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00390">processSwitches()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00145">propagateSPIRVType()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">recomputeRegClass()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01911">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00663">llvm::MIRParserImpl::setupRegisterInfo()</a>, and <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00216">tryChangeVGPRtoSGPRinCopy()</a>.</p>

</div>
</div>
<a id="a5ada07773b69dd6a5e99d47fe368d313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ada07773b69dd6a5e99d47fe368d313">&#9670;&nbsp;</a></span>setRegClassOrRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegClassOrRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp;&#160;</td>
          <td class="paramname"><em>RCOrRB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00705">705</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l01751">llvm::CombinerHelper::applyCombineUnmergeMergeToPlainValues()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00091">constrainRegAttrs()</a>.</p>

</div>
</div>
<a id="aa18b5ef8a2c55e42b08affe5d0323e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18b5ef8a2c55e42b08affe5d0323e12">&#9670;&nbsp;</a></span>setSimpleHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Specify the preferred (target independent) register allocation hint for the specified virtual register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00808">808</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00792">setRegAllocationHint()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l03636">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05591">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00756">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, and <a class="el" href="MIRParser_8cpp_source.html#l00663">llvm::MIRParserImpl::setupRegisterInfo()</a>.</p>

</div>
</div>
<a id="a8d65688eb3408e2f26bf75b83a1b3448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d65688eb3408e2f26bf75b83a1b3448">&#9670;&nbsp;</a></span>setType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the low-level type of <code>VReg</code> to <code>Ty</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00179">179</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IndexedMap_8h_source.html#l00068">llvm::IndexedMap&lt; T, ToIndexT &gt;::grow()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02116">llvm::SITargetLowering::allocateHSAUserSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01921">llvm::SITargetLowering::allocateSpecialEntryInputVGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01971">allocateVGPR32Input()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00435">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01050">llvm::AMDGPURegisterBankInfo::applyMappingLoad()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l00340">llvm::buildBuiltinVariableLoad()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00336">buildCopyFromRegs()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01512">llvm::buildEnqueueKernel()</a>, <a class="el" href="SPIRVGlobalRegistry_8cpp_source.html#l00436">llvm::SPIRVGlobalRegistry::buildGlobalVariable()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00684">llvm::AMDGPURegisterBankInfo::buildReadFirstLane()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00170">cloneVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00091">constrainRegAttrs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00185">createGenericVirtualRegister()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00729">llvm::getFunctionLiveInPhysReg()</a>, <a class="el" href="SPIRVBuiltins_8cpp_source.html#l01836">llvm::SPIRV::lowerBuiltin()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00354">processInstrsWithTypeFolding()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00663">setRegsToType()</a>.</p>

</div>
</div>
<a id="a7f2602cf77af82396115293302557ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f2602cf77af82396115293302557ee0">&#9670;&nbsp;</a></span>shouldTrackSubRegLiveness() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::shouldTrackSubRegLiveness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if liveness for register class <code>RC</code> should be tracked at the subregister level. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00226">226</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00066">llvm::TargetRegisterClass::HasDisjunctSubRegs</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00233">subRegLivenessEnabled()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00229">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a4214f202c6a3b5b3933489a6edc49b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4214f202c6a3b5b3933489a6edc49b6b">&#9670;&nbsp;</a></span>shouldTrackSubRegLiveness() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::shouldTrackSubRegLiveness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00229">229</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">getRegClass()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00226">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a48ad9eedacb98923ab00074ec4760db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48ad9eedacb98923ab00074ec4760db2">&#9670;&nbsp;</a></span>subRegLivenessEnabled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::subRegLivenessEnabled </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00233">233</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00691">llvm::LiveIntervals::addKillFlags()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00226">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a218bf4a49a8808ebb854ec9b89907904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a218bf4a49a8808ebb854ec9b89907904">&#9670;&nbsp;</a></span>tracksLiveness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::tracksLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>tracksLiveness - Returns true when tracking register liveness accurately. </p>
<p>(see MachineFUnctionProperties::Property description for details) </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00209">209</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00763">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineFunction_8h_source.html#l00193">llvm::MachineFunctionProperties::hasProperty()</a>, and <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">llvm::MachineFunctionProperties::TracksLiveness</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFGraph_8cpp_source.html#l00869">llvm::rdf::DataFlowGraph::build()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01344">canRenameUpToDef()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00303">llvm::MIRPrinter::convert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07584">llvm::AArch64InstrInfo::getOutlinableRanges()</a>, <a class="el" href="PostRASchedulerList_8cpp_source.html#l00199">INITIALIZE_PASS()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l06229">llvm::ARMBaseInstrInfo::isMBBSafeToOutlineFrom()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00182">llvm::BranchFolder::OptimizeFunction()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00582">llvm::MIRParserImpl::parseRegisterInfo()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00350">llvm::MachineBasicBlock::print()</a>.</p>

</div>
</div>
<a id="af392a602d843857153b656823dad4d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af392a602d843857153b656823dad4d08">&#9670;&nbsp;</a></span>updateDbgUsersToReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::updateDbgUsersToReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>OldReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>NewReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt;&#160;</td>
          <td class="paramname"><em>Users</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>updateDbgUsersToReg - Update a collection of debug instructions to refer to the designated register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00853">853</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00421">llvm::TargetRegisterInfo::regsOverlap()</a>, and <a class="el" href="IVUsers_8cpp_source.html#l00048">Users</a>.</p>

</div>
</div>
<a id="ab87a00eb296cb02039f5a5580a54efd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab87a00eb296cb02039f5a5580a54efd1">&#9670;&nbsp;</a></span>use_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> llvm::MachineRegisterInfo::use_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00486">486</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00390">processSwitches()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00528">use_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00491">use_operands()</a>.</p>

</div>
</div>
<a id="aa40a0f52d1e6d37f89c8bfe4113e15b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa40a0f52d1e6d37f89c8bfe4113e15b8">&#9670;&nbsp;</a></span>use_bundle_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> llvm::MachineRegisterInfo::use_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00515">515</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00522">use_bundles()</a>.</p>

</div>
</div>
<a id="a6d9cb3eb3b146477bb4a708a246607be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d9cb3eb3b146477bb4a708a246607be">&#9670;&nbsp;</a></span>use_bundle_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> llvm::MachineRegisterInfo::use_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00518">518</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00522">use_bundles()</a>.</p>

</div>
</div>
<a id="a755b516aa2acc499e777c112a93a9f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755b516aa2acc499e777c112a93a9f2f">&#9670;&nbsp;</a></span>use_bundle_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::use_bundle_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00574">574</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00582">use_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="aacc6af82327a6f208f586e90cc48dbed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc6af82327a6f208f586e90cc48dbed">&#9670;&nbsp;</a></span>use_bundle_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::use_bundle_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00577">577</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00582">use_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="abe682a53444a0f0aeced71d395c2bbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe682a53444a0f0aeced71d395c2bbbe">&#9670;&nbsp;</a></span>use_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a>&gt; llvm::MachineRegisterInfo::use_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00522">522</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00515">use_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00518">use_bundle_end()</a>.</p>

</div>
</div>
<a id="aeae86e9004476412ca754a7de4ee8a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae86e9004476412ca754a7de4ee8a0c">&#9670;&nbsp;</a></span>use_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::use_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>use_empty - Return true if there are no instructions using the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00528">528</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00486">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00489">use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00212">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l12360">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="NVPTXFrameLowering_8cpp_source.html#l00032">llvm::NVPTXFrameLowering::emitPrologue()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00095">foldConstantsIntoIntrinsics()</a>, <a class="el" href="PPCBranchSelector_8cpp_source.html#l00109">GetInitialOffset()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02386">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00565">rematerializeCheapDef()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00727">llvm::SIMachineFunctionInfo::usesAGPRs()</a>.</p>

</div>
</div>
<a id="ac8347c6938efe4d9a4426b92ef57851e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8347c6938efe4d9a4426b92ef57851e">&#9670;&nbsp;</a></span>use_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> llvm::MachineRegisterInfo::use_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00489">489</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00528">use_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00491">use_operands()</a>.</p>

</div>
</div>
<a id="a489d8c4ed3ae8b1ca4f68e580b074bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a489d8c4ed3ae8b1ca4f68e580b074bf1">&#9670;&nbsp;</a></span>use_instr_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> llvm::MachineRegisterInfo::use_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00499">499</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00257">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00225">generateAssignInstrs()</a>, <a class="el" href="RISCVMergeBaseOffset_8cpp_source.html#l00070">INITIALIZE_PASS()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00124">matchAArch64MulConstCombine()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02654">llvm::CombinerHelper::matchCombineInsertVecElts()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03027">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02386">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00330">processInstr()</a>, <a class="el" href="SPIRVPreLegalizer_8cpp_source.html#l00354">processInstrsWithTypeFolding()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00082">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00507">use_instructions()</a>.</p>

</div>
</div>
<a id="a7a73104304bf1f9d344ad495283561b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a73104304bf1f9d344ad495283561b5">&#9670;&nbsp;</a></span>use_instr_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> llvm::MachineRegisterInfo::use_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00502">502</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03027">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02386">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00381">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00507">use_instructions()</a>.</p>

</div>
</div>
<a id="a741b5105cca6e98538c79acf275ca733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741b5105cca6e98538c79acf275ca733">&#9670;&nbsp;</a></span>use_instr_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::use_instr_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00557">557</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00425">hasAtMostUserInstrs()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05314">hasMoreUses()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08268">llvm::AArch64InstrInfo::isExtendLikelyToBeFolded()</a>, <a class="el" href="SILowerControlFlow_8cpp_source.html#l00196">isSimpleIf()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03893">llvm::CombinerHelper::matchExtendThroughPhis()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00225">tryToSimplifyUADDO()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00565">use_nodbg_instructions()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03216">verifyCFIntrinsic()</a>.</p>

</div>
</div>
<a id="afb1fd76e39ba4dfa2c428df88bbc82c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb1fd76e39ba4dfa2c428df88bbc82c2">&#9670;&nbsp;</a></span>use_instr_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::use_instr_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00560">560</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00425">hasAtMostUserInstrs()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l05314">hasMoreUses()</a>, <a class="el" href="SILowerControlFlow_8cpp_source.html#l00196">isSimpleIf()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00565">use_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="af400646844b3c80b534e81a0d855ed4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af400646844b3c80b534e81a0d855ed4a">&#9670;&nbsp;</a></span>use_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a>&gt; llvm::MachineRegisterInfo::use_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00507">507</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00499">use_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00502">use_instr_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GISelChangeObserver_8cpp_source.html#l00018">llvm::GISelChangeObserver::changingAllUsesOfReg()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01860">llvm::PeelingModuloScheduleExpander::CreateLCSSAExitingBlock()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00505">dumpUses()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l01612">llvm::PeelingModuloScheduleExpander::filterInstructions()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00090">AMDGPURegBankCombinerHelper::getAsVgpr()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00937">isCopyFeedingInvariantStore()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00297">isDefLiveOut()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00536">markUsesInDebugValueAsUndef()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02295">llvm::CombinerHelper::matchCombineTruncOfShift()</a>, and <a class="el" href="ModuloSchedule_8cpp_source.html#l01911">llvm::PeelingModuloScheduleExpander::rewriteUsesOf()</a>.</p>

</div>
</div>
<a id="a03ccda750131c296a86bd6dc10331a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ccda750131c296a86bd6dc10331a77">&#9670;&nbsp;</a></span>use_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00540">540</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00434">oneUseDominatesOtherUses()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00588">use_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00548">use_nodbg_operands()</a>.</p>

</div>
</div>
<a id="a7ba79761866dfe07d4b28ca48773181b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ba79761866dfe07d4b28ca48773181b">&#9670;&nbsp;</a></span>use_nodbg_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::use_nodbg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00582">582</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00574">use_bundle_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00577">use_bundle_nodbg_end()</a>.</p>

</div>
</div>
<a id="a4ea277721b4e63804715a62de87e9a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ea277721b4e63804715a62de87e9a72">&#9670;&nbsp;</a></span>use_nodbg_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::MachineRegisterInfo::use_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00588">588</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00540">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00543">use_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l03850">llvm::PPCInstrInfo::combineRLWINM()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00468">EmitLiveInCopies()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03030">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02134">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00212">llvm::isTriviallyDead()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01838">llvm::CombinerHelper::matchCombineUnmergeWithDeadLanesToTrunc()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05446">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01457">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08579">llvm::SIInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04312">llvm::X86InstrInfo::optimizeCompareInstr()</a>, and <a class="el" href="LiveVariables_8cpp_source.html#l00670">llvm::LiveVariables::recomputeForSingleDefVirtReg()</a>.</p>

</div>
</div>
<a id="a355ba266da19094cc0948311c431768e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355ba266da19094cc0948311c431768e">&#9670;&nbsp;</a></span>use_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00543">543</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00588">use_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00548">use_nodbg_operands()</a>.</p>

</div>
</div>
<a id="a7e0683c1bfad27f51e8d6c3a8cbdbfdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e0683c1bfad27f51e8d6c3a8cbdbfdc">&#9670;&nbsp;</a></span>use_nodbg_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::use_nodbg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00565">565</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00557">use_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00560">use_instr_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUCombinerHelper_8cpp_source.html#l00113">allUsesHaveSourceMods()</a>, <a class="el" href="PPCRegisterBankInfo_8cpp_source.html#l00060">llvm::PPCRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00570">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00421">hasOneNonDBGUser()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00058">INITIALIZE_PASS()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01111">llvm::CombinerHelper::matchCombineDivRem()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00510">llvm::CombinerHelper::matchCombineExtendingLoads()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l04045">llvm::CombinerHelper::matchExtractAllEltsFromBuildVector()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00038">matchFConstantToConstant()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00117">matchFoldGlobalOffset()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01350">llvm::CombinerHelper::matchPtrAddImmedChain()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00131">resultDependsOnExec()</a>, and <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00225">tryToSimplifyUADDO()</a>.</p>

</div>
</div>
<a id="a5a5871d5cc628499a6d8e56734873e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a5871d5cc628499a6d8e56734873e01">&#9670;&nbsp;</a></span>use_nodbg_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::use_nodbg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00548">548</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00540">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00543">use_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="DetectDeadLanes_8cpp_source.html#l00453">llvm::DeadLaneDetector::computeSubRegisterLaneBitInfo()</a>, <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00150">dominatesAllUsesOf()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08219">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00378">findOnlyInterestingUse()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00265">findSingleRegUse()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01223">findUseBetween()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">hasOneNonDBGUse()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00283">hasOneUse()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00058">INITIALIZE_PASS()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00434">oneUseDominatesOtherUses()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00441">llvm::SystemZELFFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00670">llvm::LiveVariables::recomputeForSingleDefVirtReg()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00084">replaceDominatedUses()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00124">rescheduleCanonically()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l00551">llvm::LiveIntervals::shrinkToUses()</a>.</p>

</div>
</div>
<a id="a314b8f9b578670938c23b1cc9de623c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314b8f9b578670938c23b1cc9de623c3">&#9670;&nbsp;</a></span>use_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a>&gt; llvm::MachineRegisterInfo::use_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00491">491</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00486">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00489">use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00586">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02295">llvm::MachineInstr::changeDebugValuesDefReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00435">clearKillFlags()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00067">llvm::ModuloScheduleExpander::expand()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02520">llvm::RISCVInstrInfo::hasAllNBitUsers()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00532">hasOneUse()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00354">hasUseAfterLoop()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00026">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00290">propagateLocalCopies()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00340">replaceRegUsesAfterLoop()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01367">llvm::salvageDebugInfo()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00155">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, and <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00225">tryToSimplifyUADDO()</a>.</p>

</div>
</div>
<a id="a015233fe94a42e2294533334811ab899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015233fe94a42e2294533334811ab899">&#9670;&nbsp;</a></span>verifyUseList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the sanity of the use list for Reg. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">217</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00899">llvm::errs()</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00308">reg_operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00198">clearVirtRegs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>.</p>

</div>
</div>
<a id="a12fa9d44c84f7cadd81bf4758a22e1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fa9d44c84f7cadd81bf4758a22e1e9">&#9670;&nbsp;</a></span>verifyUseLists()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseLists </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the use list of all registers. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">255</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00784">getNumVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">getTargetRegisterInfo()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="Register_8h_source.html#l00084">llvm::Register::index2VirtReg()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a id="a3b000c853733de927f22652f954eca68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b000c853733de927f22652f954eca68">&#9670;&nbsp;</a></span>defusechain_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool , bool , bool , bool , bool , bool &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00297">297</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a6aee9b8f6b0a4a4c26901e271fa6dfa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aee9b8f6b0a4a4c26901e271fa6dfa7">&#9670;&nbsp;</a></span>defusechain_iterator</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool , bool , bool , bool , bool , bool &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00291">291</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a></li>
<li>lib/CodeGen/<a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:33:10 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
