#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Dec  1 12:02:21 2022
# Process ID: 807000
# Current directory: /media/koops/VIVADO/huah_cubed_3drender
# Command line: vivado
# Log file: /media/koops/VIVADO/huah_cubed_3drender/vivado.log
# Journal file: /media/koops/VIVADO/huah_cubed_3drender/vivado.jou
# Running On: koops, OS: Linux, CPU Frequency: 3548.811 MHz, CPU Physical cores: 4, Host memory: 16698 MB
#-----------------------------------------------------------
start_gui
open_project /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/koops/VIVADO/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 7729.824 ; gain = 127.266 ; free physical = 986 ; free virtual = 10180
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets float_test]
add_files -fileset float_test -norecurse /media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_max_tb.sv
update_compile_order -fileset float_test
set_property top float_functions_max_tb [get_filesets float_test]
set_property top_lib xil_defaultlib [get_filesets float_test]
update_compile_order -fileset float_test
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_max_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_max_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_max_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.gen/sources_1/ip/floating_point_lt/sim/floating_point_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_lt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:697]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:699]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:701]
ERROR: [VRFC 10-8530] module 'vec_max' is ignored due to previous errors [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:640]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_max_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_max_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_max_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.gen/sources_1/ip/floating_point_lt/sim/floating_point_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_lt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_max_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_max_tb
xvhdl --incr --relax -prj float_functions_max_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_max_tb_behav xil_defaultlib.float_functions_max_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_max_tb_behav xil_defaultlib.float_functions_max_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.float_functions_max_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_functions_max_tb_behav
execute_script: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 8282.742 ; gain = 0.000 ; free physical = 742 ; free virtual = 8555
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_max_tb_behav -key {Behavioral:float_test:Functional:float_functions_max_tb} -tclbatch {float_functions_max_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_max_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/mod/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/mod/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/mod/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/c/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/b/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/a/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
          0: RESULT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
          1: RESULT IS 01000001001000000000000000000000
          2: RESULT IS 01000001011100000000000000000000
          3: RESULT IS 01000001011100000000000000000000
          4: RESULT IS 01000001011100000000000000000000
          5: RESULT IS 01000001011100000000000000000000
          6: RESULT IS 01000001011100000000000000000000
          7: RESULT IS 01000001011100000000000000000000
          8: RESULT IS 01000001011100000000000000000000
          9: RESULT IS 01000001011100000000000000000000
         10: RESULT IS 01000001011100000000000000000000
         11: RESULT IS 01000001011100000000000000000000
         12: RESULT IS 01000001011100000000000000000000
         13: RESULT IS 01000001011100000000000000000000
         14: RESULT IS 01000001011100000000000000000000
         15: RESULT IS 01000001011100000000000000000000
         16: RESULT IS 01000001011100000000000000000000
         17: RESULT IS 01000001011100000000000000000000
         18: RESULT IS 01000001011100000000000000000000
         19: RESULT IS 01000001011100000000000000000000
         20: RESULT IS 01000001011100000000000000000000
         21: RESULT IS 01000001011100000000000000000000
         22: RESULT IS 01000001011100000000000000000000
         23: RESULT IS 01000001011100000000000000000000
         24: RESULT IS 01000001011100000000000000000000
         25: RESULT IS 01000001011100000000000000000000
         26: RESULT IS 01000001011100000000000000000000
         27: RESULT IS 01000001011100000000000000000000
         28: RESULT IS 01000001011100000000000000000000
         29: RESULT IS 01000001011100000000000000000000
         30: RESULT IS 01000001011100000000000000000000
         31: RESULT IS 01000001011100000000000000000000
         32: RESULT IS 01000001011100000000000000000000
         33: RESULT IS 01000001011100000000000000000000
         34: RESULT IS 01000001011100000000000000000000
         35: RESULT IS 01000001011100000000000000000000
         36: RESULT IS 01000001011100000000000000000000
         37: RESULT IS 01000001011100000000000000000000
         38: RESULT IS 01000001011100000000000000000000
         39: RESULT IS 01000001011100000000000000000000
         40: RESULT IS 01000001011100000000000000000000
         41: RESULT IS 01000001011100000000000000000000
         42: RESULT IS 01000001011100000000000000000000
         43: RESULT IS 01000001011100000000000000000000
         44: RESULT IS 01000001011100000000000000000000
         45: RESULT IS 01000001011100000000000000000000
         46: RESULT IS 01000001011100000000000000000000
         47: RESULT IS 01000001011100000000000000000000
         48: RESULT IS 01000001011100000000000000000000
         49: RESULT IS 01000001011100000000000000000000
         50: RESULT IS 01000001011100000000000000000000
         51: RESULT IS 01000001011100000000000000000000
         52: RESULT IS 01000001011100000000000000000000
         53: RESULT IS 01000001011100000000000000000000
         54: RESULT IS 01000001011100000000000000000000
         55: RESULT IS 01000001011100000000000000000000
         56: RESULT IS 01000001011100000000000000000000
         57: RESULT IS 01000001011100000000000000000000
         58: RESULT IS 01000001011100000000000000000000
         59: RESULT IS 01000001011100000000000000000000
         60: RESULT IS 01000001011100000000000000000000
         61: RESULT IS 01000001011100000000000000000000
         62: RESULT IS 01000001011100000000000000000000
         63: RESULT IS 01000001011100000000000000000000
         64: RESULT IS 01000001011100000000000000000000
         65: RESULT IS 01000001011100000000000000000000
         66: RESULT IS 01000001011100000000000000000000
         67: RESULT IS 01000001011100000000000000000000
         68: RESULT IS 01000001011100000000000000000000
         69: RESULT IS 01000001011100000000000000000000
         70: RESULT IS 01000001011100000000000000000000
         71: RESULT IS 01000001011100000000000000000000
         72: RESULT IS 01000001011100000000000000000000
         73: RESULT IS 01000001011100000000000000000000
         74: RESULT IS 01000001011100000000000000000000
         75: RESULT IS 01000001011100000000000000000000
         76: RESULT IS 01000001011100000000000000000000
         77: RESULT IS 01000001011100000000000000000000
         78: RESULT IS 01000001011100000000000000000000
         79: RESULT IS 01000001011100000000000000000000
         80: RESULT IS 01000001011100000000000000000000
         81: RESULT IS 01000001011100000000000000000000
         82: RESULT IS 01000001011100000000000000000000
         83: RESULT IS 01000001011100000000000000000000
         84: RESULT IS 01000001011100000000000000000000
         85: RESULT IS 01000001011100000000000000000000
         86: RESULT IS 01000001011100000000000000000000
         87: RESULT IS 01000001011100000000000000000000
         88: RESULT IS 01000001011100000000000000000000
         89: RESULT IS 01000001011100000000000000000000
         90: RESULT IS 01000001011100000000000000000000
         91: RESULT IS 01000001011100000000000000000000
         92: RESULT IS 01000001011100000000000000000000
         93: RESULT IS 01000001011100000000000000000000
         94: RESULT IS 01000001011100000000000000000000
         95: RESULT IS 01000001011100000000000000000000
         96: RESULT IS 01000001011100000000000000000000
         97: RESULT IS 01000001011100000000000000000000
         98: RESULT IS 01000001011100000000000000000000
         99: RESULT IS 01000001011100000000000000000000
        100: RESULT IS 01000001011100000000000000000000
        101: RESULT IS 01000001011100000000000000000000
        102: RESULT IS 01000001011100000000000000000000
        103: RESULT IS 01000001011100000000000000000000
        104: RESULT IS 01000001011100000000000000000000
        105: RESULT IS 01000001011100000000000000000000
        106: RESULT IS 01000001011100000000000000000000
        107: RESULT IS 01000001011100000000000000000000
        108: RESULT IS 01000001011100000000000000000000
        109: RESULT IS 01000001011100000000000000000000
        110: RESULT IS 01000001011100000000000000000000
        111: RESULT IS 01000001011100000000000000000000
        112: RESULT IS 01000001011100000000000000000000
        113: RESULT IS 01000001011100000000000000000000
        114: RESULT IS 01000001011100000000000000000000
        115: RESULT IS 01000001011100000000000000000000
        116: RESULT IS 01000001011100000000000000000000
        117: RESULT IS 01000001011100000000000000000000
        118: RESULT IS 01000001011100000000000000000000
        119: RESULT IS 01000001011100000000000000000000
        120: RESULT IS 01000001011100000000000000000000
        121: RESULT IS 01000001011100000000000000000000
        122: RESULT IS 01000001011100000000000000000000
        123: RESULT IS 01000001011100000000000000000000
        124: RESULT IS 01000001011100000000000000000000
        125: RESULT IS 01000001011100000000000000000000
        126: RESULT IS 01000001011100000000000000000000
        127: RESULT IS 01000001011100000000000000000000
        128: RESULT IS 01000001011100000000000000000000
        129: RESULT IS 01000001011100000000000000000000
        130: RESULT IS 01000001011100000000000000000000
        131: RESULT IS 01000001011100000000000000000000
        132: RESULT IS 01000001011100000000000000000000
        133: RESULT IS 01000001011100000000000000000000
        134: RESULT IS 01000001011100000000000000000000
        135: RESULT IS 01000001011100000000000000000000
        136: RESULT IS 01000001011100000000000000000000
        137: RESULT IS 01000001011100000000000000000000
        138: RESULT IS 01000001011100000000000000000000
        139: RESULT IS 01000001011100000000000000000000
        140: RESULT IS 01000001011100000000000000000000
        141: RESULT IS 01000001011100000000000000000000
        142: RESULT IS 01000001011100000000000000000000
        143: RESULT IS 01000001011100000000000000000000
        144: RESULT IS 01000001011100000000000000000000
        145: RESULT IS 01000001011100000000000000000000
        146: RESULT IS 01000001011100000000000000000000
        147: RESULT IS 01000001011100000000000000000000
        148: RESULT IS 01000001011100000000000000000000
        149: RESULT IS 01000001011100000000000000000000
        150: RESULT IS 01000001011100000000000000000000
        151: RESULT IS 01000001011100000000000000000000
        152: RESULT IS 01000001011100000000000000000000
        153: RESULT IS 01000001011100000000000000000000
        154: RESULT IS 01000001011100000000000000000000
        155: RESULT IS 01000001011100000000000000000000
        156: RESULT IS 01000001011100000000000000000000
        157: RESULT IS 01000001011100000000000000000000
        158: RESULT IS 01000001011100000000000000000000
        159: RESULT IS 01000001011100000000000000000000
        160: RESULT IS 01000001011100000000000000000000
        161: RESULT IS 01000001011100000000000000000000
        162: RESULT IS 01000001011100000000000000000000
        163: RESULT IS 01000001011100000000000000000000
        164: RESULT IS 01000001011100000000000000000000
        165: RESULT IS 01000001011100000000000000000000
        166: RESULT IS 01000001011100000000000000000000
        167: RESULT IS 01000001011100000000000000000000
        168: RESULT IS 01000001011100000000000000000000
        169: RESULT IS 01000001011100000000000000000000
        170: RESULT IS 01000001011100000000000000000000
        171: RESULT IS 01000001011100000000000000000000
        172: RESULT IS 01000001011100000000000000000000
        173: RESULT IS 01000001011100000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_max_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 8282.742 ; gain = 0.000 ; free physical = 664 ; free virtual = 8500
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'float_functions_max_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_max_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_max_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
ERROR: [VRFC 10-4982] syntax error near 'if' [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:697]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'if' used in incorrect context [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:697]
ERROR: [VRFC 10-8530] module 'vec_max' is ignored due to previous errors [/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv:640]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'float_functions_max_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'float_functions_max_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_max_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_max_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_max_tb
xvhdl --incr --relax -prj float_functions_max_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_max_tb_behav xil_defaultlib.float_functions_max_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_max_tb_behav xil_defaultlib.float_functions_max_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.float_functions_max_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_functions_max_tb_behav
execute_script: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 8327.992 ; gain = 0.000 ; free physical = 690 ; free virtual = 8490
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "float_functions_max_tb_behav -key {Behavioral:float_test:Functional:float_functions_max_tb} -tclbatch {float_functions_max_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source float_functions_max_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/mod/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/mod/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/mod/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/c/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/b/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/a/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
          0: RESULT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
COMP: 0, 0, 1 FOR (1084227584, 1092616192, 1092616192)
          1: RESULT IS 01000001001000000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
          2: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
          3: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
          4: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
          5: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
          6: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
          7: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
          8: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
          9: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         10: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         11: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         12: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         13: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         14: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         15: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         16: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         17: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         18: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         19: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         20: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         21: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         22: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         23: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         24: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         25: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         26: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         27: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         28: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         29: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         30: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         31: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         32: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         33: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         34: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         35: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         36: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         37: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         38: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         39: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         40: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         41: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         42: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         43: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         44: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         45: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         46: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         47: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         48: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         49: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         50: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         51: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         52: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         53: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         54: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         55: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         56: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         57: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         58: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         59: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         60: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         61: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         62: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         63: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         64: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         65: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         66: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         67: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         68: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         69: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         70: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         71: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         72: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         73: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         74: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         75: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         76: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         77: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         78: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         79: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         80: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         81: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         82: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         83: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         84: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         85: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         86: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         87: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         88: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         89: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         90: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         91: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         92: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         93: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         94: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         95: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         96: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         97: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         98: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
         99: RESULT IS 01000001011100000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
Finishing Sim
$finish called at time : 1280 ns : File "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_max_tb.sv" Line 133
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8327.992 ; gain = 0.000 ; free physical = 644 ; free virtual = 8447
INFO: [USF-XSim-96] XSim completed. Design snapshot 'float_functions_max_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 8327.992 ; gain = 0.000 ; free physical = 644 ; free virtual = 8447
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'float_functions_max_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj float_functions_max_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_max_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_functions_max_tb
xvhdl --incr --relax -prj float_functions_max_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8361.012 ; gain = 0.000 ; free physical = 648 ; free virtual = 8438
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8361.012 ; gain = 0.000 ; free physical = 648 ; free virtual = 8438
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'float_functions_max_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_max_tb_behav xil_defaultlib.float_functions_max_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot float_functions_max_tb_behav xil_defaultlib.float_functions_max_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.float_functions_max_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_functions_max_tb_behav
execute_script: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 8361.012 ; gain = 0.000 ; free physical = 675 ; free virtual = 8440
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 8361.012 ; gain = 0.000 ; free physical = 680 ; free virtual = 8445
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/mod/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/mod/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/mod/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/c/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/b/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /float_functions_max_tb/a/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
COMP: 0, 0, 0 FOR (         x,          x,          x)
          0: RESULT IS xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
COMP: 0, 0, 1 FOR (1084227584, 1092616192, 1092616192)
          1: RESULT IS 01000001001000000000000000000000
COMP: 1, 0, 0 FOR (1097859072, 1084227584, 1084227584)
          2: RESULT IS 01000001011100000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
          3: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
          4: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
          5: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
          6: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
          7: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
          8: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
          9: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         10: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         11: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         12: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         13: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         14: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         15: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         16: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         17: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         18: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         19: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         20: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         21: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         22: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         23: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         24: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         25: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         26: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         27: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         28: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         29: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         30: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         31: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         32: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         33: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         34: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         35: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         36: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         37: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         38: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         39: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         40: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         41: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         42: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         43: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         44: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         45: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         46: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         47: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         48: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         49: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         50: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         51: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         52: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         53: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         54: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         55: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         56: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         57: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         58: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         59: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         60: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         61: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         62: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         63: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         64: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         65: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         66: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         67: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         68: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         69: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         70: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         71: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         72: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         73: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         74: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         75: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         76: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         77: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         78: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         79: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         80: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         81: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         82: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         83: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         84: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         85: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         86: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         87: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         88: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         89: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         90: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         91: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         92: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         93: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         94: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         95: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         96: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         97: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         98: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
         99: RESULT IS 00000000000000000000000000000000
COMP: 0, 0, 0 FOR (         0,          0,          0)
COMP: 0, 0, 0 FOR (         0,          0,          0)
Finishing Sim
$finish called at time : 1280 ns : File "/media/koops/VIVADO/huah_cubed_3drender/sim/float_functions_max_tb.sv" Line 138
relaunch_sim: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 8361.012 ; gain = 0.000 ; free physical = 658 ; free virtual = 8430
