--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf constraints.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 217222 paths analyzed, 5835 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.958ns.
--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/n500_1 (SLICE_X2Y76.B1), 165 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               decrypt/plaintext_37 (FF)
  Destination:          ATM_Main_cont/n500_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.932ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.504 - 0.495)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: decrypt/plaintext_37 to ATM_Main_cont/n500_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.BQ       Tcko                  0.391   decrypt/plaintext<39>
                                                       decrypt/plaintext_37
    SLICE_X3Y85.A3       net (fanout=2)        0.978   decrypt/plaintext<37>
    SLICE_X3Y85.A        Tilo                  0.259   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>3
    SLICE_X8Y83.B5       net (fanout=1)        0.928   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
    SLICE_X8Y83.B        Tilo                  0.205   comm/checkuser<7>
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>7
    SLICE_X19Y65.D4      net (fanout=16)       2.147   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o
    SLICE_X19Y65.D       Tilo                  0.259   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
                                                       ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>11
    SLICE_X2Y68.A3       net (fanout=36)       1.783   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
    SLICE_X2Y68.A        Tilo                  0.203   ATM_Main_cont/d500<2>
                                                       ATM_Main_cont/d500[7]_GND_27_o_mux_259_OUT<8>11
    SLICE_X2Y76.B1       net (fanout=9)        1.490   ATM_Main_cont/d500[7]_GND_27_o_mux_259_OUT<8>1
    SLICE_X2Y76.CLK      Tas                   0.289   ATM_Main_cont/n500<3>
                                                       ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<1>9
                                                       ATM_Main_cont/n500_1
    -------------------------------------------------  ---------------------------
    Total                                      8.932ns (1.606ns logic, 7.326ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               decrypt/plaintext_36 (FF)
  Destination:          ATM_Main_cont/n500_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.772ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.504 - 0.495)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: decrypt/plaintext_36 to ATM_Main_cont/n500_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.AQ       Tcko                  0.391   decrypt/plaintext<39>
                                                       decrypt/plaintext_36
    SLICE_X3Y85.A6       net (fanout=2)        0.818   decrypt/plaintext<36>
    SLICE_X3Y85.A        Tilo                  0.259   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>3
    SLICE_X8Y83.B5       net (fanout=1)        0.928   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
    SLICE_X8Y83.B        Tilo                  0.205   comm/checkuser<7>
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>7
    SLICE_X19Y65.D4      net (fanout=16)       2.147   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o
    SLICE_X19Y65.D       Tilo                  0.259   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
                                                       ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>11
    SLICE_X2Y68.A3       net (fanout=36)       1.783   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
    SLICE_X2Y68.A        Tilo                  0.203   ATM_Main_cont/d500<2>
                                                       ATM_Main_cont/d500[7]_GND_27_o_mux_259_OUT<8>11
    SLICE_X2Y76.B1       net (fanout=9)        1.490   ATM_Main_cont/d500[7]_GND_27_o_mux_259_OUT<8>1
    SLICE_X2Y76.CLK      Tas                   0.289   ATM_Main_cont/n500<3>
                                                       ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<1>9
                                                       ATM_Main_cont/n500_1
    -------------------------------------------------  ---------------------------
    Total                                      8.772ns (1.606ns logic, 7.166ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               decrypt/plaintext_32 (FF)
  Destination:          ATM_Main_cont/n500_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.619ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (0.504 - 0.498)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: decrypt/plaintext_32 to ATM_Main_cont/n500_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y85.AQ       Tcko                  0.447   decrypt/plaintext<35>
                                                       decrypt/plaintext_32
    SLICE_X3Y85.A1       net (fanout=2)        0.609   decrypt/plaintext<32>
    SLICE_X3Y85.A        Tilo                  0.259   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>3
    SLICE_X8Y83.B5       net (fanout=1)        0.928   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
    SLICE_X8Y83.B        Tilo                  0.205   comm/checkuser<7>
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>7
    SLICE_X19Y65.D4      net (fanout=16)       2.147   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o
    SLICE_X19Y65.D       Tilo                  0.259   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
                                                       ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>11
    SLICE_X2Y68.A3       net (fanout=36)       1.783   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
    SLICE_X2Y68.A        Tilo                  0.203   ATM_Main_cont/d500<2>
                                                       ATM_Main_cont/d500[7]_GND_27_o_mux_259_OUT<8>11
    SLICE_X2Y76.B1       net (fanout=9)        1.490   ATM_Main_cont/d500[7]_GND_27_o_mux_259_OUT<8>1
    SLICE_X2Y76.CLK      Tas                   0.289   ATM_Main_cont/n500<3>
                                                       ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<1>9
                                                       ATM_Main_cont/n500_1
    -------------------------------------------------  ---------------------------
    Total                                      8.619ns (1.662ns logic, 6.957ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/n100_4 (SLICE_X3Y56.B4), 178 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               decrypt/plaintext_37 (FF)
  Destination:          ATM_Main_cont/n100_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.751ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.587 - 0.592)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: decrypt/plaintext_37 to ATM_Main_cont/n100_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.BQ       Tcko                  0.391   decrypt/plaintext<39>
                                                       decrypt/plaintext_37
    SLICE_X3Y85.A3       net (fanout=2)        0.978   decrypt/plaintext<37>
    SLICE_X3Y85.A        Tilo                  0.259   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>3
    SLICE_X8Y83.B5       net (fanout=1)        0.928   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
    SLICE_X8Y83.B        Tilo                  0.205   comm/checkuser<7>
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>7
    SLICE_X19Y65.D4      net (fanout=16)       2.147   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o
    SLICE_X19Y65.D       Tilo                  0.259   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
                                                       ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>11
    SLICE_X1Y56.B4       net (fanout=36)       2.490   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
    SLICE_X1Y56.B        Tilo                  0.259   ATM_Main_cont/n100[7]_n100[7]_mux_304_OUT<4>6
                                                       ATM_Main_cont/n100[7]_n100[7]_mux_304_OUT<4>6
    SLICE_X3Y56.B4       net (fanout=1)        0.513   ATM_Main_cont/n100[7]_n100[7]_mux_304_OUT<4>6
    SLICE_X3Y56.CLK      Tas                   0.322   ATM_Main_cont/n100<5>
                                                       ATM_Main_cont/n100[7]_n100[7]_mux_304_OUT<4>8
                                                       ATM_Main_cont/n100_4
    -------------------------------------------------  ---------------------------
    Total                                      8.751ns (1.695ns logic, 7.056ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               decrypt/plaintext_36 (FF)
  Destination:          ATM_Main_cont/n100_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.591ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.587 - 0.592)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: decrypt/plaintext_36 to ATM_Main_cont/n100_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.AQ       Tcko                  0.391   decrypt/plaintext<39>
                                                       decrypt/plaintext_36
    SLICE_X3Y85.A6       net (fanout=2)        0.818   decrypt/plaintext<36>
    SLICE_X3Y85.A        Tilo                  0.259   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>3
    SLICE_X8Y83.B5       net (fanout=1)        0.928   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
    SLICE_X8Y83.B        Tilo                  0.205   comm/checkuser<7>
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>7
    SLICE_X19Y65.D4      net (fanout=16)       2.147   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o
    SLICE_X19Y65.D       Tilo                  0.259   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
                                                       ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>11
    SLICE_X1Y56.B4       net (fanout=36)       2.490   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
    SLICE_X1Y56.B        Tilo                  0.259   ATM_Main_cont/n100[7]_n100[7]_mux_304_OUT<4>6
                                                       ATM_Main_cont/n100[7]_n100[7]_mux_304_OUT<4>6
    SLICE_X3Y56.B4       net (fanout=1)        0.513   ATM_Main_cont/n100[7]_n100[7]_mux_304_OUT<4>6
    SLICE_X3Y56.CLK      Tas                   0.322   ATM_Main_cont/n100<5>
                                                       ATM_Main_cont/n100[7]_n100[7]_mux_304_OUT<4>8
                                                       ATM_Main_cont/n100_4
    -------------------------------------------------  ---------------------------
    Total                                      8.591ns (1.695ns logic, 6.896ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               decrypt/plaintext_32 (FF)
  Destination:          ATM_Main_cont/n100_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.438ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.587 - 0.595)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: decrypt/plaintext_32 to ATM_Main_cont/n100_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y85.AQ       Tcko                  0.447   decrypt/plaintext<35>
                                                       decrypt/plaintext_32
    SLICE_X3Y85.A1       net (fanout=2)        0.609   decrypt/plaintext<32>
    SLICE_X3Y85.A        Tilo                  0.259   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>3
    SLICE_X8Y83.B5       net (fanout=1)        0.928   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
    SLICE_X8Y83.B        Tilo                  0.205   comm/checkuser<7>
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>7
    SLICE_X19Y65.D4      net (fanout=16)       2.147   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o
    SLICE_X19Y65.D       Tilo                  0.259   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
                                                       ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>11
    SLICE_X1Y56.B4       net (fanout=36)       2.490   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
    SLICE_X1Y56.B        Tilo                  0.259   ATM_Main_cont/n100[7]_n100[7]_mux_304_OUT<4>6
                                                       ATM_Main_cont/n100[7]_n100[7]_mux_304_OUT<4>6
    SLICE_X3Y56.B4       net (fanout=1)        0.513   ATM_Main_cont/n100[7]_n100[7]_mux_304_OUT<4>6
    SLICE_X3Y56.CLK      Tas                   0.322   ATM_Main_cont/n100<5>
                                                       ATM_Main_cont/n100[7]_n100[7]_mux_304_OUT<4>8
                                                       ATM_Main_cont/n100_4
    -------------------------------------------------  ---------------------------
    Total                                      8.438ns (1.751ns logic, 6.687ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/n500_6 (SLICE_X3Y74.C1), 172 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               decrypt/plaintext_37 (FF)
  Destination:          ATM_Main_cont/n500_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.683ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.500 - 0.495)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: decrypt/plaintext_37 to ATM_Main_cont/n500_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.BQ       Tcko                  0.391   decrypt/plaintext<39>
                                                       decrypt/plaintext_37
    SLICE_X3Y85.A3       net (fanout=2)        0.978   decrypt/plaintext<37>
    SLICE_X3Y85.A        Tilo                  0.259   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>3
    SLICE_X8Y83.B5       net (fanout=1)        0.928   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
    SLICE_X8Y83.B        Tilo                  0.205   comm/checkuser<7>
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>7
    SLICE_X19Y65.D4      net (fanout=16)       2.147   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o
    SLICE_X19Y65.D       Tilo                  0.259   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
                                                       ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>11
    SLICE_X0Y74.C1       net (fanout=36)       2.384   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
    SLICE_X0Y74.C        Tilo                  0.205   ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<6>5
                                                       ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<6>5
    SLICE_X3Y74.C1       net (fanout=1)        0.605   ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<6>5
    SLICE_X3Y74.CLK      Tas                   0.322   ATM_Main_cont/n500<7>
                                                       ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<6>8
                                                       ATM_Main_cont/n500_6
    -------------------------------------------------  ---------------------------
    Total                                      8.683ns (1.641ns logic, 7.042ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               decrypt/plaintext_36 (FF)
  Destination:          ATM_Main_cont/n500_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.523ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.500 - 0.495)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: decrypt/plaintext_36 to ATM_Main_cont/n500_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.AQ       Tcko                  0.391   decrypt/plaintext<39>
                                                       decrypt/plaintext_36
    SLICE_X3Y85.A6       net (fanout=2)        0.818   decrypt/plaintext<36>
    SLICE_X3Y85.A        Tilo                  0.259   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>3
    SLICE_X8Y83.B5       net (fanout=1)        0.928   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
    SLICE_X8Y83.B        Tilo                  0.205   comm/checkuser<7>
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>7
    SLICE_X19Y65.D4      net (fanout=16)       2.147   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o
    SLICE_X19Y65.D       Tilo                  0.259   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
                                                       ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>11
    SLICE_X0Y74.C1       net (fanout=36)       2.384   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
    SLICE_X0Y74.C        Tilo                  0.205   ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<6>5
                                                       ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<6>5
    SLICE_X3Y74.C1       net (fanout=1)        0.605   ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<6>5
    SLICE_X3Y74.CLK      Tas                   0.322   ATM_Main_cont/n500<7>
                                                       ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<6>8
                                                       ATM_Main_cont/n500_6
    -------------------------------------------------  ---------------------------
    Total                                      8.523ns (1.641ns logic, 6.882ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               decrypt/plaintext_32 (FF)
  Destination:          ATM_Main_cont/n500_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.370ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.500 - 0.498)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: decrypt/plaintext_32 to ATM_Main_cont/n500_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y85.AQ       Tcko                  0.447   decrypt/plaintext<35>
                                                       decrypt/plaintext_32
    SLICE_X3Y85.A1       net (fanout=2)        0.609   decrypt/plaintext<32>
    SLICE_X3Y85.A        Tilo                  0.259   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>3
    SLICE_X8Y83.B5       net (fanout=1)        0.928   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>2
    SLICE_X8Y83.B        Tilo                  0.205   comm/checkuser<7>
                                                       ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o<63>7
    SLICE_X19Y65.D4      net (fanout=16)       2.147   ATM_Main_cont/decrypted_data[63]_GND_27_o_equal_113_o
    SLICE_X19Y65.D       Tilo                  0.259   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
                                                       ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>11
    SLICE_X0Y74.C1       net (fanout=36)       2.384   ATM_Main_cont/n1000[7]_n1000[7]_mux_286_OUT<4>1
    SLICE_X0Y74.C        Tilo                  0.205   ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<6>5
                                                       ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<6>5
    SLICE_X3Y74.C1       net (fanout=1)        0.605   ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<6>5
    SLICE_X3Y74.CLK      Tas                   0.322   ATM_Main_cont/n500<7>
                                                       ATM_Main_cont/n500[7]_n500[7]_mux_295_OUT<6>8
                                                       ATM_Main_cont/n500_6
    -------------------------------------------------  ---------------------------
    Total                                      8.370ns (1.697ns logic, 6.673ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ATM_Main_cont/encrypted_data_comm_38 (SLICE_X29Y106.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encrypt/ciphertext_38 (FF)
  Destination:          ATM_Main_cont/encrypted_data_comm_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: encrypt/ciphertext_38 to ATM_Main_cont/encrypted_data_comm_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y106.CQ     Tcko                  0.200   encrypt/ciphertext<39>
                                                       encrypt/ciphertext_38
    SLICE_X29Y106.CX     net (fanout=1)        0.138   encrypt/ciphertext<38>
    SLICE_X29Y106.CLK    Tckdi       (-Th)    -0.059   ATM_Main_cont/encrypted_data_comm<39>
                                                       ATM_Main_cont/encrypted_data_comm_38
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point encrypt/done (SLICE_X24Y85.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               encrypt/done (FF)
  Destination:          encrypt/done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: encrypt/done to encrypt/done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y85.DQ      Tcko                  0.200   encrypt/done
                                                       encrypt/done
    SLICE_X24Y85.D6      net (fanout=5)        0.021   encrypt/done
    SLICE_X24Y85.CLK     Tah         (-Th)    -0.190   encrypt/done
                                                       encrypt/done_rstpot
                                                       encrypt/done
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga/count_2 (SLICE_X24Y119.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga/count_2 (FF)
  Destination:          comm_fpga/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga/count_2 to comm_fpga/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.AQ     Tcko                  0.200   comm_fpga/count<5>
                                                       comm_fpga/count_2
    SLICE_X24Y119.A6     net (fanout=3)        0.023   comm_fpga/count<2>
    SLICE_X24Y119.CLK    Tah         (-Th)    -0.190   comm_fpga/count<5>
                                                       comm_fpga/Mmux_count_next10
                                                       comm_fpga/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: decrypt/sum<3>/CLK
  Logical resource: decrypt/sum_0/CK
  Location pin: SLICE_X12Y91.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: decrypt/sum<3>/SR
  Logical resource: decrypt/sum_0/SR
  Location pin: SLICE_X12Y91.SR
  Clock network: ATM_Main_cont/done_or_reset
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    8.958|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 217222 paths, 0 nets, and 7831 connections

Design statistics:
   Minimum period:   8.958ns{1}   (Maximum frequency: 111.632MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 28 19:46:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 473 MB



