//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 4:33 AM
//
//
module testbench;
	reg [0:29] indata_array;
	reg bench_reset;
	wire bench_mclock;
	wire bench_reset_n;
	wire bench_hst_clock;
	wire bench_hst_gnt;
	wire [22:0]bench_hst_org;
	wire bench_hst_read;
	wire bench_hst_req;
	wire bench_rc_push_en;
	wire bench_rc_pop_en;
	wire [22:0]bench_hst_arb_addr;
	wire bench_hst_pop;
	wire bench_hst_push;
	wire bench_hst_rdy;
	wire [1:0]bench_hst_mw_addr;
	wire [1:0]bench_hst_arb_page;
	wire bench_hst_arb_read;
	wire bench_hst_arb_req;



	assign bench_mclock = indata_array[0:0];
	assign bench_reset_n = indata_array[1:1];
	assign bench_hst_clock = indata_array[2:2];
	assign bench_hst_gnt = indata_array[3:3];
	assign bench_hst_org = indata_array[4:26];
	assign bench_hst_read = indata_array[27:27];
	assign bench_hst_req = indata_array[28:28];
	assign bench_rc_push_en = indata_array[29:29];
	assign bench_rc_pop_en = indata_array[30:30];

	initial
	begin
    $dumpfile("92.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	mc_hst inst(
        .mclock(bench_mclock), 
        .reset_n(bench_reset_n), 
        .hst_clock(bench_hst_clock), 
        .hst_gnt(bench_hst_gnt), 
        .hst_org(bench_hst_org), 
        .hst_read(bench_hst_read), 
        .hst_req(bench_hst_req), 
        .rc_push_en(bench_rc_push_en), 
        .rc_pop_en(bench_rc_pop_en), 
        .hst_arb_addr(bench_hst_arb_addr), 
        .hst_pop(bench_hst_pop), 
        .hst_push(bench_hst_push), 
        .hst_rdy(bench_hst_rdy), 
        .hst_mw_addr(bench_hst_mw_addr), 
        .hst_arb_page(bench_hst_arb_page), 
        .hst_arb_read(bench_hst_arb_read), 
        .hst_arb_req(bench_hst_arb_req)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, mclock = %b , reset_n = %b , hst_clock = %b , hst_gnt = %b , hst_org = %b , hst_read = %b , hst_req = %b , rc_push_en = %b , rc_pop_en = %b , hst_arb_addr = %b , hst_pop = %b , hst_push = %b , hst_rdy = %b , hst_mw_addr = %b , hst_arb_page = %b , hst_arb_read = %b , hst_arb_req = %b  ",
			bench_reset, bench_mclock, bench_reset_n, bench_hst_clock, bench_hst_gnt, bench_hst_org, bench_hst_read, bench_hst_req, bench_rc_push_en, bench_rc_pop_en, bench_hst_arb_addr, bench_hst_pop, bench_hst_push, bench_hst_rdy, bench_hst_mw_addr, bench_hst_arb_page, bench_hst_arb_read, bench_hst_arb_req);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
