<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 13453, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  1596, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    713, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    697, user inline pragmas are applied</column>
            <column name="">(4) simplification,    550, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,    542, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    542, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    542, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    542, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    558, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    535, loop and instruction simplification</column>
            <column name="">(2) parallelization,    530, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    530, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    530, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    542, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    556, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="face_detect" col1="face_detect.cpp:65" col2="13453" col3="550" col4="558" col5="530" col6="556">
                    <row id="6" col0="myRound" col1="face_detect.cpp:59" col2="4214" col2_disp="4,214 (2 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="5" col0="imageScaler" col1="face_detect.cpp:336" col2="42" col3="" col4="" col5="" col6=""/>
                    <row id="4" col0="processImage" col1="face_detect.cpp:109" col2="4937" col3="405" col4="414" col5="390" col6="395">
                        <row id="10" col0="integralImages" col1="face_detect.cpp:297" col2="59" col3="" col4="" col5="" col6=""/>
                        <row id="17" col0="cascadeClassifier" col1="face_detect.cpp:151" col2="558" col3="246" col4="257" col5="243" col6="251">
                            <row id="15" col0="int_sqrt" col1="face_detect.cpp:374" col2="26" col3="" col4="" col5="" col6=""/>
                            <row id="7" col0="weakClassifier" col1="face_detect.cpp:264" col2="63" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="6" col0="myRound" col1="face_detect.cpp:59" col2="4214" col2_disp="4,214 (2 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

