// Seed: 1885594957
module module_0 (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    output wor id_3,
    output tri0 id_4,
    input uwire id_5,
    output wand id_6,
    input tri1 id_7,
    output supply1 id_8
);
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    inout logic id_2,
    output wor id_3,
    input tri1 id_4,
    output supply0 id_5,
    output tri0 id_6,
    output wand id_7,
    output tri id_8,
    output tri0 id_9,
    input logic id_10,
    output wor id_11,
    input supply0 id_12
    , id_20,
    output tri0 id_13,
    input tri0 id_14,
    input wand id_15,
    input uwire id_16,
    output supply1 id_17,
    output wire id_18
    , id_21
);
  always id_2 <= id_10;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_8,
      id_3,
      id_15,
      id_6,
      id_12,
      id_18
  );
  assign modCall_1.type_5 = 0;
  assign id_2 = (id_21);
endmodule
