{"Source Block": ["hdl/library/axi_sysid/axi_sysid.v@37:47@HdlIdDef", "                                              8'h61};     /* PATCH */\nlocalparam  [31:0]  CORE_MAGIC           = 32'h53594944;  // SYID\n\nreg                             up_wack = 'd0;\nreg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\n"], "Clone Blocks": [["hdl/library/axi_sysid/axi_sysid.v@33:43", "\nlocalparam          AXI_ADDRESS_WIDTH    = 12;\nlocalparam  [31:0]  CORE_VERSION         = {16'h0001,     /* MAJOR */\n                                              8'h01,      /* MINOR */\n                                              8'h61};     /* PATCH */\nlocalparam  [31:0]  CORE_MAGIC           = 32'h53594944;  // SYID\n\nreg                             up_wack = 'd0;\nreg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\n"], ["hdl/library/axi_sysid/axi_sysid.v@36:46", "                                              8'h01,      /* MINOR */\n                                              8'h61};     /* PATCH */\nlocalparam  [31:0]  CORE_MAGIC           = 32'h53594944;  // SYID\n\nreg                             up_wack = 'd0;\nreg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\n"], ["hdl/library/axi_sysid/axi_sysid.v@39:49", "\nreg                             up_wack = 'd0;\nreg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@126:136", "  reg               up_rack_d = 'd0;\n  reg     [ 31:0]   up_rdata_d = 'd0;\n  reg               up_wack = 'd0;\n  reg     [ 31:0]   up_scratch = 'd0;\n  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n"], ["hdl/library/axi_sysid/axi_sysid.v@38:48", "localparam  [31:0]  CORE_MAGIC           = 32'h53594944;  // SYID\n\nreg                             up_wack = 'd0;\nreg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\n"], ["hdl/library/axi_sysid/axi_sysid.v@35:45", "localparam  [31:0]  CORE_VERSION         = {16'h0001,     /* MAJOR */\n                                              8'h01,      /* MINOR */\n                                              8'h61};     /* PATCH */\nlocalparam  [31:0]  CORE_MAGIC           = 32'h53594944;  // SYID\n\nreg                             up_wack = 'd0;\nreg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\n"]], "Diff Content": {"Delete": [[42, "reg                             up_rack_s = 'd0;\n"]], "Add": []}}