#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May  8 10:10:49 2020
# Process ID: 17876
# Current directory: C:/Users/Basti/Documents/Vivado/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log ADC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC.tcl
# Log file: C:/Users/Basti/Documents/Vivado/project_1/project_1.runs/synth_1/ADC.vds
# Journal file: C:/Users/Basti/Documents/Vivado/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ADC.tcl -notrace
Command: synth_design -top ADC -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 393.781 ; gain = 99.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADC' [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/ADC.vhd:43]
WARNING: [Synth 8-5640] Port 'ot_out' is missing in component declaration [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/ADC.vhd:45]
WARNING: [Synth 8-5640] Port 'vccaux_alarm_out' is missing in component declaration [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/ADC.vhd:45]
WARNING: [Synth 8-5640] Port 'vccint_alarm_out' is missing in component declaration [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/ADC.vhd:45]
WARNING: [Synth 8-5640] Port 'user_temp_alarm_out' is missing in component declaration [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/ADC.vhd:45]
WARNING: [Synth 8-5640] Port 'alarm_out' is missing in component declaration [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/ADC.vhd:45]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at 'C:/Users/Basti/Documents/Vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-17876-DESKTOP-9RIAD51/realtime/xadc_wiz_0_stub.vhdl:5' bound to instance 'XADC' of component 'xadc_wiz_0' [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/ADC.vhd:86]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/Basti/Documents/Vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-17876-DESKTOP-9RIAD51/realtime/xadc_wiz_0_stub.vhdl:32]
INFO: [Synth 8-256] done synthesizing module 'ADC' (1#1) [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/sources_1/new/ADC.vhd:43]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[15]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[14]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[13]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[12]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[11]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[10]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[9]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[8]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 448.176 ; gain = 154.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 448.176 ; gain = 154.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 448.176 ; gain = 154.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Basti/Documents/Vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-17876-DESKTOP-9RIAD51/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XADC'
Finished Parsing XDC File [C:/Users/Basti/Documents/Vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-17876-DESKTOP-9RIAD51/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XADC'
Parsing XDC File [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/constrs_1/imports/FBS_Labor/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'vauxn3'. [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/constrs_1/imports/FBS_Labor/Nexys4DDR_Master.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'vauxp3'. [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/constrs_1/imports/FBS_Labor/Nexys4DDR_Master.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'vauxn10'. [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/constrs_1/imports/FBS_Labor/Nexys4DDR_Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'vauxp10'. [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/constrs_1/imports/FBS_Labor/Nexys4DDR_Master.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'vauxn11'. [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/constrs_1/imports/FBS_Labor/Nexys4DDR_Master.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'vauxp11'. [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/constrs_1/imports/FBS_Labor/Nexys4DDR_Master.xdc:151]
Finished Parsing XDC File [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/constrs_1/imports/FBS_Labor/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/constrs_1/imports/FBS_Labor/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ADC_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Basti/Documents/Vivado/project_1/project_1.srcs/constrs_1/imports/FBS_Labor/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Basti/Documents/Vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Basti/Documents/Vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 759.355 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 759.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 759.355 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 759.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 759.355 ; gain = 465.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 759.355 ; gain = 465.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for XADC. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 759.355 ; gain = 465.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 759.355 ; gain = 465.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADC 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ADC has unconnected port SW[15]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[14]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[13]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[12]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[11]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[10]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[9]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[8]
WARNING: [Synth 8-3331] design ADC has unconnected port SW[7]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 759.355 ; gain = 465.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 766.313 ; gain = 472.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 766.648 ; gain = 472.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 776.176 ; gain = 482.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 776.176 ; gain = 482.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 776.176 ; gain = 482.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 776.176 ; gain = 482.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 776.176 ; gain = 482.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 776.176 ; gain = 482.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 776.176 ; gain = 482.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |xadc_wiz_0_bbox_0 |     1|
|2     |BUFG              |     1|
|3     |FDRE              |    16|
|4     |IBUF              |    10|
|5     |OBUF              |    16|
+------+------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    73|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 776.176 ; gain = 482.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 776.176 ; gain = 170.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 776.176 ; gain = 482.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 785.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 785.078 ; gain = 502.504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 785.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Basti/Documents/Vivado/project_1/project_1.runs/synth_1/ADC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ADC_utilization_synth.rpt -pb ADC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  8 10:11:53 2020...
