Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Sat Nov  5 16:35:27 2022

Start Generating Programming File...
Reading design from DB takes 0.171875 sec.
The bitstream file is "F:/1_Verilog/11_ip_1port_ram/prj/generate_bitstream/ip_1port_ram.sbit"
Generate programming file takes 2.562500 sec.
Generating Programming File done.

Inputs and Outputs :
+-----------------------------------------------------------------------------------------+
| Type       | File Name                                                                 
+-----------------------------------------------------------------------------------------+
| Input      | F:/1_Verilog/11_ip_1port_ram/prj/place_route/ip_1port_ram_pnr.adf         
| Output     | F:/1_Verilog/11_ip_1port_ram/prj/generate_bitstream/ip_1port_ram.sbit     
|            | F:/1_Verilog/11_ip_1port_ram/prj/generate_bitstream/ip_1port_ram.smsk     
|            | F:/1_Verilog/11_ip_1port_ram/prj/generate_bitstream/ip_1port_ram.bgr      
+-----------------------------------------------------------------------------------------+


Flow Command: gen_bit_stream 
Peak memory: 328,015,872 bytes
Total CPU  time to gen_bit_stream completion : 5.703 sec
Process Total CPU  time to gen_bit_stream completion : 5.703 sec
Total real time to gen_bit_stream completion : 7.000 sec
