Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 20 17:55:47 2025
| Host         : Danials-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file zynq_design_1_wrapper_timing_summary_routed.rpt -pb zynq_design_1_wrapper_timing_summary_routed.pb -rpx zynq_design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.327        0.000                      0                 2139        0.054        0.000                      0                 2139        4.020        0.000                       0                   953  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.327        0.000                      0                 2139        0.054        0.000                      0                 2139        4.020        0.000                       0                   953  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.574ns  (logic 3.196ns (33.383%)  route 6.378ns (66.617%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.644     2.938    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=37, routed)          1.794     5.188    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/Q[2]
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.312 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_3__4/O
                         net (fo=2, routed)           0.628     5.940    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_3__4_n_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     6.064    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_7__4_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.642 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0/O[2]
                         net (fo=2, routed)           0.432     7.074    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_n_5
    SLICE_X42Y103        LUT5 (Prop_lut5_I2_O)        0.294     7.368 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_13__4/O
                         net (fo=3, routed)           0.700     8.068    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_13__4_n_0
    SLICE_X42Y103        LUT4 (Prop_lut4_I3_O)        0.374     8.442 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_16__4/O
                         net (fo=1, routed)           0.299     8.741    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_16__4_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_8__4/O
                         net (fo=1, routed)           0.000     9.069    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_8__4_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.316 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0/O[0]
                         net (fo=2, routed)           0.834    10.150    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/prod[0][1][2]_14[5]
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.299    10.449 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[7]_i_3/O
                         net (fo=3, routed)           0.606    11.055    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/gen_rows[0].gen_cols[1].add_part2/c_7__4
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.179 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[9]_i_3/O
                         net (fo=3, routed)           0.653    11.832    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/gen_rows[0].gen_cols[1].add_part2/c_9__4
    SLICE_X40Y100        LUT5 (Prop_lut5_I2_O)        0.124    11.956 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[13]_i_2/O
                         net (fo=3, routed)           0.432    12.388    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/gen_rows[0].gen_cols[1].add_part2/c_1113_out
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124    12.512 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[11]_i_1/O
                         net (fo=1, routed)           0.000    12.512    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/res_a2[11]
    SLICE_X40Y101        FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.654    12.833    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y101        FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[11]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X40Y101        FDRE (Setup_fdre_C_D)        0.031    12.839    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[11]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -12.512    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.569ns  (logic 3.191ns (33.348%)  route 6.378ns (66.652%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.644     2.938    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=37, routed)          1.794     5.188    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/Q[2]
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.312 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_3__4/O
                         net (fo=2, routed)           0.628     5.940    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_3__4_n_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     6.064    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_7__4_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.642 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0/O[2]
                         net (fo=2, routed)           0.432     7.074    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_n_5
    SLICE_X42Y103        LUT5 (Prop_lut5_I2_O)        0.294     7.368 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_13__4/O
                         net (fo=3, routed)           0.700     8.068    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_13__4_n_0
    SLICE_X42Y103        LUT4 (Prop_lut4_I3_O)        0.374     8.442 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_16__4/O
                         net (fo=1, routed)           0.299     8.741    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_16__4_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_8__4/O
                         net (fo=1, routed)           0.000     9.069    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_8__4_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.316 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0/O[0]
                         net (fo=2, routed)           0.834    10.150    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/prod[0][1][2]_14[5]
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.299    10.449 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[7]_i_3/O
                         net (fo=3, routed)           0.606    11.055    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/gen_rows[0].gen_cols[1].add_part2/c_7__4
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.179 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[9]_i_3/O
                         net (fo=3, routed)           0.653    11.832    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/gen_rows[0].gen_cols[1].add_part2/c_9__4
    SLICE_X40Y100        LUT5 (Prop_lut5_I2_O)        0.124    11.956 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[13]_i_2/O
                         net (fo=3, routed)           0.432    12.388    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/gen_rows[0].gen_cols[1].add_part2/c_1113_out
    SLICE_X40Y101        LUT5 (Prop_lut5_I1_O)        0.119    12.507 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[12]_i_1/O
                         net (fo=1, routed)           0.000    12.507    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/res_a2[12]
    SLICE_X40Y101        FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.654    12.833    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y101        FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[12]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X40Y101        FDRE (Setup_fdre_C_D)        0.075    12.883    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[12]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 3.196ns (33.820%)  route 6.254ns (66.180%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.644     2.938    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=37, routed)          1.794     5.188    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/Q[2]
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.312 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_3__4/O
                         net (fo=2, routed)           0.628     5.940    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_3__4_n_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     6.064    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_7__4_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.642 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0/O[2]
                         net (fo=2, routed)           0.432     7.074    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_n_5
    SLICE_X42Y103        LUT5 (Prop_lut5_I2_O)        0.294     7.368 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_13__4/O
                         net (fo=3, routed)           0.700     8.068    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_13__4_n_0
    SLICE_X42Y103        LUT4 (Prop_lut4_I3_O)        0.374     8.442 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_16__4/O
                         net (fo=1, routed)           0.299     8.741    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_16__4_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_8__4/O
                         net (fo=1, routed)           0.000     9.069    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_8__4_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.316 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0/O[0]
                         net (fo=2, routed)           0.834    10.150    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/prod[0][1][2]_14[5]
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.299    10.449 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[7]_i_3/O
                         net (fo=3, routed)           0.606    11.055    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/gen_rows[0].gen_cols[1].add_part2/c_7__4
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.179 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[9]_i_3/O
                         net (fo=3, routed)           0.653    11.832    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/gen_rows[0].gen_cols[1].add_part2/c_9__4
    SLICE_X40Y100        LUT5 (Prop_lut5_I2_O)        0.124    11.956 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[13]_i_2/O
                         net (fo=3, routed)           0.308    12.264    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/gen_rows[0].gen_cols[1].add_part2/c_1113_out
    SLICE_X41Y101        LUT5 (Prop_lut5_I1_O)        0.124    12.388 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[13]_i_1/O
                         net (fo=1, routed)           0.000    12.388    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/res_a2[13]
    SLICE_X41Y101        FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.654    12.833    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y101        FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[13]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X41Y101        FDRE (Setup_fdre_C_D)        0.032    12.840    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[13]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 3.196ns (33.851%)  route 6.245ns (66.149%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.644     2.938    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=37, routed)          1.794     5.188    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/Q[2]
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.312 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_3__4/O
                         net (fo=2, routed)           0.628     5.940    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_3__4_n_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_7__4/O
                         net (fo=1, routed)           0.000     6.064    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_i_7__4_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.642 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0/O[2]
                         net (fo=2, routed)           0.432     7.074    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__0_carry__0_n_5
    SLICE_X42Y103        LUT5 (Prop_lut5_I2_O)        0.294     7.368 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_13__4/O
                         net (fo=3, routed)           0.700     8.068    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_13__4_n_0
    SLICE_X42Y103        LUT4 (Prop_lut4_I3_O)        0.374     8.442 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_16__4/O
                         net (fo=1, routed)           0.299     8.741    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_16__4_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.069 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_8__4/O
                         net (fo=1, routed)           0.000     9.069    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_8__4_n_0
    SLICE_X43Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.316 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[2].mult/p__24_carry__0/O[0]
                         net (fo=2, routed)           0.834    10.150    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/prod[0][1][2]_14[5]
    SLICE_X41Y100        LUT5 (Prop_lut5_I4_O)        0.299    10.449 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[7]_i_3/O
                         net (fo=3, routed)           0.606    11.055    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/gen_rows[0].gen_cols[1].add_part2/c_7__4
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.124    11.179 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[9]_i_3/O
                         net (fo=3, routed)           0.482    11.661    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/gen_rows[0].gen_cols[1].add_part2/c_9__4
    SLICE_X40Y101        LUT5 (Prop_lut5_I3_O)        0.124    11.785 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[10]_i_3/O
                         net (fo=1, routed)           0.470    12.255    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/gen_rows[0].gen_cols[1].add_part2/c_1011_out
    SLICE_X39Y101        LUT3 (Prop_lut3_I2_O)        0.124    12.379 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[1].gen_k[0].mult/slv_reg7[10]_i_1/O
                         net (fo=1, routed)           0.000    12.379    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/res_a2[10]
    SLICE_X39Y101        FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.654    12.833    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y101        FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[10]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y101        FDRE (Setup_fdre_C_D)        0.029    12.837    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg7_reg[10]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg9_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 2.780ns (29.461%)  route 6.656ns (70.539%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.651     2.945    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=37, routed)          1.246     4.647    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_0[2]
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.771 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__0_carry_i_1__8/O
                         net (fo=1, routed)           0.608     5.380    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__0_carry_i_1__8_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.776 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.776    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__0_carry_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.995 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__0_carry__0/O[0]
                         net (fo=4, routed)           0.526     6.520    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__0_carry__0_n_7
    SLICE_X33Y89         LUT5 (Prop_lut5_I2_O)        0.295     6.815 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_i_14__8/O
                         net (fo=3, routed)           0.668     7.483    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_i_14__8_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.607 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_i_16__8/O
                         net (fo=1, routed)           0.343     7.951    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_i_16__8_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.075 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_i_8__8/O
                         net (fo=1, routed)           0.000     8.075    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_i_8__8_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.322 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0/O[0]
                         net (fo=2, routed)           0.990     9.312    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/prod[1][0][0]_18[6]
    SLICE_X37Y87         LUT5 (Prop_lut5_I1_O)        0.299     9.611 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/slv_reg9[6]_i_2/O
                         net (fo=2, routed)           0.660    10.271    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/add1_sum[1][0]_3[6]
    SLICE_X37Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.395 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/slv_reg9[7]_i_3/O
                         net (fo=3, routed)           0.604    10.999    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/gen_rows[1].gen_cols[0].add_part2/c_7__4
    SLICE_X37Y88         LUT5 (Prop_lut5_I2_O)        0.124    11.123 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/slv_reg9[9]_i_3/O
                         net (fo=3, routed)           0.570    11.693    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/gen_rows[1].gen_cols[0].add_part2/c_9__4
    SLICE_X36Y92         LUT5 (Prop_lut5_I2_O)        0.124    11.817 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/slv_reg9[13]_i_2/O
                         net (fo=3, routed)           0.440    12.257    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/gen_rows[1].gen_cols[0].add_part2/c_1113_out
    SLICE_X36Y91         LUT5 (Prop_lut5_I4_O)        0.124    12.381 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/slv_reg9[11]_i_1/O
                         net (fo=1, routed)           0.000    12.381    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/res_b1[11]
    SLICE_X36Y91         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg9_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.478    12.657    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y91         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg9_reg[11]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)        0.081    12.847    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg9_reg[11]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -12.381    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg8_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 2.749ns (29.335%)  route 6.622ns (70.665%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.653     2.947    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y98         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=37, routed)          1.207     4.610    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[1].mult/Q[1]
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.124     4.734 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[1].mult/p__0_carry_i_6__6/O
                         net (fo=1, routed)           0.000     4.734    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[1].mult/p__0_carry_i_6__6_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.312 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[1].mult/p__0_carry/O[2]
                         net (fo=1, routed)           0.539     5.851    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[1].mult/p__0_carry_n_5
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.548     6.399 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[1].mult/p__24_carry/O[0]
                         net (fo=2, routed)           0.840     7.239    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/prod[0][2][1]_16[2]
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.299     7.538 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[3]_i_2/O
                         net (fo=5, routed)           0.668     8.206    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/c_3__4
    SLICE_X28Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.330 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[5]_i_2/O
                         net (fo=5, routed)           0.962     9.291    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/gen_rows[0].gen_cols[2].add_part1/c_5__4
    SLICE_X30Y101        LUT5 (Prop_lut5_I2_O)        0.124     9.415 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[7]_i_2/O
                         net (fo=5, routed)           0.811    10.227    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/gen_rows[0].gen_cols[2].add_part1/c_7__4
    SLICE_X26Y98         LUT5 (Prop_lut5_I3_O)        0.124    10.351 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[8]_i_2/O
                         net (fo=2, routed)           0.583    10.933    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/add1_sum[0][2]_2[8]
    SLICE_X27Y99         LUT5 (Prop_lut5_I0_O)        0.124    11.057 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[9]_i_3/O
                         net (fo=3, routed)           0.591    11.649    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/gen_rows[0].gen_cols[2].add_part2/c_9__4
    SLICE_X28Y99         LUT5 (Prop_lut5_I2_O)        0.124    11.773 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[13]_i_2/O
                         net (fo=3, routed)           0.421    12.194    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/gen_rows[0].gen_cols[2].add_part2/c_1113_out
    SLICE_X27Y99         LUT5 (Prop_lut5_I4_O)        0.124    12.318 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[11]_i_1/O
                         net (fo=1, routed)           0.000    12.318    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/res_a3[11]
    SLICE_X27Y99         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg8_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.522    12.701    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y99         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg8_reg[11]/C
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X27Y99         FDRE (Setup_fdre_C_D)        0.029    12.805    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg8_reg[11]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg9_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 2.773ns (29.409%)  route 6.656ns (70.591%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.651     2.945    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y92         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=37, routed)          1.246     4.647    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_0[2]
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124     4.771 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__0_carry_i_1__8/O
                         net (fo=1, routed)           0.608     5.380    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__0_carry_i_1__8_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.776 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.776    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__0_carry_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.995 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__0_carry__0/O[0]
                         net (fo=4, routed)           0.526     6.520    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__0_carry__0_n_7
    SLICE_X33Y89         LUT5 (Prop_lut5_I2_O)        0.295     6.815 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_i_14__8/O
                         net (fo=3, routed)           0.668     7.483    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_i_14__8_n_0
    SLICE_X34Y88         LUT4 (Prop_lut4_I0_O)        0.124     7.607 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_i_16__8/O
                         net (fo=1, routed)           0.343     7.951    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_i_16__8_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.075 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_i_8__8/O
                         net (fo=1, routed)           0.000     8.075    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0_i_8__8_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.322 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/p__24_carry__0/O[0]
                         net (fo=2, routed)           0.990     9.312    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/prod[1][0][0]_18[6]
    SLICE_X37Y87         LUT5 (Prop_lut5_I1_O)        0.299     9.611 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/slv_reg9[6]_i_2/O
                         net (fo=2, routed)           0.660    10.271    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/add1_sum[1][0]_3[6]
    SLICE_X37Y86         LUT5 (Prop_lut5_I0_O)        0.124    10.395 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/slv_reg9[7]_i_3/O
                         net (fo=3, routed)           0.604    10.999    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/gen_rows[1].gen_cols[0].add_part2/c_7__4
    SLICE_X37Y88         LUT5 (Prop_lut5_I2_O)        0.124    11.123 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/slv_reg9[9]_i_3/O
                         net (fo=3, routed)           0.570    11.693    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/gen_rows[1].gen_cols[0].add_part2/c_9__4
    SLICE_X36Y92         LUT5 (Prop_lut5_I2_O)        0.124    11.817 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/slv_reg9[13]_i_2/O
                         net (fo=3, routed)           0.440    12.257    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/gen_rows[1].gen_cols[0].add_part2/c_1113_out
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.117    12.374 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[0].gen_k[0].mult/slv_reg9[12]_i_1/O
                         net (fo=1, routed)           0.000    12.374    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/res_b1[12]
    SLICE_X36Y91         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg9_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.478    12.657    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y91         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg9_reg[12]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)        0.118    12.884    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg9_reg[12]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg8_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 2.743ns (29.290%)  route 6.622ns (70.710%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.653     2.947    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y98         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=37, routed)          1.207     4.610    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[1].mult/Q[1]
    SLICE_X30Y96         LUT4 (Prop_lut4_I1_O)        0.124     4.734 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[1].mult/p__0_carry_i_6__6/O
                         net (fo=1, routed)           0.000     4.734    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[1].mult/p__0_carry_i_6__6_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.312 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[1].mult/p__0_carry/O[2]
                         net (fo=1, routed)           0.539     5.851    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[1].mult/p__0_carry_n_5
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.548     6.399 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[1].mult/p__24_carry/O[0]
                         net (fo=2, routed)           0.840     7.239    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/prod[0][2][1]_16[2]
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.299     7.538 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[3]_i_2/O
                         net (fo=5, routed)           0.668     8.206    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/c_3__4
    SLICE_X28Y98         LUT5 (Prop_lut5_I2_O)        0.124     8.330 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[5]_i_2/O
                         net (fo=5, routed)           0.962     9.291    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/gen_rows[0].gen_cols[2].add_part1/c_5__4
    SLICE_X30Y101        LUT5 (Prop_lut5_I2_O)        0.124     9.415 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[7]_i_2/O
                         net (fo=5, routed)           0.811    10.227    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/gen_rows[0].gen_cols[2].add_part1/c_7__4
    SLICE_X26Y98         LUT5 (Prop_lut5_I3_O)        0.124    10.351 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[8]_i_2/O
                         net (fo=2, routed)           0.583    10.933    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/add1_sum[0][2]_2[8]
    SLICE_X27Y99         LUT5 (Prop_lut5_I0_O)        0.124    11.057 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[9]_i_3/O
                         net (fo=3, routed)           0.591    11.649    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/gen_rows[0].gen_cols[2].add_part2/c_9__4
    SLICE_X28Y99         LUT5 (Prop_lut5_I2_O)        0.124    11.773 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[13]_i_2/O
                         net (fo=3, routed)           0.421    12.194    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/gen_rows[0].gen_cols[2].add_part2/c_1113_out
    SLICE_X27Y99         LUT5 (Prop_lut5_I1_O)        0.118    12.312 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[0].gen_cols[2].gen_k[0].mult/slv_reg8[12]_i_1/O
                         net (fo=1, routed)           0.000    12.312    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/res_a3[12]
    SLICE_X27Y99         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.522    12.701    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y99         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg8_reg[12]/C
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X27Y99         FDRE (Setup_fdre_C_D)        0.075    12.851    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg8_reg[12]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg11_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 3.502ns (37.426%)  route 5.855ns (62.574%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.651     2.945    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y92         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q
                         net (fo=40, routed)          1.060     4.461    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__24_carry__0_0[1]
    SLICE_X34Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.585 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__0_carry__0_i_4__14/O
                         net (fo=2, routed)           0.865     5.450    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__0_carry__0_i_4__14_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.574 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__0_carry__0_i_8__14/O
                         net (fo=1, routed)           0.000     5.574    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__0_carry__0_i_8__14_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.106 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.106    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult_n_4
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.377 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/p__24_carry__1_i_4__14/CO[0]
                         net (fo=4, routed)           0.542     6.919    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__24_carry__0_i_6__14_0[0]
    SLICE_X28Y94         LUT5 (Prop_lut5_I2_O)        0.373     7.292 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__24_carry__0_i_9__14/O
                         net (fo=2, routed)           0.821     8.113    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__24_carry__0_i_9__14_n_0
    SLICE_X26Y92         LUT4 (Prop_lut4_I2_O)        0.153     8.266 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__24_carry__0_i_1__14/O
                         net (fo=2, routed)           0.608     8.875    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult_n_6
    SLICE_X26Y92         LUT6 (Prop_lut6_I0_O)        0.331     9.206 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/p__24_carry__0_i_5__14/O
                         net (fo=1, routed)           0.000     9.206    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/slv_reg11_reg[9][0]
    SLICE_X26Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.582 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.582    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__24_carry__0_n_0
    SLICE_X26Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.801 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/p__24_carry__1/O[0]
                         net (fo=2, routed)           0.675    10.475    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/prod[1][2][0]_24[10]
    SLICE_X27Y93         LUT5 (Prop_lut5_I1_O)        0.295    10.770 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/slv_reg11[10]_i_2/O
                         net (fo=2, routed)           0.809    11.579    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/add1_sum[1][2]_5[10]
    SLICE_X26Y94         LUT5 (Prop_lut5_I0_O)        0.124    11.703 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/slv_reg11[13]_i_2/O
                         net (fo=3, routed)           0.475    12.178    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/gen_rows[1].gen_cols[2].add_part2/c_1113_out
    SLICE_X26Y94         LUT5 (Prop_lut5_I4_O)        0.124    12.302 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[1].gen_cols[2].gen_k[0].mult/slv_reg11[11]_i_1/O
                         net (fo=1, routed)           0.000    12.302    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/res_b3[11]
    SLICE_X26Y94         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg11_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.521    12.700    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y94         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg11_reg[11]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y94         FDRE (Setup_fdre_C_D)        0.077    12.852    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg11_reg[11]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg13_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 3.222ns (34.807%)  route 6.035ns (65.193%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.643     2.937    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y83         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.518     3.455 f  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg2_reg[19]/Q
                         net (fo=52, routed)          1.658     5.113    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__0_carry__0_0[3]
    SLICE_X44Y100        LUT2 (Prop_lut2_I0_O)        0.124     5.237 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__0_carry_i_8__22/O
                         net (fo=1, routed)           0.452     5.689    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__0_carry_i_8__22_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.813 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     5.813    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__0_carry_i_4__22_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.214 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.215    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__0_carry_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.454 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__0_carry__0/O[2]
                         net (fo=2, routed)           0.421     6.875    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__0_carry__0_n_5
    SLICE_X44Y101        LUT5 (Prop_lut5_I2_O)        0.296     7.171 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_13__22/O
                         net (fo=3, routed)           0.842     8.013    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_13__22_n_0
    SLICE_X44Y101        LUT4 (Prop_lut4_I0_O)        0.354     8.367 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_4__22/O
                         net (fo=1, routed)           0.637     9.004    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__24_carry__0_i_4__22_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615     9.619 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[2].mult/p__24_carry__0/O[1]
                         net (fo=3, routed)           1.114    10.733    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[0].mult/prod[2][1][2]_32[6]
    SLICE_X49Y96         LUT5 (Prop_lut5_I1_O)        0.303    11.036 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[0].mult/slv_reg13[9]_i_3/O
                         net (fo=3, routed)           0.645    11.681    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[0].mult/gen_rows[2].gen_cols[1].add_part2/c_9__4
    SLICE_X49Y97         LUT5 (Prop_lut5_I3_O)        0.124    11.805 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[0].mult/slv_reg13[10]_i_3/O
                         net (fo=1, routed)           0.264    12.070    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[0].mult/gen_rows[2].gen_cols[1].add_part2/c_1011_out
    SLICE_X49Y97         LUT3 (Prop_lut3_I2_O)        0.124    12.194 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/m_mult/gen_rows[2].gen_cols[1].gen_k[0].mult/slv_reg13[10]_i_1/O
                         net (fo=1, routed)           0.000    12.194    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/res_c2[10]
    SLICE_X49Y97         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg13_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.478    12.657    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y97         FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg13_reg[10]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)        0.031    12.763    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/slv_reg13_reg[10]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -12.194    
  -------------------------------------------------------------------
                         slack                                  0.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.148ns (34.975%)  route 0.275ns (65.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.573     0.909    <hidden>
    SLICE_X26Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.148     1.057 r  <hidden>
                         net (fo=2, routed)           0.275     1.332    <hidden>
    SLICE_X28Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.930     1.296    <hidden>
    SLICE_X28Y103        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.261    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.017     1.278    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.148ns (35.088%)  route 0.274ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.573     0.909    <hidden>
    SLICE_X26Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.148     1.057 r  <hidden>
                         net (fo=2, routed)           0.274     1.330    <hidden>
    SLICE_X26Y101        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.930     1.296    <hidden>
    SLICE_X26Y101        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y101        FDRE (Hold_fdre_C_D)         0.010     1.271    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.969%)  route 0.246ns (54.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.632     0.968    <hidden>
    SLICE_X50Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  <hidden>
                         net (fo=1, routed)           0.246     1.378    <hidden>
    SLICE_X42Y109        LUT6 (Prop_lut6_I5_O)        0.045     1.423 r  <hidden>
                         net (fo=1, routed)           0.000     1.423    <hidden>
    SLICE_X42Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.909     1.275    <hidden>
    SLICE_X42Y109        FDRE                                         r  <hidden>
                         clock pessimism             -0.039     1.236    
    SLICE_X42Y109        FDRE (Hold_fdre_C_D)         0.121     1.357    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.709%)  route 0.383ns (67.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.577     0.913    <hidden>
    SLICE_X28Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  <hidden>
                         net (fo=2, routed)           0.383     1.436    <hidden>
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.045     1.481 r  <hidden>
                         net (fo=1, routed)           0.000     1.481    <hidden>
    SLICE_X32Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.911     1.277    <hidden>
    SLICE_X32Y104        FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.242    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.121     1.363    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.635     0.971    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y112        FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/Q
                         net (fo=5, routed)           0.067     1.179    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst_n_39
    SLICE_X42Y112        LUT6 (Prop_lut6_I5_O)        0.045     1.224 r  zynq_design_1_i/matrix_multiplier_0/U0/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.224    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/axi_bvalid_reg_0
    SLICE_X42Y112        FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.906     1.272    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y112        FDRE                                         r  zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism             -0.288     0.984    
    SLICE_X42Y112        FDRE (Hold_fdre_C_D)         0.120     1.104    zynq_design_1_i/matrix_multiplier_0/U0/matrix_multiplier_slave_lite_v1_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.635     0.971    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X47Y112        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.168    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff[0]
    SLICE_X47Y112        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.906     1.272    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X47Y112        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
                         clock pessimism             -0.301     0.971    
    SLICE_X47Y112        FDRE (Hold_fdre_C_D)         0.075     1.046    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.636     0.972    <hidden>
    SLICE_X39Y111        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDCE (Prop_fdce_C_Q)         0.141     1.113 r  <hidden>
                         net (fo=1, routed)           0.056     1.169    <hidden>
    SLICE_X39Y111        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.908     1.274    <hidden>
    SLICE_X39Y111        FDCE                                         r  <hidden>
                         clock pessimism             -0.302     0.972    
    SLICE_X39Y111        FDCE (Hold_fdce_C_D)         0.075     1.047    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    <hidden>
    SLICE_X39Y115        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  <hidden>
                         net (fo=1, routed)           0.056     1.167    <hidden>
    SLICE_X39Y115        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.904     1.270    <hidden>
    SLICE_X39Y115        FDCE                                         r  <hidden>
                         clock pessimism             -0.300     0.970    
    SLICE_X39Y115        FDCE (Hold_fdce_C_D)         0.075     1.045    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    <hidden>
    SLICE_X39Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  <hidden>
                         net (fo=1, routed)           0.056     1.167    <hidden>
    SLICE_X39Y114        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.905     1.271    <hidden>
    SLICE_X39Y114        FDCE                                         r  <hidden>
                         clock pessimism             -0.301     0.970    
    SLICE_X39Y114        FDCE (Hold_fdce_C_D)         0.075     1.045    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    <hidden>
    SLICE_X41Y113        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  <hidden>
                         net (fo=1, routed)           0.056     1.167    <hidden>
    SLICE_X41Y113        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.905     1.271    <hidden>
    SLICE_X41Y113        FDCE                                         r  <hidden>
                         clock pessimism             -0.301     0.970    
    SLICE_X41Y113        FDCE (Hold_fdce_C_D)         0.075     1.045    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y114   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X48Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y112   zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y112   zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X44Y114   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X44Y114   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X49Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X49Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X49Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X49Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y112   zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y112   zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X44Y114   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X44Y114   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X49Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X49Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X49Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X49Y112   zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.400ns  (logic 0.124ns (5.166%)  route 2.276ns (94.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.276     2.276    zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X42Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.400 r  zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     2.400    zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X42Y114        FDRE                                         r  zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.648     2.827    zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X42Y114        FDRE                                         r  zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.045ns (4.701%)  route 0.912ns (95.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.912     0.912    zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X42Y114        LUT1 (Prop_lut1_I0_O)        0.045     0.957 r  zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.957    zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X42Y114        FDRE                                         r  zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.905     1.271    zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X42Y114        FDRE                                         r  zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.272ns  (logic 0.580ns (25.533%)  route 1.692ns (74.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.838     3.132    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.070     4.658    <hidden>
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.782 f  <hidden>
                         net (fo=3, routed)           0.622     5.404    <hidden>
    SLICE_X38Y111        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.650     2.829    <hidden>
    SLICE_X38Y111        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.272ns  (logic 0.580ns (25.533%)  route 1.692ns (74.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.838     3.132    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.070     4.658    <hidden>
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.782 f  <hidden>
                         net (fo=3, routed)           0.622     5.404    <hidden>
    SLICE_X38Y111        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.650     2.829    <hidden>
    SLICE_X38Y111        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.272ns  (logic 0.580ns (25.533%)  route 1.692ns (74.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.838     3.132    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.070     4.658    <hidden>
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.782 f  <hidden>
                         net (fo=3, routed)           0.622     5.404    <hidden>
    SLICE_X38Y111        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.650     2.829    <hidden>
    SLICE_X38Y111        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.211ns  (logic 0.609ns (27.549%)  route 1.602ns (72.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.838     3.132    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.070     4.658    <hidden>
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.153     4.811 f  <hidden>
                         net (fo=3, routed)           0.532     5.343    <hidden>
    SLICE_X39Y111        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.650     2.829    <hidden>
    SLICE_X39Y111        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.211ns  (logic 0.609ns (27.549%)  route 1.602ns (72.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.838     3.132    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.070     4.658    <hidden>
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.153     4.811 f  <hidden>
                         net (fo=3, routed)           0.532     5.343    <hidden>
    SLICE_X39Y111        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.650     2.829    <hidden>
    SLICE_X39Y111        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.211ns  (logic 0.609ns (27.549%)  route 1.602ns (72.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.838     3.132    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.070     4.658    <hidden>
    SLICE_X39Y111        LUT1 (Prop_lut1_I0_O)        0.153     4.811 f  <hidden>
                         net (fo=3, routed)           0.532     5.343    <hidden>
    SLICE_X39Y111        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.650     2.829    <hidden>
    SLICE_X39Y111        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.166ns  (logic 0.580ns (26.783%)  route 1.586ns (73.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.838     3.132    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.972     4.560    <hidden>
    SLICE_X46Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.684 f  <hidden>
                         net (fo=3, routed)           0.613     5.298    <hidden>
    SLICE_X46Y111        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.649     2.828    <hidden>
    SLICE_X46Y111        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.166ns  (logic 0.580ns (26.783%)  route 1.586ns (73.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.838     3.132    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.972     4.560    <hidden>
    SLICE_X46Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.684 f  <hidden>
                         net (fo=3, routed)           0.613     5.298    <hidden>
    SLICE_X46Y111        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.649     2.828    <hidden>
    SLICE_X46Y111        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.166ns  (logic 0.580ns (26.783%)  route 1.586ns (73.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.838     3.132    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.972     4.560    <hidden>
    SLICE_X46Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.684 f  <hidden>
                         net (fo=3, routed)           0.613     5.298    <hidden>
    SLICE_X46Y111        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.649     2.828    <hidden>
    SLICE_X46Y111        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.147ns  (logic 0.610ns (28.405%)  route 1.537ns (71.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.838     3.132    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.456     3.588 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.006     4.594    <hidden>
    SLICE_X39Y114        LUT1 (Prop_lut1_I0_O)        0.154     4.748 f  <hidden>
                         net (fo=3, routed)           0.532     5.279    <hidden>
    SLICE_X39Y114        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         1.648     2.827    <hidden>
    SLICE_X39Y114        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.323%)  route 0.356ns (65.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.177     1.288    <hidden>
    SLICE_X42Y113        LUT1 (Prop_lut1_I0_O)        0.045     1.333 f  <hidden>
                         net (fo=3, routed)           0.179     1.512    <hidden>
    SLICE_X42Y113        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.905     1.271    <hidden>
    SLICE_X42Y113        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.323%)  route 0.356ns (65.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.177     1.288    <hidden>
    SLICE_X42Y113        LUT1 (Prop_lut1_I0_O)        0.045     1.333 f  <hidden>
                         net (fo=3, routed)           0.179     1.512    <hidden>
    SLICE_X42Y113        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.905     1.271    <hidden>
    SLICE_X42Y113        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.323%)  route 0.356ns (65.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.177     1.288    <hidden>
    SLICE_X42Y113        LUT1 (Prop_lut1_I0_O)        0.045     1.333 f  <hidden>
                         net (fo=3, routed)           0.179     1.512    <hidden>
    SLICE_X42Y113        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.905     1.271    <hidden>
    SLICE_X42Y113        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.190ns (31.752%)  route 0.408ns (68.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.177     1.288    <hidden>
    SLICE_X42Y113        LUT1 (Prop_lut1_I0_O)        0.049     1.337 f  <hidden>
                         net (fo=3, routed)           0.232     1.568    <hidden>
    SLICE_X43Y113        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.905     1.271    <hidden>
    SLICE_X43Y113        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.190ns (31.752%)  route 0.408ns (68.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.177     1.288    <hidden>
    SLICE_X42Y113        LUT1 (Prop_lut1_I0_O)        0.049     1.337 f  <hidden>
                         net (fo=3, routed)           0.232     1.568    <hidden>
    SLICE_X43Y113        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.905     1.271    <hidden>
    SLICE_X43Y113        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.190ns (31.752%)  route 0.408ns (68.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.177     1.288    <hidden>
    SLICE_X42Y113        LUT1 (Prop_lut1_I0_O)        0.049     1.337 f  <hidden>
                         net (fo=3, routed)           0.232     1.568    <hidden>
    SLICE_X43Y113        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.905     1.271    <hidden>
    SLICE_X43Y113        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.185ns (27.733%)  route 0.482ns (72.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    zynq_design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y114        FDRE                                         r  zynq_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 f  zynq_design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.269     1.380    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X43Y112        LUT1 (Prop_lut1_I0_O)        0.044     1.424 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.213     1.637    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X47Y112        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.906     1.272    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X47Y112        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.224%)  route 0.497ns (72.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.322     1.433    <hidden>
    SLICE_X41Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.478 f  <hidden>
                         net (fo=3, routed)           0.175     1.653    <hidden>
    SLICE_X41Y113        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.905     1.271    <hidden>
    SLICE_X41Y113        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.224%)  route 0.497ns (72.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.322     1.433    <hidden>
    SLICE_X41Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.478 f  <hidden>
                         net (fo=3, routed)           0.175     1.653    <hidden>
    SLICE_X41Y113        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.905     1.271    <hidden>
    SLICE_X41Y113        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.224%)  route 0.497ns (72.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.634     0.970    zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y114        FDRE                                         r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  zynq_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.322     1.433    <hidden>
    SLICE_X41Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.478 f  <hidden>
                         net (fo=3, routed)           0.175     1.653    <hidden>
    SLICE_X41Y113        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=953, routed)         0.905     1.271    <hidden>
    SLICE_X41Y113        FDCE                                         r  <hidden>





