// Seed: 2523315166
module module_0 ();
  id_1(
      1, 1, !1, id_2
  );
  assign module_2.id_0 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1'b0) begin : LABEL_0
    id_2 <= 1;
  end
  module_0 modCall_1 ();
  id_4(
      1, id_1, ~id_3, id_2, 1 == 1'b0
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1
);
  assign id_3 = id_3;
  module_0 modCall_1 ();
endmodule
