INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/project_1_prac_mux/project_1_prac_mux.srcs/sources_1/new/mux_try_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_try_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/project_1_prac_mux/project_1_prac_mux.srcs/sim_1/new/tb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mux
