{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Nios_System_4A.qsys Nios_System_4A.BAK.qsys " "Backing up file \"Nios_System_4A.qsys\" to \"Nios_System_4A.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1719411632792 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Nios_System_4A/synthesis/Nios_System_4A.vhd Nios_System_4A.BAK.vhd " "Backing up file \"Nios_System_4A/synthesis/Nios_System_4A.vhd\" to \"Nios_System_4A.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1719411632799 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Nios_System_4A.qsys " "Started upgrading IP component Qsys with file \"Nios_System_4A.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1719411632800 ""}
{ "Info" "" "" "2024.06.27.02:20:39 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.06.27.02:20:39 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1719411639305 ""}
{ "Info" "" "" "2024.06.27.02:20:39 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.06.27.02:20:39 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1719411639312 ""}
{ "Info" "Nios_System_4A_generation.rpt" "" "2024.06.27.02:20:45 Info: Saving generation log to C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Saving generation log to C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A" 0 0 "Shell" 0 -1 1719411645014 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1719411645014 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: qsys-generate C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2024.06.27.02:20:45 Info: qsys-generate C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1719411645018 ""}
{ "Info" "Nios_System_4A.qsys" "" "2024.06.27.02:20:45 Info: Loading DynamicPLL" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Loading DynamicPLL" 0 0 "Shell" 0 -1 1719411645042 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Reading input file" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Reading input file" 0 0 "Shell" 0 -1 1719411645234 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Adding BUTTON_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Adding BUTTON_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411645237 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing module BUTTON_pio" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing module BUTTON_pio" 0 0 "Shell" 0 -1 1719411645237 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Adding LED_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Adding LED_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411645238 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing module LED_pio" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing module LED_pio" 0 0 "Shell" 0 -1 1719411645238 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Adding clocks \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Adding clocks \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1719411645238 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing module clocks" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing module clocks" 0 0 "Shell" 0 -1 1719411645239 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Adding cpu \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Adding cpu \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1719411645239 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing module cpu" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1719411645240 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Adding high_res_timer \[altera_avalon_timer 23.1\]" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Adding high_res_timer \[altera_avalon_timer 23.1\]" 0 0 "Shell" 0 -1 1719411645241 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing module high_res_timer" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing module high_res_timer" 0 0 "Shell" 0 -1 1719411645241 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Adding jtag_uart \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Adding jtag_uart \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1719411645241 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1719411645242 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1719411645242 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing module onchip_memory" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing module onchip_memory" 0 0 "Shell" 0 -1 1719411645242 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Adding seg1_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Adding seg1_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411645243 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing module seg1_pio" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing module seg1_pio" 0 0 "Shell" 0 -1 1719411645243 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Adding seg2_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Adding seg2_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411645244 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing module seg2_pio" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing module seg2_pio" 0 0 "Shell" 0 -1 1719411645244 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Adding seg3_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Adding seg3_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411645244 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing module seg3_pio" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing module seg3_pio" 0 0 "Shell" 0 -1 1719411645245 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Adding seg4_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Adding seg4_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411645245 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing module seg4_pio" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing module seg4_pio" 0 0 "Shell" 0 -1 1719411645245 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Adding switch_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Adding switch_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411645246 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing module switch_pio" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing module switch_pio" 0 0 "Shell" 0 -1 1719411645246 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Building connections" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Building connections" 0 0 "Shell" 0 -1 1719411645246 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Parameterizing connections" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1719411645248 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Validating" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Validating" 0 0 "Shell" 0 -1 1719411645249 ""}
{ "Info" "" "" "2024.06.27.02:20:45 Info: Done reading input file" {  } {  } 0 0 "2024.06.27.02:20:45 Info: Done reading input file" 0 0 "Shell" 0 -1 1719411645865 ""}
{ "Info" "" "" "2024.06.27.02:20:46 Info: Nios_System_4A.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.06.27.02:20:46 Info: Nios_System_4A.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1719411646681 ""}
{ "Info" "" "" "2024.06.27.02:20:46 Info: Nios_System_4A.clocks: Refclk Freq: 50.0" {  } {  } 0 0 "2024.06.27.02:20:46 Info: Nios_System_4A.clocks: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1719411646681 ""}
{ "Warning" "" "" "2024.06.27.02:20:46 Warning: Nios_System_4A.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.06.27.02:20:46 Warning: Nios_System_4A.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1719411646681 ""}
{ "Info" "" "" "2024.06.27.02:20:46 Info: Nios_System_4A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.06.27.02:20:46 Info: Nios_System_4A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1719411646682 ""}
{ "Info" "" "" "2024.06.27.02:20:46 Info: Nios_System_4A.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.06.27.02:20:46 Info: Nios_System_4A.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1719411646682 ""}
{ "Info" "" "" "2024.06.27.02:20:46 Info: Nios_System_4A: Generating Nios_System_4A \"Nios_System_4A\" for SIM_VHDL" {  } {  } 0 0 "2024.06.27.02:20:46 Info: Nios_System_4A: Generating Nios_System_4A \"Nios_System_4A\" for SIM_VHDL" 0 0 "Shell" 0 -1 1719411646898 ""}
{ "Info" "" "" "2024.06.27.02:20:51 Info: BUTTON_pio: Starting RTL generation for module 'Nios_System_4A_BUTTON_pio'" {  } {  } 0 0 "2024.06.27.02:20:51 Info: BUTTON_pio: Starting RTL generation for module 'Nios_System_4A_BUTTON_pio'" 0 0 "Shell" 0 -1 1719411651257 ""}
{ "Info" "}]" "" "2024.06.27.02:20:51 Info: BUTTON_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_BUTTON_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0002_BUTTON_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0002_BUTTON_pio_gen//Nios_System_4A_BUTTON_pio_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0002_BUTTON_pio_gen" {  } {  } 0 0 "2024.06.27.02:20:51 Info: BUTTON_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_BUTTON_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0002_BUTTON_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0002_BUTTON_pio_gen//Nios_System_4A_BUTTON_pio_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0002_BUTTON_pio_gen" 0 0 "Shell" 0 -1 1719411651258 ""}
{ "Info" "" "" "2024.06.27.02:20:52 Info: BUTTON_pio: Done RTL generation for module 'Nios_System_4A_BUTTON_pio'" {  } {  } 0 0 "2024.06.27.02:20:52 Info: BUTTON_pio: Done RTL generation for module 'Nios_System_4A_BUTTON_pio'" 0 0 "Shell" 0 -1 1719411652218 ""}
{ "Info" "" "" "2024.06.27.02:20:52 Info: BUTTON_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"BUTTON_pio\"" {  } {  } 0 0 "2024.06.27.02:20:52 Info: BUTTON_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"BUTTON_pio\"" 0 0 "Shell" 0 -1 1719411652227 ""}
{ "Info" "" "" "2024.06.27.02:20:52 Info: LED_pio: Starting RTL generation for module 'Nios_System_4A_LED_pio'" {  } {  } 0 0 "2024.06.27.02:20:52 Info: LED_pio: Starting RTL generation for module 'Nios_System_4A_LED_pio'" 0 0 "Shell" 0 -1 1719411652231 ""}
{ "Info" "}]" "" "2024.06.27.02:20:52 Info: LED_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_LED_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0003_LED_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0003_LED_pio_gen//Nios_System_4A_LED_pio_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0003_LED_pio_gen" {  } {  } 0 0 "2024.06.27.02:20:52 Info: LED_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_LED_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0003_LED_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0003_LED_pio_gen//Nios_System_4A_LED_pio_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0003_LED_pio_gen" 0 0 "Shell" 0 -1 1719411652232 ""}
{ "Info" "" "" "2024.06.27.02:20:52 Info: LED_pio: Done RTL generation for module 'Nios_System_4A_LED_pio'" {  } {  } 0 0 "2024.06.27.02:20:52 Info: LED_pio: Done RTL generation for module 'Nios_System_4A_LED_pio'" 0 0 "Shell" 0 -1 1719411652462 ""}
{ "Info" "" "" "2024.06.27.02:20:52 Info: LED_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"LED_pio\"" {  } {  } 0 0 "2024.06.27.02:20:52 Info: LED_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"LED_pio\"" 0 0 "Shell" 0 -1 1719411652470 ""}
{ "Info" "" "" "2024.06.27.02:20:53 Info: clocks: \"Nios_System_4A\" instantiated altera_up_avalon_sys_sdram_pll \"clocks\"" {  } {  } 0 0 "2024.06.27.02:20:53 Info: clocks: \"Nios_System_4A\" instantiated altera_up_avalon_sys_sdram_pll \"clocks\"" 0 0 "Shell" 0 -1 1719411653119 ""}
{ "Info" "" "" "2024.06.27.02:20:53 Info: cpu: \"Nios_System_4A\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 0 "2024.06.27.02:20:53 Info: cpu: \"Nios_System_4A\" instantiated altera_nios2_gen2 \"cpu\"" 0 0 "Shell" 0 -1 1719411653502 ""}
{ "Info" "" "" "2024.06.27.02:20:53 Info: high_res_timer: Starting RTL generation for module 'Nios_System_4A_high_res_timer'" {  } {  } 0 0 "2024.06.27.02:20:53 Info: high_res_timer: Starting RTL generation for module 'Nios_System_4A_high_res_timer'" 0 0 "Shell" 0 -1 1719411653510 ""}
{ "Info" "}]" "" "2024.06.27.02:20:53 Info: high_res_timer:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_System_4A_high_res_timer --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0004_high_res_timer_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0004_high_res_timer_gen//Nios_System_4A_high_res_timer_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0004_high_res_timer_gen" {  } {  } 0 0 "2024.06.27.02:20:53 Info: high_res_timer:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_System_4A_high_res_timer --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0004_high_res_timer_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0004_high_res_timer_gen//Nios_System_4A_high_res_timer_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0004_high_res_timer_gen" 0 0 "Shell" 0 -1 1719411653511 ""}
{ "Info" "" "" "2024.06.27.02:20:53 Info: high_res_timer: Done RTL generation for module 'Nios_System_4A_high_res_timer'" {  } {  } 0 0 "2024.06.27.02:20:53 Info: high_res_timer: Done RTL generation for module 'Nios_System_4A_high_res_timer'" 0 0 "Shell" 0 -1 1719411653848 ""}
{ "Info" "" "" "2024.06.27.02:20:53 Info: high_res_timer: \"Nios_System_4A\" instantiated altera_avalon_timer \"high_res_timer\"" {  } {  } 0 0 "2024.06.27.02:20:53 Info: high_res_timer: \"Nios_System_4A\" instantiated altera_avalon_timer \"high_res_timer\"" 0 0 "Shell" 0 -1 1719411653857 ""}
{ "Info" "" "" "2024.06.27.02:20:53 Info: jtag_uart: Starting RTL generation for module 'Nios_System_4A_jtag_uart'" {  } {  } 0 0 "2024.06.27.02:20:53 Info: jtag_uart: Starting RTL generation for module 'Nios_System_4A_jtag_uart'" 0 0 "Shell" 0 -1 1719411653861 ""}
{ "Info" "}]" "" "2024.06.27.02:20:53 Info: jtag_uart:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_System_4A_jtag_uart --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0005_jtag_uart_gen//Nios_System_4A_jtag_uart_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2024.06.27.02:20:53 Info: jtag_uart:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_System_4A_jtag_uart --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0005_jtag_uart_gen//Nios_System_4A_jtag_uart_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1719411653861 ""}
{ "Info" "" "" "2024.06.27.02:20:54 Info: jtag_uart: Done RTL generation for module 'Nios_System_4A_jtag_uart'" {  } {  } 0 0 "2024.06.27.02:20:54 Info: jtag_uart: Done RTL generation for module 'Nios_System_4A_jtag_uart'" 0 0 "Shell" 0 -1 1719411654307 ""}
{ "Info" "" "" "2024.06.27.02:20:54 Info: jtag_uart: \"Nios_System_4A\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2024.06.27.02:20:54 Info: jtag_uart: \"Nios_System_4A\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1719411654316 ""}
{ "Info" "" "" "2024.06.27.02:20:54 Info: onchip_memory: Starting RTL generation for module 'Nios_System_4A_onchip_memory'" {  } {  } 0 0 "2024.06.27.02:20:54 Info: onchip_memory: Starting RTL generation for module 'Nios_System_4A_onchip_memory'" 0 0 "Shell" 0 -1 1719411654320 ""}
{ "Info" "}]" "" "2024.06.27.02:20:54 Info: onchip_memory:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_System_4A_onchip_memory --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0006_onchip_memory_gen//Nios_System_4A_onchip_memory_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0006_onchip_memory_gen" {  } {  } 0 0 "2024.06.27.02:20:54 Info: onchip_memory:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_System_4A_onchip_memory --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0006_onchip_memory_gen//Nios_System_4A_onchip_memory_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0006_onchip_memory_gen" 0 0 "Shell" 0 -1 1719411654320 ""}
{ "Info" "" "" "2024.06.27.02:20:54 Info: onchip_memory: Done RTL generation for module 'Nios_System_4A_onchip_memory'" {  } {  } 0 0 "2024.06.27.02:20:54 Info: onchip_memory: Done RTL generation for module 'Nios_System_4A_onchip_memory'" 0 0 "Shell" 0 -1 1719411654600 ""}
{ "Info" "" "" "2024.06.27.02:20:54 Info: onchip_memory: \"Nios_System_4A\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 0 "2024.06.27.02:20:54 Info: onchip_memory: \"Nios_System_4A\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" 0 0 "Shell" 0 -1 1719411654615 ""}
{ "Info" "" "" "2024.06.27.02:20:54 Info: seg1_pio: Starting RTL generation for module 'Nios_System_4A_seg1_pio'" {  } {  } 0 0 "2024.06.27.02:20:54 Info: seg1_pio: Starting RTL generation for module 'Nios_System_4A_seg1_pio'" 0 0 "Shell" 0 -1 1719411654620 ""}
{ "Info" "}]" "" "2024.06.27.02:20:54 Info: seg1_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_seg1_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0007_seg1_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0007_seg1_pio_gen//Nios_System_4A_seg1_pio_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0007_seg1_pio_gen" {  } {  } 0 0 "2024.06.27.02:20:54 Info: seg1_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_seg1_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0007_seg1_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0007_seg1_pio_gen//Nios_System_4A_seg1_pio_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0007_seg1_pio_gen" 0 0 "Shell" 0 -1 1719411654620 ""}
{ "Info" "" "" "2024.06.27.02:20:54 Info: seg1_pio: Done RTL generation for module 'Nios_System_4A_seg1_pio'" {  } {  } 0 0 "2024.06.27.02:20:54 Info: seg1_pio: Done RTL generation for module 'Nios_System_4A_seg1_pio'" 0 0 "Shell" 0 -1 1719411654847 ""}
{ "Info" "" "" "2024.06.27.02:20:54 Info: seg1_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"seg1_pio\"" {  } {  } 0 0 "2024.06.27.02:20:54 Info: seg1_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"seg1_pio\"" 0 0 "Shell" 0 -1 1719411654856 ""}
{ "Info" "" "" "2024.06.27.02:20:54 Info: switch_pio: Starting RTL generation for module 'Nios_System_4A_switch_pio'" {  } {  } 0 0 "2024.06.27.02:20:54 Info: switch_pio: Starting RTL generation for module 'Nios_System_4A_switch_pio'" 0 0 "Shell" 0 -1 1719411654860 ""}
{ "Info" "}]" "" "2024.06.27.02:20:54 Info: switch_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_switch_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0008_switch_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0008_switch_pio_gen//Nios_System_4A_switch_pio_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0008_switch_pio_gen" {  } {  } 0 0 "2024.06.27.02:20:54 Info: switch_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_switch_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0008_switch_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --vhdl --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0008_switch_pio_gen//Nios_System_4A_switch_pio_component_configuration.pl --do_build_sim=1 --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0008_switch_pio_gen" 0 0 "Shell" 0 -1 1719411654860 ""}
{ "Info" "" "" "2024.06.27.02:20:55 Info: switch_pio: Done RTL generation for module 'Nios_System_4A_switch_pio'" {  } {  } 0 0 "2024.06.27.02:20:55 Info: switch_pio: Done RTL generation for module 'Nios_System_4A_switch_pio'" 0 0 "Shell" 0 -1 1719411655075 ""}
{ "Info" "" "" "2024.06.27.02:20:55 Info: switch_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"switch_pio\"" {  } {  } 0 0 "2024.06.27.02:20:55 Info: switch_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"switch_pio\"" 0 0 "Shell" 0 -1 1719411655083 ""}
{ "Info" "" "" "2024.06.27.02:20:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:20:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411658329 ""}
{ "Info" "" "" "2024.06.27.02:20:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:20:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411658540 ""}
{ "Info" "" "" "2024.06.27.02:20:58 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:20:58 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411658750 ""}
{ "Info" "" "" "2024.06.27.02:20:58 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:20:58 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411658960 ""}
{ "Info" "" "" "2024.06.27.02:20:59 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:20:59 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411659165 ""}
{ "Info" "" "" "2024.06.27.02:20:59 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:20:59 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411659372 ""}
{ "Info" "" "" "2024.06.27.02:20:59 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:20:59 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411659589 ""}
{ "Info" "" "" "2024.06.27.02:20:59 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:20:59 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411659795 ""}
{ "Info" "" "" "2024.06.27.02:20:59 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:20:59 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411660000 ""}
{ "Info" "" "" "2024.06.27.02:21:00 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:00 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411660208 ""}
{ "Info" "" "" "2024.06.27.02:21:00 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:00 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411660413 ""}
{ "Info" "" "" "2024.06.27.02:21:02 Info: mm_interconnect_0: \"Nios_System_4A\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.06.27.02:21:02 Info: mm_interconnect_0: \"Nios_System_4A\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1719411662935 ""}
{ "Info" "" "" "2024.06.27.02:21:02 Info: irq_mapper: \"Nios_System_4A\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.06.27.02:21:02 Info: irq_mapper: \"Nios_System_4A\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1719411662940 ""}
{ "Info" "" "" "2024.06.27.02:21:02 Info: rst_controller: \"Nios_System_4A\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.06.27.02:21:02 Info: rst_controller: \"Nios_System_4A\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1719411662949 ""}
{ "Info" "" "" "2024.06.27.02:21:02 Info: sys_pll: Generating simgen model" {  } {  } 0 0 "2024.06.27.02:21:02 Info: sys_pll: Generating simgen model" 0 0 "Shell" 0 -1 1719411662977 ""}
{ "Info" "Nios_System_4A_clocks_sys_pll.v Line: 88\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "2"\n    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3000 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4792 megabytes\n    Info: Processing ended: Thu Jun 27 02:21:11 2024\n    Info: Elapsed time: 00:00:07\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4665 megabytes\n    Info: Processing ended: Thu Jun 27 02:21:11 2024\n    Info: Elapsed time: 00:00:07\n    Info: Total CPU time (on all processors): 00:00:01" "" "2024.06.27.02:21:13 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition\n    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and any partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details, at\n    Info: https://fpgasoftware.intel.com/eula.\n    Info: Processing started: Thu Jun 27 02:21:04 2024\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition\n    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and any partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details, at\n    Info: https://fpgasoftware.intel.com/eula.\n    Info: Processing started: Thu Jun 27 02:21:04 2024\nInfo: Command: quartus_map Nios_System_4A_clocks_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file nios_system_4a_clocks_sys_pll.v\n    Info (12023): Found entity 1: Nios_System_4A_clocks_sys_pll File: C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0011_sys_pll_gen/Nios_System_4A_clocks_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Nios_System_4A_clocks_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0011_sys_pll_gen/Nios_System_4A_clocks_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0011_sys_pll_gen/Nios_System_4A_clocks_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0011_sys_pll_gen" {  } {  } 0 0 "2024.06.27.02:21:13 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition\n    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and any partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details, at\n    Info: https://fpgasoftware.intel.com/eula.\n    Info: Processing started: Thu Jun 27 02:21:04 2024\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition\n    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and any partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details, at\n    Info: https://fpgasoftware.intel.com/eula.\n    Info: Processing started: Thu Jun 27 02:21:04 2024\nInfo: Command: quartus_map Nios_System_4A_clocks_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file nios_system_4a_clocks_sys_pll.v\n    Info (12023): Found entity 1: Nios_System_4A_clocks_sys_pll File: C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0011_sys_pll_gen/Nios_System_4A_clocks_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Nios_System_4A_clocks_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0011_sys_pll_gen/Nios_System_4A_clocks_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0011_sys_pll_gen/Nios_System_4A_clocks_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0011_sys_pll_gen" 0 0 "Shell" 0 -1 1719411673007 ""}
{ "Info" "" "" "2024.06.27.02:21:13 Info: sys_pll: Simgen was successful" {  } {  } 0 0 "2024.06.27.02:21:13 Info: sys_pll: Simgen was successful" 0 0 "Shell" 0 -1 1719411673008 ""}
{ "Info" "" "" "2024.06.27.02:21:13 Info: sys_pll: \"clocks\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2024.06.27.02:21:13 Info: sys_pll: \"clocks\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1719411673014 ""}
{ "Info" "" "" "2024.06.27.02:21:13 Info: reset_from_locked: \"clocks\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2024.06.27.02:21:13 Info: reset_from_locked: \"clocks\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1719411673016 ""}
{ "Info" "" "" "2024.06.27.02:21:13 Info: cpu: Starting RTL generation for module 'Nios_System_4A_cpu_cpu'" {  } {  } 0 0 "2024.06.27.02:21:13 Info: cpu: Starting RTL generation for module 'Nios_System_4A_cpu_cpu'" 0 0 "Shell" 0 -1 1719411673026 ""}
{ "Info" "  ]" "" "2024.06.27.02:21:13 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Nios_System_4A_cpu_cpu --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0013_cpu_gen//Nios_System_4A_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0013_cpu_gen" {  } {  } 0 0 "2024.06.27.02:21:13 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Nios_System_4A_cpu_cpu --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0013_cpu_gen//Nios_System_4A_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0013_cpu_gen" 0 0 "Shell" 0 -1 1719411673026 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:13 (*) Starting Nios II generation" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:13 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1719411674587 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:13 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:13 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1719411674587 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:13 (*)   Creating all objects for CPU" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:13 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1719411674587 ""}
{ "Info" "Nios_System_4A_cpu_cpu_nios2_waves.do'" "" "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:14 (*)   Creating 'C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0013_cpu_gen/" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:14 (*)   Creating 'C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0013_cpu_gen/" 0 0 "Shell" 0 -1 1719411674587 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:14 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:14 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1719411674588 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:14 (*)   Creating plain-text RTL" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:14 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1719411674588 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:14 (*) Done Nios II generation" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cpu: # 2024.06.27 02:21:14 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1719411674588 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cpu: Done RTL generation for module 'Nios_System_4A_cpu_cpu'" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cpu: Done RTL generation for module 'Nios_System_4A_cpu_cpu'" 0 0 "Shell" 0 -1 1719411674589 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1719411674674 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" 0 0 "Shell" 0 -1 1719411674681 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1719411674683 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" 0 0 "Shell" 0 -1 1719411674684 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1719411674687 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1719411674690 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1719411674706 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1719411674722 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1719411674737 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1719411674753 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1719411674758 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1719411674762 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1719411674789 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1719411674811 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.06.27.02:21:14 Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/submodules" {  } {  } 0 0 "2024.06.27.02:21:14 Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/submodules" 0 0 "Shell" 0 -1 1719411674820 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1719411674824 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1719411674833 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.06.27.02:21:14 Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/submodules" {  } {  } 0 0 "2024.06.27.02:21:14 Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/submodules" 0 0 "Shell" 0 -1 1719411674834 ""}
{ "Info" "" "" "2024.06.27.02:21:14 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2024.06.27.02:21:14 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1719411674842 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.06.27.02:21:14 Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/submodules" {  } {  } 0 0 "2024.06.27.02:21:14 Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation/submodules" 0 0 "Shell" 0 -1 1719411674843 ""}
{ "Info" "" "" "2024.06.27.02:21:15 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.06.27.02:21:15 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1719411675224 ""}
{ "Info" "" "" "2024.06.27.02:21:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.06.27.02:21:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1719411675236 ""}
{ "Info" "" "" "2024.06.27.02:21:15 Info: Nios_System_4A: Done \"Nios_System_4A\" with 34 modules, 54 files" {  } {  } 0 0 "2024.06.27.02:21:15 Info: Nios_System_4A: Done \"Nios_System_4A\" with 34 modules, 54 files" 0 0 "Shell" 0 -1 1719411675237 ""}
{ "Info" "" "" "2024.06.27.02:21:15 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.06.27.02:21:15 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1719411675257 ""}
{ "Info" "" "" "2024.06.27.02:21:15 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.06.27.02:21:15 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1719411675257 ""}
{ "Info" "" "" "2024.06.27.02:21:15 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.06.27.02:21:15 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1719411675257 ""}
{ "Info" " --use-relative-paths=true" "" "2024.06.27.02:21:15 Info: sim-script-gen --spd=C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A\\Nios_System_4A.spd --output-directory=C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation" {  } {  } 0 0 "2024.06.27.02:21:15 Info: sim-script-gen --spd=C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A\\Nios_System_4A.spd --output-directory=C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation" 0 0 "Shell" 0 -1 1719411675257 ""}
{ "Info" " --use-relative-paths=true" "" "2024.06.27.02:21:15 Info: Doing: ip-make-simscript --spd=C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A\\Nios_System_4A.spd --output-directory=C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation" {  } {  } 0 0 "2024.06.27.02:21:15 Info: Doing: ip-make-simscript --spd=C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A\\Nios_System_4A.spd --output-directory=C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation" 0 0 "Shell" 0 -1 1719411675260 ""}
{ "Info" " directory:" "" "2024.06.27.02:21:15 Info: Generating the following file(s) for MODELSIM simulator in C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation" {  } {  } 0 0 "2024.06.27.02:21:15 Info: Generating the following file(s) for MODELSIM simulator in C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation" 0 0 "Shell" 0 -1 1719411675893 ""}
{ "Info" "msim_setup.tcl" "" "2024.06.27.02:21:15 Info:     mentor" {  } {  } 0 0 "2024.06.27.02:21:15 Info:     mentor" 0 0 "Shell" 0 -1 1719411675894 ""}
{ "Info" " directory:" "" "2024.06.27.02:21:15 Info: Generating the following file(s) for RIVIERA simulator in C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation" {  } {  } 0 0 "2024.06.27.02:21:15 Info: Generating the following file(s) for RIVIERA simulator in C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation" 0 0 "Shell" 0 -1 1719411675906 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.06.27.02:21:15 Info:     aldec" {  } {  } 0 0 "2024.06.27.02:21:15 Info:     aldec" 0 0 "Shell" 0 -1 1719411675908 ""}
{ "Info" "." "" "2024.06.27.02:21:15 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation" {  } {  } 0 0 "2024.06.27.02:21:15 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/simulation" 0 0 "Shell" 0 -1 1719411675908 ""}
{ "Info" "" "" "2024.06.27.02:21:15 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.06.27.02:21:15 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1719411675908 ""}
{ "Info" "" "" "2024.06.27.02:21:15 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.06.27.02:21:15 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1719411675908 ""}
{ "Info" "" "" "2024.06.27.02:21:15 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.06.27.02:21:15 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1719411675908 ""}
{ "Info" "" "" "2024.06.27.02:21:15 Info: qsys-generate C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A.qsys --block-symbol-file --output-directory=C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2024.06.27.02:21:15 Info: qsys-generate C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A.qsys --block-symbol-file --output-directory=C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1719411675908 ""}
{ "Info" "Nios_System_4A.qsys" "" "2024.06.27.02:21:15 Info: Loading DynamicPLL" {  } {  } 0 0 "2024.06.27.02:21:15 Info: Loading DynamicPLL" 0 0 "Shell" 0 -1 1719411675910 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Reading input file" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Reading input file" 0 0 "Shell" 0 -1 1719411676097 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Adding BUTTON_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Adding BUTTON_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411676098 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing module BUTTON_pio" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing module BUTTON_pio" 0 0 "Shell" 0 -1 1719411676098 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Adding LED_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Adding LED_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411676098 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing module LED_pio" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing module LED_pio" 0 0 "Shell" 0 -1 1719411676098 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Adding clocks \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Adding clocks \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1719411676098 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing module clocks" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing module clocks" 0 0 "Shell" 0 -1 1719411676099 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Adding cpu \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Adding cpu \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1719411676099 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing module cpu" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1719411676099 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Adding high_res_timer \[altera_avalon_timer 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Adding high_res_timer \[altera_avalon_timer 23.1\]" 0 0 "Shell" 0 -1 1719411676100 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing module high_res_timer" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing module high_res_timer" 0 0 "Shell" 0 -1 1719411676100 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Adding jtag_uart \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Adding jtag_uart \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1719411676100 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1719411676100 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1719411676100 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing module onchip_memory" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing module onchip_memory" 0 0 "Shell" 0 -1 1719411676100 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Adding seg1_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Adding seg1_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411676101 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing module seg1_pio" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing module seg1_pio" 0 0 "Shell" 0 -1 1719411676101 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Adding seg2_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Adding seg2_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411676101 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing module seg2_pio" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing module seg2_pio" 0 0 "Shell" 0 -1 1719411676101 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Adding seg3_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Adding seg3_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411676101 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing module seg3_pio" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing module seg3_pio" 0 0 "Shell" 0 -1 1719411676101 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Adding seg4_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Adding seg4_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411676102 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing module seg4_pio" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing module seg4_pio" 0 0 "Shell" 0 -1 1719411676102 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Adding switch_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Adding switch_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411676102 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing module switch_pio" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing module switch_pio" 0 0 "Shell" 0 -1 1719411676102 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Building connections" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Building connections" 0 0 "Shell" 0 -1 1719411676102 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Parameterizing connections" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1719411676103 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Validating" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Validating" 0 0 "Shell" 0 -1 1719411676104 ""}
{ "Info" "" "" "2024.06.27.02:21:16 Info: Done reading input file" {  } {  } 0 0 "2024.06.27.02:21:16 Info: Done reading input file" 0 0 "Shell" 0 -1 1719411676670 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Nios_System_4A.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.06.27.02:21:17 Info: Nios_System_4A.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1719411677459 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Nios_System_4A.clocks: Refclk Freq: 50.0" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Nios_System_4A.clocks: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1719411677459 ""}
{ "Warning" "" "" "2024.06.27.02:21:17 Warning: Nios_System_4A.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.06.27.02:21:17 Warning: Nios_System_4A.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1719411677459 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Nios_System_4A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Nios_System_4A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1719411677459 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Nios_System_4A.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.06.27.02:21:17 Info: Nios_System_4A.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1719411677459 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.06.27.02:21:17 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1719411677797 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1719411677797 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info:" {  } {  } 0 0 "2024.06.27.02:21:17 Info:" 0 0 "Shell" 0 -1 1719411677797 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1719411677797 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: qsys-generate C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A.qsys --synthesis=VHDL --output-directory=C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2024.06.27.02:21:17 Info: qsys-generate C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A.qsys --synthesis=VHDL --output-directory=C:\\UNI\\Y4S1\\P4P\\p4p-2024-group57\\Implementation_Test\\QuartusProject\\DynamicPLL\\Nios_System_4A\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1719411677798 ""}
{ "Info" "Nios_System_4A.qsys" "" "2024.06.27.02:21:17 Info: Loading DynamicPLL" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Loading DynamicPLL" 0 0 "Shell" 0 -1 1719411677800 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Reading input file" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Reading input file" 0 0 "Shell" 0 -1 1719411677983 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Adding BUTTON_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Adding BUTTON_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411677984 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing module BUTTON_pio" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing module BUTTON_pio" 0 0 "Shell" 0 -1 1719411677984 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Adding LED_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Adding LED_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411677984 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing module LED_pio" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing module LED_pio" 0 0 "Shell" 0 -1 1719411677984 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Adding clocks \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Adding clocks \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1719411677984 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing module clocks" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing module clocks" 0 0 "Shell" 0 -1 1719411677985 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Adding cpu \[altera_nios2_gen2 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Adding cpu \[altera_nios2_gen2 23.1\]" 0 0 "Shell" 0 -1 1719411677985 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing module cpu" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing module cpu" 0 0 "Shell" 0 -1 1719411677985 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Adding high_res_timer \[altera_avalon_timer 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Adding high_res_timer \[altera_avalon_timer 23.1\]" 0 0 "Shell" 0 -1 1719411677986 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing module high_res_timer" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing module high_res_timer" 0 0 "Shell" 0 -1 1719411677986 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Adding jtag_uart \[altera_avalon_jtag_uart 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Adding jtag_uart \[altera_avalon_jtag_uart 23.1\]" 0 0 "Shell" 0 -1 1719411677986 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1719411677986 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Adding onchip_memory \[altera_avalon_onchip_memory2 23.1\]" 0 0 "Shell" 0 -1 1719411677986 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing module onchip_memory" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing module onchip_memory" 0 0 "Shell" 0 -1 1719411677986 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Adding seg1_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Adding seg1_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411677987 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing module seg1_pio" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing module seg1_pio" 0 0 "Shell" 0 -1 1719411677987 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Adding seg2_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Adding seg2_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411677987 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing module seg2_pio" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing module seg2_pio" 0 0 "Shell" 0 -1 1719411677987 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Adding seg3_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Adding seg3_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411677987 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing module seg3_pio" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing module seg3_pio" 0 0 "Shell" 0 -1 1719411677987 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Adding seg4_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Adding seg4_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411677987 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing module seg4_pio" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing module seg4_pio" 0 0 "Shell" 0 -1 1719411677988 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Adding switch_pio \[altera_avalon_pio 23.1\]" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Adding switch_pio \[altera_avalon_pio 23.1\]" 0 0 "Shell" 0 -1 1719411677988 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing module switch_pio" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing module switch_pio" 0 0 "Shell" 0 -1 1719411677988 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Building connections" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Building connections" 0 0 "Shell" 0 -1 1719411677988 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Parameterizing connections" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1719411677989 ""}
{ "Info" "" "" "2024.06.27.02:21:17 Info: Validating" {  } {  } 0 0 "2024.06.27.02:21:17 Info: Validating" 0 0 "Shell" 0 -1 1719411677989 ""}
{ "Info" "" "" "2024.06.27.02:21:18 Info: Done reading input file" {  } {  } 0 0 "2024.06.27.02:21:18 Info: Done reading input file" 0 0 "Shell" 0 -1 1719411678549 ""}
{ "Info" "" "" "2024.06.27.02:21:19 Info: Nios_System_4A.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.06.27.02:21:19 Info: Nios_System_4A.BUTTON_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1719411679321 ""}
{ "Info" "" "" "2024.06.27.02:21:19 Info: Nios_System_4A.clocks: Refclk Freq: 50.0" {  } {  } 0 0 "2024.06.27.02:21:19 Info: Nios_System_4A.clocks: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1719411679321 ""}
{ "Warning" "" "" "2024.06.27.02:21:19 Warning: Nios_System_4A.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." {  } {  } 0 0 "2024.06.27.02:21:19 Warning: Nios_System_4A.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable." 0 0 "Shell" 0 -1 1719411679321 ""}
{ "Info" "" "" "2024.06.27.02:21:19 Info: Nios_System_4A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.06.27.02:21:19 Info: Nios_System_4A.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1719411679321 ""}
{ "Info" "" "" "2024.06.27.02:21:19 Info: Nios_System_4A.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.06.27.02:21:19 Info: Nios_System_4A.switch_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1719411679321 ""}
{ "Info" "" "" "2024.06.27.02:21:19 Info: Nios_System_4A: Generating Nios_System_4A \"Nios_System_4A\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.06.27.02:21:19 Info: Nios_System_4A: Generating Nios_System_4A \"Nios_System_4A\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1719411679535 ""}
{ "Info" "" "" "2024.06.27.02:21:22 Info: BUTTON_pio: Starting RTL generation for module 'Nios_System_4A_BUTTON_pio'" {  } {  } 0 0 "2024.06.27.02:21:22 Info: BUTTON_pio: Starting RTL generation for module 'Nios_System_4A_BUTTON_pio'" 0 0 "Shell" 0 -1 1719411682758 ""}
{ "Info" "Nios_System_4A_BUTTON_pio_component_configuration.pl --do_build_sim=0}]" "" "2024.06.27.02:21:22 Info: BUTTON_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_BUTTON_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0032_BUTTON_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0032_BUTTON_pio_gen/" {  } {  } 0 0 "2024.06.27.02:21:22 Info: BUTTON_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_BUTTON_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0032_BUTTON_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0032_BUTTON_pio_gen/" 0 0 "Shell" 0 -1 1719411682758 ""}
{ "Info" "" "" "2024.06.27.02:21:22 Info: BUTTON_pio: Done RTL generation for module 'Nios_System_4A_BUTTON_pio'" {  } {  } 0 0 "2024.06.27.02:21:22 Info: BUTTON_pio: Done RTL generation for module 'Nios_System_4A_BUTTON_pio'" 0 0 "Shell" 0 -1 1719411682979 ""}
{ "Info" "" "" "2024.06.27.02:21:22 Info: BUTTON_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"BUTTON_pio\"" {  } {  } 0 0 "2024.06.27.02:21:22 Info: BUTTON_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"BUTTON_pio\"" 0 0 "Shell" 0 -1 1719411682989 ""}
{ "Info" "" "" "2024.06.27.02:21:22 Info: LED_pio: Starting RTL generation for module 'Nios_System_4A_LED_pio'" {  } {  } 0 0 "2024.06.27.02:21:22 Info: LED_pio: Starting RTL generation for module 'Nios_System_4A_LED_pio'" 0 0 "Shell" 0 -1 1719411682992 ""}
{ "Info" "Nios_System_4A_LED_pio_component_configuration.pl --do_build_sim=0}]" "" "2024.06.27.02:21:22 Info: LED_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_LED_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0033_LED_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0033_LED_pio_gen/" {  } {  } 0 0 "2024.06.27.02:21:22 Info: LED_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_LED_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0033_LED_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0033_LED_pio_gen/" 0 0 "Shell" 0 -1 1719411682992 ""}
{ "Info" "" "" "2024.06.27.02:21:23 Info: LED_pio: Done RTL generation for module 'Nios_System_4A_LED_pio'" {  } {  } 0 0 "2024.06.27.02:21:23 Info: LED_pio: Done RTL generation for module 'Nios_System_4A_LED_pio'" 0 0 "Shell" 0 -1 1719411683191 ""}
{ "Info" "" "" "2024.06.27.02:21:23 Info: LED_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"LED_pio\"" {  } {  } 0 0 "2024.06.27.02:21:23 Info: LED_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"LED_pio\"" 0 0 "Shell" 0 -1 1719411683200 ""}
{ "Info" "" "" "2024.06.27.02:21:23 Info: clocks: \"Nios_System_4A\" instantiated altera_up_avalon_sys_sdram_pll \"clocks\"" {  } {  } 0 0 "2024.06.27.02:21:23 Info: clocks: \"Nios_System_4A\" instantiated altera_up_avalon_sys_sdram_pll \"clocks\"" 0 0 "Shell" 0 -1 1719411683836 ""}
{ "Info" "" "" "2024.06.27.02:21:24 Info: cpu: \"Nios_System_4A\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 0 "2024.06.27.02:21:24 Info: cpu: \"Nios_System_4A\" instantiated altera_nios2_gen2 \"cpu\"" 0 0 "Shell" 0 -1 1719411684218 ""}
{ "Info" "" "" "2024.06.27.02:21:24 Info: high_res_timer: Starting RTL generation for module 'Nios_System_4A_high_res_timer'" {  } {  } 0 0 "2024.06.27.02:21:24 Info: high_res_timer: Starting RTL generation for module 'Nios_System_4A_high_res_timer'" 0 0 "Shell" 0 -1 1719411684221 ""}
{ "Info" "Nios_System_4A_high_res_timer_component_configuration.pl --do_build_sim=0}]" "" "2024.06.27.02:21:24 Info: high_res_timer:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_System_4A_high_res_timer --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0034_high_res_timer_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0034_high_res_timer_gen/" {  } {  } 0 0 "2024.06.27.02:21:24 Info: high_res_timer:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_System_4A_high_res_timer --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0034_high_res_timer_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0034_high_res_timer_gen/" 0 0 "Shell" 0 -1 1719411684221 ""}
{ "Info" "" "" "2024.06.27.02:21:24 Info: high_res_timer: Done RTL generation for module 'Nios_System_4A_high_res_timer'" {  } {  } 0 0 "2024.06.27.02:21:24 Info: high_res_timer: Done RTL generation for module 'Nios_System_4A_high_res_timer'" 0 0 "Shell" 0 -1 1719411684448 ""}
{ "Info" "" "" "2024.06.27.02:21:24 Info: high_res_timer: \"Nios_System_4A\" instantiated altera_avalon_timer \"high_res_timer\"" {  } {  } 0 0 "2024.06.27.02:21:24 Info: high_res_timer: \"Nios_System_4A\" instantiated altera_avalon_timer \"high_res_timer\"" 0 0 "Shell" 0 -1 1719411684458 ""}
{ "Info" "" "" "2024.06.27.02:21:24 Info: jtag_uart: Starting RTL generation for module 'Nios_System_4A_jtag_uart'" {  } {  } 0 0 "2024.06.27.02:21:24 Info: jtag_uart: Starting RTL generation for module 'Nios_System_4A_jtag_uart'" 0 0 "Shell" 0 -1 1719411684461 ""}
{ "Info" "Nios_System_4A_jtag_uart_component_configuration.pl --do_build_sim=0}]" "" "2024.06.27.02:21:24 Info: jtag_uart:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_System_4A_jtag_uart --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0035_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0035_jtag_uart_gen/" {  } {  } 0 0 "2024.06.27.02:21:24 Info: jtag_uart:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_System_4A_jtag_uart --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0035_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0035_jtag_uart_gen/" 0 0 "Shell" 0 -1 1719411684461 ""}
{ "Info" "" "" "2024.06.27.02:21:24 Info: jtag_uart: Done RTL generation for module 'Nios_System_4A_jtag_uart'" {  } {  } 0 0 "2024.06.27.02:21:24 Info: jtag_uart: Done RTL generation for module 'Nios_System_4A_jtag_uart'" 0 0 "Shell" 0 -1 1719411684714 ""}
{ "Info" "" "" "2024.06.27.02:21:24 Info: jtag_uart: \"Nios_System_4A\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2024.06.27.02:21:24 Info: jtag_uart: \"Nios_System_4A\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1719411684725 ""}
{ "Info" "" "" "2024.06.27.02:21:24 Info: onchip_memory: Starting RTL generation for module 'Nios_System_4A_onchip_memory'" {  } {  } 0 0 "2024.06.27.02:21:24 Info: onchip_memory: Starting RTL generation for module 'Nios_System_4A_onchip_memory'" 0 0 "Shell" 0 -1 1719411684728 ""}
{ "Info" "Nios_System_4A_onchip_memory_component_configuration.pl --do_build_sim=0}]" "" "2024.06.27.02:21:24 Info: onchip_memory:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_System_4A_onchip_memory --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0036_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0036_onchip_memory_gen/" {  } {  } 0 0 "2024.06.27.02:21:24 Info: onchip_memory:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_System_4A_onchip_memory --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0036_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0036_onchip_memory_gen/" 0 0 "Shell" 0 -1 1719411684728 ""}
{ "Info" "" "" "2024.06.27.02:21:24 Info: onchip_memory: Done RTL generation for module 'Nios_System_4A_onchip_memory'" {  } {  } 0 0 "2024.06.27.02:21:24 Info: onchip_memory: Done RTL generation for module 'Nios_System_4A_onchip_memory'" 0 0 "Shell" 0 -1 1719411684971 ""}
{ "Info" "" "" "2024.06.27.02:21:24 Info: onchip_memory: \"Nios_System_4A\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 0 "2024.06.27.02:21:24 Info: onchip_memory: \"Nios_System_4A\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" 0 0 "Shell" 0 -1 1719411684985 ""}
{ "Info" "" "" "2024.06.27.02:21:24 Info: seg1_pio: Starting RTL generation for module 'Nios_System_4A_seg1_pio'" {  } {  } 0 0 "2024.06.27.02:21:24 Info: seg1_pio: Starting RTL generation for module 'Nios_System_4A_seg1_pio'" 0 0 "Shell" 0 -1 1719411684989 ""}
{ "Info" "Nios_System_4A_seg1_pio_component_configuration.pl --do_build_sim=0}]" "" "2024.06.27.02:21:24 Info: seg1_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_seg1_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0037_seg1_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0037_seg1_pio_gen/" {  } {  } 0 0 "2024.06.27.02:21:24 Info: seg1_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_seg1_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0037_seg1_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0037_seg1_pio_gen/" 0 0 "Shell" 0 -1 1719411684989 ""}
{ "Info" "" "" "2024.06.27.02:21:25 Info: seg1_pio: Done RTL generation for module 'Nios_System_4A_seg1_pio'" {  } {  } 0 0 "2024.06.27.02:21:25 Info: seg1_pio: Done RTL generation for module 'Nios_System_4A_seg1_pio'" 0 0 "Shell" 0 -1 1719411685183 ""}
{ "Info" "" "" "2024.06.27.02:21:25 Info: seg1_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"seg1_pio\"" {  } {  } 0 0 "2024.06.27.02:21:25 Info: seg1_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"seg1_pio\"" 0 0 "Shell" 0 -1 1719411685193 ""}
{ "Info" "" "" "2024.06.27.02:21:25 Info: switch_pio: Starting RTL generation for module 'Nios_System_4A_switch_pio'" {  } {  } 0 0 "2024.06.27.02:21:25 Info: switch_pio: Starting RTL generation for module 'Nios_System_4A_switch_pio'" 0 0 "Shell" 0 -1 1719411685196 ""}
{ "Info" "Nios_System_4A_switch_pio_component_configuration.pl --do_build_sim=0}]" "" "2024.06.27.02:21:25 Info: switch_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_switch_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0038_switch_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0038_switch_pio_gen/" {  } {  } 0 0 "2024.06.27.02:21:25 Info: switch_pio:   Generation command is \[exec cmd /c \{set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_System_4A_switch_pio --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0038_switch_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0038_switch_pio_gen/" 0 0 "Shell" 0 -1 1719411685196 ""}
{ "Info" "" "" "2024.06.27.02:21:25 Info: switch_pio: Done RTL generation for module 'Nios_System_4A_switch_pio'" {  } {  } 0 0 "2024.06.27.02:21:25 Info: switch_pio: Done RTL generation for module 'Nios_System_4A_switch_pio'" 0 0 "Shell" 0 -1 1719411685391 ""}
{ "Info" "" "" "2024.06.27.02:21:25 Info: switch_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"switch_pio\"" {  } {  } 0 0 "2024.06.27.02:21:25 Info: switch_pio: \"Nios_System_4A\" instantiated altera_avalon_pio \"switch_pio\"" 0 0 "Shell" 0 -1 1719411685400 ""}
{ "Info" "" "" "2024.06.27.02:21:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411688655 ""}
{ "Info" "" "" "2024.06.27.02:21:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411688859 ""}
{ "Info" "" "" "2024.06.27.02:21:29 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:29 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411689065 ""}
{ "Info" "" "" "2024.06.27.02:21:29 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:29 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411689269 ""}
{ "Info" "" "" "2024.06.27.02:21:29 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:29 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411689480 ""}
{ "Info" "" "" "2024.06.27.02:21:29 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:29 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411689702 ""}
{ "Info" "" "" "2024.06.27.02:21:29 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:29 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411689926 ""}
{ "Info" "" "" "2024.06.27.02:21:30 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:30 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411690129 ""}
{ "Info" "" "" "2024.06.27.02:21:30 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:30 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411690331 ""}
{ "Info" "" "" "2024.06.27.02:21:30 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:30 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411690546 ""}
{ "Info" "" "" "2024.06.27.02:21:30 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.06.27.02:21:30 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1719411690750 ""}
{ "Info" "" "" "2024.06.27.02:21:33 Info: mm_interconnect_0: \"Nios_System_4A\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.06.27.02:21:33 Info: mm_interconnect_0: \"Nios_System_4A\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1719411693210 ""}
{ "Info" "" "" "2024.06.27.02:21:33 Info: irq_mapper: \"Nios_System_4A\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.06.27.02:21:33 Info: irq_mapper: \"Nios_System_4A\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1719411693213 ""}
{ "Info" "" "" "2024.06.27.02:21:33 Info: rst_controller: \"Nios_System_4A\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.06.27.02:21:33 Info: rst_controller: \"Nios_System_4A\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1719411693217 ""}
{ "Info" "" "" "2024.06.27.02:21:33 Info: sys_pll: \"clocks\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2024.06.27.02:21:33 Info: sys_pll: \"clocks\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1719411693255 ""}
{ "Info" "" "" "2024.06.27.02:21:33 Info: reset_from_locked: \"clocks\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2024.06.27.02:21:33 Info: reset_from_locked: \"clocks\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1719411693256 ""}
{ "Info" "" "" "2024.06.27.02:21:33 Info: cpu: Starting RTL generation for module 'Nios_System_4A_cpu_cpu'" {  } {  } 0 0 "2024.06.27.02:21:33 Info: cpu: Starting RTL generation for module 'Nios_System_4A_cpu_cpu'" 0 0 "Shell" 0 -1 1719411693263 ""}
{ "Info" "Nios_System_4A_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2024.06.27.02:21:33 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Nios_System_4A_cpu_cpu --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0043_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0043_cpu_gen/" {  } {  } 0 0 "2024.06.27.02:21:33 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=Nios_System_4A_cpu_cpu --dir=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0043_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/b3105/AppData/Local/Temp/alt9900_623615190389865653.dir/0043_cpu_gen/" 0 0 "Shell" 0 -1 1719411693263 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cpu: # 2024.06.27 02:21:33 (*) Starting Nios II generation" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cpu: # 2024.06.27 02:21:33 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1719411694793 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cpu: # 2024.06.27 02:21:33 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cpu: # 2024.06.27 02:21:33 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1719411694793 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cpu: # 2024.06.27 02:21:33 (*)   Creating all objects for CPU" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cpu: # 2024.06.27 02:21:33 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1719411694793 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cpu: # 2024.06.27 02:21:34 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cpu: # 2024.06.27 02:21:34 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1719411694793 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cpu: # 2024.06.27 02:21:34 (*)   Creating plain-text RTL" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cpu: # 2024.06.27 02:21:34 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1719411694793 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cpu: # 2024.06.27 02:21:34 (*) Done Nios II generation" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cpu: # 2024.06.27 02:21:34 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1719411694793 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cpu: Done RTL generation for module 'Nios_System_4A_cpu_cpu'" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cpu: Done RTL generation for module 'Nios_System_4A_cpu_cpu'" 0 0 "Shell" 0 -1 1719411694794 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1719411694832 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" 0 0 "Shell" 0 -1 1719411694836 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1719411694838 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" 0 0 "Shell" 0 -1 1719411694839 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1719411694841 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1719411694843 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1719411694859 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1719411694875 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1719411694883 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1719411694890 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1719411694894 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1719411694897 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1719411694903 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1719411694911 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.06.27.02:21:34 Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/synthesis/submodules" {  } {  } 0 0 "2024.06.27.02:21:34 Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/synthesis/submodules" 0 0 "Shell" 0 -1 1719411694923 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1719411694925 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1719411694934 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.06.27.02:21:34 Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/synthesis/submodules" {  } {  } 0 0 "2024.06.27.02:21:34 Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/synthesis/submodules" 0 0 "Shell" 0 -1 1719411694935 ""}
{ "Info" "" "" "2024.06.27.02:21:34 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2024.06.27.02:21:34 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1719411694943 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.06.27.02:21:34 Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/synthesis/submodules" {  } {  } 0 0 "2024.06.27.02:21:34 Info: Reusing file C:/UNI/Y4S1/P4P/p4p-2024-group57/Implementation_Test/QuartusProject/DynamicPLL/Nios_System_4A/synthesis/submodules" 0 0 "Shell" 0 -1 1719411694944 ""}
{ "Info" "" "" "2024.06.27.02:21:35 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.06.27.02:21:35 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1719411695319 ""}
{ "Info" "" "" "2024.06.27.02:21:35 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.06.27.02:21:35 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1719411695323 ""}
{ "Info" "" "" "2024.06.27.02:21:35 Info: Nios_System_4A: Done \"Nios_System_4A\" with 34 modules, 48 files" {  } {  } 0 0 "2024.06.27.02:21:35 Info: Nios_System_4A: Done \"Nios_System_4A\" with 34 modules, 48 files" 0 0 "Shell" 0 -1 1719411695323 ""}
{ "Info" "" "" "2024.06.27.02:21:35 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.06.27.02:21:35 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1719411695552 ""}
{ "Info" "" "" "2024.06.27.02:21:35 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.06.27.02:21:35 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1719411695552 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "PLL.vhd PLL.BAK.vhd " "Backing up file \"PLL.vhd\" to \"PLL.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1719411695662 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll PLL.vhd " "Started upgrading IP component altera_pll with file \"PLL.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1719411695994 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "PLL_Reconfig.vhd PLL_Reconfig.BAK.vhd " "Backing up file \"PLL_Reconfig.vhd\" to \"PLL_Reconfig.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1719411717896 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll_reconfig PLL_Reconfig.vhd " "Started upgrading IP component altera_pll_reconfig with file \"PLL_Reconfig.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1719411717897 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "PLL_normal.vhd PLL_normal.BAK.vhd " "Backing up file \"PLL_normal.vhd\" to \"PLL_normal.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1719411725370 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll PLL_normal.vhd " "Started upgrading IP component altera_pll with file \"PLL_normal.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1719411725370 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "PLL_MS.vhd PLL_MS.BAK.vhd " "Backing up file \"PLL_MS.vhd\" to \"PLL_MS.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1719411744593 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll PLL_MS.vhd " "Started upgrading IP component altera_pll with file \"PLL_MS.vhd\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1719411744594 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys Nios_System_4A.qsys " "Completed upgrading IP component Qsys with file \"Nios_System_4A.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1719411765774 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll PLL.vhd " "Completed upgrading IP component altera_pll with file \"PLL.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1719411765774 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll_reconfig PLL_Reconfig.vhd " "Completed upgrading IP component altera_pll_reconfig with file \"PLL_Reconfig.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1719411765775 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll PLL_normal.vhd " "Completed upgrading IP component altera_pll with file \"PLL_normal.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1719411765775 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll PLL_MS.vhd " "Completed upgrading IP component altera_pll with file \"PLL_MS.vhd\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1719411765776 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1719411767197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719411767197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 02:22:47 2024 " "Processing ended: Thu Jun 27 02:22:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719411767197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:22 " "Elapsed time: 00:02:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719411767197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719411767197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1719411767197 ""}
