Reading OpenROAD database at '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/42-openroad-resizertimingpostgrt/efpga_core.odb'…
Reading library file at '/mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/BlockRAM_1KB.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/DSP.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/LUT4AB.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_DSP.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_RAM_IO.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/N_term_single2.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RAM_IO.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/RegFile.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_DSP.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_RAM_IO.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/S_term_single2.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/W_IO.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/eFPGA_Config.lib'…
Reading extra library file at '/mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib'…
Reading design constraints file at '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/base_user_project_wrapper.sdc'…
[WARNING STA-0363] pin 'mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk' not found.
[INFO]: Creating clock {clk} for mprj.ahb0_sys.clk_rst_manager.inst_to_wrap/clk with period: 40
[WARNING STA-0366] port 'gpio_in[30]' not found.
[WARNING STA-0450] virtual clock clk can not be propagated.
[WARNING STA-0450] virtual clock jtag_clk can not be propagated.
[INFO]: Setting clock uncertainity to: 0.25
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 1.5
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[WARNING STA-0366] port 'resetb_l' not found.
[INFO]: Setting input ports external delay to: 0
[WARNING STA-0366] port 'gpio_in[*]' not found.
[WARNING STA-0366] port 'gpio_in[*]' not found.
[WARNING STA-0366] port 'gpio_in[*]' not found.
[WARNING STA-0366] port 'gpio_in[*]' not found.
[INFO]: Setting output ports external delay to: 0
[WARNING STA-0366] port 'gpio_out[*]' not found.
[WARNING STA-0366] port 'gpio_oeb[*]' not found.
[WARNING STA-0366] port 'gpio_oeb[*]' not found.
[WARNING STA-0366] port 'gpio_out[*]' not found.
[INFO ORD-0030] Using 10 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     461
Number of vias:       37
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   efpga_core
Die area:                 ( 0 0 ) ( 2920000 3520000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     21413
Number of terminals:      91
Number of snets:          4
Number of nets:           35107

[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/C0
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/C1
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/C2
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/C3
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/C4
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/C5
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/clk
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/rd_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_0/wr_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/C0
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/C1
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/C2
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/C3
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/C4
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/C5
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/clk
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/rd_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_1/wr_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/C0
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/C1
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/C2
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/C3
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/C4
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/C5
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/clk
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/rd_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_2/wr_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/C0
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/C1
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/C2
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/C3
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/C4
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/C5
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/clk
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/rd_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_3/wr_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/C0
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/C1
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/C2
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/C3
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/C4
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/C5
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/clk
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/rd_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_4/wr_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/C0
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/C1
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/C2
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/C3
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/C4
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/C5
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/clk
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/rd_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_5/wr_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/C0
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/C1
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/C2
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/C3
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/C4
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/C5
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/clk
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/rd_data[9]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_addr[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[0]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[10]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[11]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[12]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[13]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[14]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[15]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[16]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[17]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[18]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[19]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[1]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[20]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[21]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[22]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[23]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[24]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[25]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[26]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[27]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[28]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[29]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[2]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[30]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[31]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[3]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[4]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[5]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[6]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[7]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[8]
[WARNING DRT-0419] No routing tracks pass through the center of Term eFPGA_top_i.Inst_BlockRAM_6/wr_data[9]
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 259.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 145739.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 54146.
[INFO DRT-0033] via shape region query size = 47520.
[INFO DRT-0033] met2 shape region query size = 66219.
[INFO DRT-0033] via2 shape region query size = 36960.
[INFO DRT-0033] met3 shape region query size = 53390.
[INFO DRT-0033] via3 shape region query size = 36960.
[INFO DRT-0033] met4 shape region query size = 16525.
[INFO DRT-0033] via4 shape region query size = 10605.
[INFO DRT-0033] met5 shape region query size = 6129.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0076]   Complete 4000 pins.
[INFO DRT-0076]   Complete 5000 pins.
[INFO DRT-0076]   Complete 6000 pins.
[INFO DRT-0076]   Complete 7000 pins.
[INFO DRT-0076]   Complete 8000 pins.
[INFO DRT-0076]   Complete 9000 pins.
[INFO DRT-0077]   Complete 10000 pins.
[INFO DRT-0077]   Complete 20000 pins.
[INFO DRT-0077]   Complete 30000 pins.
[INFO DRT-0077]   Complete 40000 pins.
[INFO DRT-0077]   Complete 50000 pins.
[INFO DRT-0077]   Complete 60000 pins.
[INFO DRT-0078]   Complete 63256 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 102 unique inst patterns.
[INFO DRT-0084]   Complete 1814 groups.
#scanned instances     = 21413
#unique  instances     = 259
#stdCellGenAp          = 2497
#stdCellValidPlanarAp  = 13
#stdCellValidViaAp     = 1771
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4551
#instTermValidViaApCnt = 0
#macroGenAp            = 267201
#macroValidPlanarAp    = 266979
#macroValidViaAp       = 61763
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:42, elapsed time = 00:00:10, memory = 350.09 (MB), peak = 350.09 (MB)

[INFO DRT-0157] Number of guides:     69430

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 423 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 510 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4832.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6063.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 10774.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 13977.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1524.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 17130 vertical wires in 9 frboxes and 20040 horizontal wires in 11 frboxes.
[INFO DRT-0186] Done with 4183 vertical wires in 9 frboxes and 7247 horizontal wires in 11 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:05, memory = 1651.66 (MB), peak = 1837.50 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1651.66 (MB), peak = 1837.50 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 1688.23 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 1700.29 (MB).
    Completing 30% with 32587 violations.
    elapsed time = 00:00:12, memory = 1595.25 (MB).
    Completing 40% with 32587 violations.
    elapsed time = 00:00:13, memory = 1603.76 (MB).
    Completing 50% with 60056 violations.
    elapsed time = 00:00:23, memory = 1620.01 (MB).
    Completing 60% with 60056 violations.
    elapsed time = 00:00:24, memory = 1620.01 (MB).
    Completing 70% with 60056 violations.
    elapsed time = 00:00:27, memory = 1620.53 (MB).
    Completing 80% with 66919 violations.
    elapsed time = 00:00:29, memory = 1627.23 (MB).
    Completing 90% with 66919 violations.
    elapsed time = 00:00:30, memory = 1627.23 (MB).
    Completing 100% with 70659 violations.
    elapsed time = 00:00:33, memory = 1632.39 (MB).
[INFO DRT-0199]   Number of violations = 72183.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   via3   met4
Cut Spacing          0      0      0      0      0     63      0     61      0
Metal Spacing       20      0     76      0   2270      0  18591      0   1016
NS Metal             1      0      0      0      0      0      0      0      0
Recheck             80      0     72      0    823      0    461      0     88
Short               17     20    413      2  22711    537  23547     38   1276
[INFO DRT-0267] cpu time = 00:04:52, elapsed time = 00:00:33, memory = 1843.79 (MB), peak = 1843.79 (MB)
Total wire length = 1060231 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 286470 um.
Total wire length on LAYER met2 = 522579 um.
Total wire length on LAYER met3 = 136607 um.
Total wire length on LAYER met4 = 114573 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29938.
Up-via summary (total 29938):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1     9481
           met2    10904
           met3     3906
           met4        0
------------------------
                   29938


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 72183 violations.
    elapsed time = 00:00:00, memory = 1843.79 (MB).
    Completing 20% with 72183 violations.
    elapsed time = 00:00:02, memory = 1845.85 (MB).
    Completing 30% with 69862 violations.
    elapsed time = 00:00:05, memory = 1855.91 (MB).
    Completing 40% with 69862 violations.
    elapsed time = 00:00:06, memory = 1856.68 (MB).
    Completing 50% with 66913 violations.
    elapsed time = 00:00:08, memory = 1859.49 (MB).
    Completing 60% with 66913 violations.
    elapsed time = 00:00:09, memory = 1859.49 (MB).
    Completing 70% with 66913 violations.
    elapsed time = 00:00:11, memory = 1859.75 (MB).
    Completing 80% with 62081 violations.
    elapsed time = 00:00:15, memory = 1860.04 (MB).
    Completing 90% with 62081 violations.
    elapsed time = 00:00:16, memory = 1860.04 (MB).
    Completing 100% with 54851 violations.
    elapsed time = 00:00:20, memory = 1863.39 (MB).
[INFO DRT-0199]   Number of violations = 54857.
Viol/Layer         li1   mcon   met1   met2   via2   met3   via3   met4
Cut Spacing          0      0      0      0      2      0      3      0
Metal Spacing        0      0     11   1948      0  15438      0    881
Recheck              4      0      0      5      0      1      0      3
Short                1      1    232  18791     10  16065      4   1457
[INFO DRT-0267] cpu time = 00:02:50, elapsed time = 00:00:20, memory = 1863.39 (MB), peak = 1865.96 (MB)
Total wire length = 1052623 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 286392 um.
Total wire length on LAYER met2 = 516953 um.
Total wire length on LAYER met3 = 135074 um.
Total wire length on LAYER met4 = 114201 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 28833.
Up-via summary (total 28833):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1     9673
           met2     9725
           met3     3788
           met4        0
------------------------
                   28833


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 54857 violations.
    elapsed time = 00:00:00, memory = 1863.39 (MB).
    Completing 20% with 54857 violations.
    elapsed time = 00:00:00, memory = 1863.39 (MB).
    Completing 30% with 54455 violations.
    elapsed time = 00:00:01, memory = 1863.39 (MB).
    Completing 40% with 54455 violations.
    elapsed time = 00:00:01, memory = 1863.39 (MB).
    Completing 50% with 54701 violations.
    elapsed time = 00:00:03, memory = 1863.39 (MB).
    Completing 60% with 54701 violations.
    elapsed time = 00:00:03, memory = 1863.39 (MB).
    Completing 70% with 54701 violations.
    elapsed time = 00:00:05, memory = 1863.39 (MB).
    Completing 80% with 54055 violations.
    elapsed time = 00:00:07, memory = 1863.39 (MB).
    Completing 90% with 54055 violations.
    elapsed time = 00:00:08, memory = 1863.39 (MB).
    Completing 100% with 53539 violations.
    elapsed time = 00:00:11, memory = 1863.39 (MB).
[INFO DRT-0199]   Number of violations = 53547.
Viol/Layer        met1   met2   via2   met3   met4
Cut Spacing          0      0      3      0      0
Metal Spacing       16   1961      0  14582    735
Recheck              7      1      0      0      0
Short              164  18727      2  16144   1205
[INFO DRT-0267] cpu time = 00:01:50, elapsed time = 00:00:11, memory = 1863.39 (MB), peak = 1865.96 (MB)
Total wire length = 1051053 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 285810 um.
Total wire length on LAYER met2 = 516912 um.
Total wire length on LAYER met3 = 134467 um.
Total wire length on LAYER met4 = 113863 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 28934.
Up-via summary (total 28934):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1     9665
           met2     9674
           met3     3948
           met4        0
------------------------
                   28934


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 53547 violations.
    elapsed time = 00:00:01, memory = 1863.39 (MB).
    Completing 20% with 53547 violations.
    elapsed time = 00:00:07, memory = 1863.39 (MB).
    Completing 30% with 51396 violations.
    elapsed time = 00:00:19, memory = 1863.39 (MB).
    Completing 40% with 51396 violations.
    elapsed time = 00:00:20, memory = 1863.39 (MB).
    Completing 50% with 49546 violations.
    elapsed time = 00:00:31, memory = 1863.39 (MB).
    Completing 60% with 49546 violations.
    elapsed time = 00:00:31, memory = 1863.39 (MB).
    Completing 70% with 49546 violations.
    elapsed time = 00:00:34, memory = 1863.39 (MB).
    Completing 80% with 48871 violations.
    elapsed time = 00:00:42, memory = 1863.39 (MB).
    Completing 90% with 48871 violations.
    elapsed time = 00:00:42, memory = 1863.39 (MB).
    Completing 100% with 48398 violations.
    elapsed time = 00:00:48, memory = 1863.39 (MB).
[INFO DRT-0199]   Number of violations = 48398.
Viol/Layer        met1   met2   via2   met3   met4
Cut Spacing          0      0      1      0      0
Metal Spacing        2    953      0  12536    747
Short              152  17082      4  15101   1820
[INFO DRT-0267] cpu time = 00:06:02, elapsed time = 00:00:48, memory = 1863.39 (MB), peak = 1865.96 (MB)
Total wire length = 1050627 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287061 um.
Total wire length on LAYER met2 = 515214 um.
Total wire length on LAYER met3 = 133795 um.
Total wire length on LAYER met4 = 114556 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29703.
Up-via summary (total 29703):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10486
           met2     9580
           met3     3990
           met4        0
------------------------
                   29703


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 48398 violations.
    elapsed time = 00:00:01, memory = 1863.39 (MB).
    Completing 20% with 48398 violations.
    elapsed time = 00:00:05, memory = 1863.39 (MB).
    Completing 30% with 47946 violations.
    elapsed time = 00:00:12, memory = 1863.39 (MB).
    Completing 40% with 47946 violations.
    elapsed time = 00:00:12, memory = 1863.39 (MB).
    Completing 50% with 47370 violations.
    elapsed time = 00:00:17, memory = 1863.39 (MB).
    Completing 60% with 47370 violations.
    elapsed time = 00:00:17, memory = 1863.39 (MB).
    Completing 70% with 47370 violations.
    elapsed time = 00:00:21, memory = 1863.39 (MB).
    Completing 80% with 47240 violations.
    elapsed time = 00:00:31, memory = 1863.39 (MB).
    Completing 90% with 47240 violations.
    elapsed time = 00:00:31, memory = 1863.39 (MB).
    Completing 100% with 47080 violations.
    elapsed time = 00:00:42, memory = 1863.39 (MB).
[INFO DRT-0199]   Number of violations = 47080.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        3    885  11722    753
Short              182  16622  15027   1886
[INFO DRT-0267] cpu time = 00:05:33, elapsed time = 00:00:42, memory = 1863.39 (MB), peak = 1865.96 (MB)
Total wire length = 1050430 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287289 um.
Total wire length on LAYER met2 = 514626 um.
Total wire length on LAYER met3 = 133647 um.
Total wire length on LAYER met4 = 114867 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29698.
Up-via summary (total 29698):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10506
           met2     9515
           met3     4030
           met4        0
------------------------
                   29698


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 47080 violations.
    elapsed time = 00:00:00, memory = 1863.39 (MB).
    Completing 20% with 47080 violations.
    elapsed time = 00:00:03, memory = 1863.39 (MB).
    Completing 30% with 47018 violations.
    elapsed time = 00:00:12, memory = 1863.39 (MB).
    Completing 40% with 47018 violations.
    elapsed time = 00:00:12, memory = 1863.39 (MB).
    Completing 50% with 46847 violations.
    elapsed time = 00:00:15, memory = 1863.39 (MB).
    Completing 60% with 46847 violations.
    elapsed time = 00:00:15, memory = 1863.39 (MB).
    Completing 70% with 46847 violations.
    elapsed time = 00:00:23, memory = 1863.39 (MB).
    Completing 80% with 46239 violations.
    elapsed time = 00:00:30, memory = 1863.39 (MB).
    Completing 90% with 46239 violations.
    elapsed time = 00:00:30, memory = 1863.39 (MB).
    Completing 100% with 45781 violations.
    elapsed time = 00:00:41, memory = 1863.39 (MB).
[INFO DRT-0199]   Number of violations = 45785.
Viol/Layer        met1   met2   via2   met3   met4
Cut Spacing          0      0      1      0      0
Metal Spacing        5    796      0  11180    696
Recheck              0      0      0      4      0
Short              216  16059      1  15151   1676
[INFO DRT-0267] cpu time = 00:05:22, elapsed time = 00:00:41, memory = 1863.39 (MB), peak = 1865.96 (MB)
Total wire length = 1050498 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287800 um.
Total wire length on LAYER met2 = 513999 um.
Total wire length on LAYER met3 = 133754 um.
Total wire length on LAYER met4 = 114944 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29777.
Up-via summary (total 29777):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10586
           met2     9516
           met3     4028
           met4        0
------------------------
                   29777


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 45785 violations.
    elapsed time = 00:00:00, memory = 1863.39 (MB).
    Completing 20% with 45785 violations.
    elapsed time = 00:00:02, memory = 1863.39 (MB).
    Completing 30% with 45776 violations.
    elapsed time = 00:00:09, memory = 1863.39 (MB).
    Completing 40% with 45776 violations.
    elapsed time = 00:00:09, memory = 1863.39 (MB).
    Completing 50% with 45699 violations.
    elapsed time = 00:00:13, memory = 1863.39 (MB).
    Completing 60% with 45699 violations.
    elapsed time = 00:00:13, memory = 1863.39 (MB).
    Completing 70% with 45699 violations.
    elapsed time = 00:00:20, memory = 1863.39 (MB).
    Completing 80% with 45474 violations.
    elapsed time = 00:00:27, memory = 1863.39 (MB).
    Completing 90% with 45474 violations.
    elapsed time = 00:00:27, memory = 1863.39 (MB).
    Completing 100% with 45284 violations.
    elapsed time = 00:00:39, memory = 1863.39 (MB).
[INFO DRT-0199]   Number of violations = 45284.
Viol/Layer        met1   met2   via2   met3   met4
Metal Spacing        6    752      0  11051    702
Recheck              0      0      0      4      0
Short              223  15975      2  15041   1528
[INFO DRT-0267] cpu time = 00:05:07, elapsed time = 00:00:39, memory = 1863.39 (MB), peak = 1865.96 (MB)
Total wire length = 1050532 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287774 um.
Total wire length on LAYER met2 = 513968 um.
Total wire length on LAYER met3 = 133723 um.
Total wire length on LAYER met4 = 115065 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29746.
Up-via summary (total 29746):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10560
           met2     9511
           met3     4028
           met4        0
------------------------
                   29746


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 45284 violations.
    elapsed time = 00:00:00, memory = 1863.39 (MB).
    Completing 20% with 45284 violations.
    elapsed time = 00:00:02, memory = 1863.39 (MB).
    Completing 30% with 45189 violations.
    elapsed time = 00:00:08, memory = 1863.39 (MB).
    Completing 40% with 45189 violations.
    elapsed time = 00:00:08, memory = 1863.39 (MB).
    Completing 50% with 45116 violations.
    elapsed time = 00:00:11, memory = 1863.39 (MB).
    Completing 60% with 45116 violations.
    elapsed time = 00:00:11, memory = 1863.39 (MB).
    Completing 70% with 45116 violations.
    elapsed time = 00:00:17, memory = 1863.39 (MB).
    Completing 80% with 44912 violations.
    elapsed time = 00:00:25, memory = 1863.39 (MB).
    Completing 90% with 44912 violations.
    elapsed time = 00:00:26, memory = 1863.39 (MB).
    Completing 100% with 44685 violations.
    elapsed time = 00:00:36, memory = 1863.39 (MB).
[INFO DRT-0199]   Number of violations = 44685.
Viol/Layer        met1   met2   via2   met3   met4
Metal Spacing        4    729      0  10975    675
Recheck              0      0      0      4      0
Short              244  15732      1  14955   1366
[INFO DRT-0267] cpu time = 00:04:54, elapsed time = 00:00:36, memory = 1863.39 (MB), peak = 1865.96 (MB)
Total wire length = 1050522 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287940 um.
Total wire length on LAYER met2 = 513798 um.
Total wire length on LAYER met3 = 133712 um.
Total wire length on LAYER met4 = 115069 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29737.
Up-via summary (total 29737):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10556
           met2     9504
           met3     4030
           met4        0
------------------------
                   29737


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 44685 violations.
    elapsed time = 00:00:00, memory = 1863.39 (MB).
    Completing 20% with 44685 violations.
    elapsed time = 00:00:00, memory = 1863.39 (MB).
    Completing 30% with 44620 violations.
    elapsed time = 00:00:03, memory = 1863.39 (MB).
    Completing 40% with 44620 violations.
    elapsed time = 00:00:04, memory = 1863.39 (MB).
    Completing 50% with 44565 violations.
    elapsed time = 00:00:07, memory = 1863.39 (MB).
    Completing 60% with 44565 violations.
    elapsed time = 00:00:07, memory = 1863.39 (MB).
    Completing 70% with 44565 violations.
    elapsed time = 00:00:14, memory = 1863.39 (MB).
    Completing 80% with 44353 violations.
    elapsed time = 00:00:19, memory = 1863.39 (MB).
    Completing 90% with 44353 violations.
    elapsed time = 00:00:21, memory = 1863.39 (MB).
    Completing 100% with 44227 violations.
    elapsed time = 00:00:30, memory = 1863.39 (MB).
[INFO DRT-0199]   Number of violations = 44227.
Viol/Layer        met1   met2   via2   met3   met4
Metal Spacing        4    721      0  10954    643
Recheck              0      0      0      4      0
Short              256  15562      2  14882   1199
[INFO DRT-0267] cpu time = 00:04:24, elapsed time = 00:00:30, memory = 1863.39 (MB), peak = 1865.96 (MB)
Total wire length = 1050372 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288068 um.
Total wire length on LAYER met2 = 513666 um.
Total wire length on LAYER met3 = 133693 um.
Total wire length on LAYER met4 = 114944 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29797.
Up-via summary (total 29797):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10620
           met2     9512
           met3     4018
           met4        0
------------------------
                   29797


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 44227 violations.
    elapsed time = 00:00:00, memory = 1863.39 (MB).
    Completing 20% with 44227 violations.
    elapsed time = 00:00:00, memory = 1863.39 (MB).
    Completing 30% with 44139 violations.
    elapsed time = 00:00:02, memory = 1863.39 (MB).
    Completing 40% with 44139 violations.
    elapsed time = 00:00:04, memory = 1863.39 (MB).
    Completing 50% with 44094 violations.
    elapsed time = 00:00:14, memory = 1863.39 (MB).
    Completing 60% with 44094 violations.
    elapsed time = 00:00:14, memory = 1863.39 (MB).
    Completing 70% with 44094 violations.
    elapsed time = 00:00:19, memory = 1863.39 (MB).
    Completing 80% with 43965 violations.
    elapsed time = 00:00:23, memory = 1863.39 (MB).
    Completing 90% with 43965 violations.
    elapsed time = 00:00:28, memory = 1863.39 (MB).
    Completing 100% with 43815 violations.
    elapsed time = 00:00:41, memory = 1863.39 (MB).
[INFO DRT-0199]   Number of violations = 43815.
Viol/Layer        met1   met2   via2   met3   met4
Metal Spacing        4    711      0  10870    562
Short              278  15419      2  14817   1152
[INFO DRT-0267] cpu time = 00:04:53, elapsed time = 00:00:42, memory = 1863.39 (MB), peak = 1865.96 (MB)
Total wire length = 1050339 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288222 um.
Total wire length on LAYER met2 = 513501 um.
Total wire length on LAYER met3 = 133646 um.
Total wire length on LAYER met4 = 114968 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29779.
Up-via summary (total 29779):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10618
           met2     9502
           met3     4012
           met4        0
------------------------
                   29779


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 43815 violations.
    elapsed time = 00:00:01, memory = 1863.39 (MB).
    Completing 20% with 43815 violations.
    elapsed time = 00:00:05, memory = 1863.39 (MB).
    Completing 30% with 42609 violations.
    elapsed time = 00:00:17, memory = 1863.39 (MB).
    Completing 40% with 42609 violations.
    elapsed time = 00:00:17, memory = 1863.39 (MB).
    Completing 50% with 40441 violations.
    elapsed time = 00:00:27, memory = 1863.39 (MB).
    Completing 60% with 40441 violations.
    elapsed time = 00:00:27, memory = 1863.39 (MB).
    Completing 70% with 40441 violations.
    elapsed time = 00:00:30, memory = 1863.39 (MB).
    Completing 80% with 40429 violations.
    elapsed time = 00:00:36, memory = 1863.39 (MB).
    Completing 90% with 40429 violations.
    elapsed time = 00:00:36, memory = 1863.39 (MB).
    Completing 100% with 40410 violations.
    elapsed time = 00:00:42, memory = 1863.39 (MB).
[INFO DRT-0199]   Number of violations = 40413.
Viol/Layer        met1   met2   via2   met3   met4
Metal Spacing        2    656      0  10275    500
Recheck              0      0      0      3      0
Short              265  15288      1  12677    746
[INFO DRT-0267] cpu time = 00:05:29, elapsed time = 00:00:42, memory = 1863.39 (MB), peak = 1865.96 (MB)
Total wire length = 1050193 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288240 um.
Total wire length on LAYER met2 = 513875 um.
Total wire length on LAYER met3 = 133287 um.
Total wire length on LAYER met4 = 114790 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29835.
Up-via summary (total 29835):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10672
           met2     9504
           met3     4012
           met4        0
------------------------
                   29835


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 40413 violations.
    elapsed time = 00:00:01, memory = 1863.39 (MB).
    Completing 20% with 40413 violations.
    elapsed time = 00:00:04, memory = 1863.39 (MB).
    Completing 30% with 40167 violations.
    elapsed time = 00:00:11, memory = 1863.39 (MB).
    Completing 40% with 40167 violations.
    elapsed time = 00:00:11, memory = 1863.39 (MB).
    Completing 50% with 39909 violations.
    elapsed time = 00:00:15, memory = 1863.91 (MB).
    Completing 60% with 39909 violations.
    elapsed time = 00:00:15, memory = 1863.91 (MB).
    Completing 70% with 39909 violations.
    elapsed time = 00:00:19, memory = 1863.91 (MB).
    Completing 80% with 39877 violations.
    elapsed time = 00:00:29, memory = 1863.91 (MB).
    Completing 90% with 39877 violations.
    elapsed time = 00:00:29, memory = 1863.91 (MB).
    Completing 100% with 39825 violations.
    elapsed time = 00:00:39, memory = 1863.91 (MB).
[INFO DRT-0199]   Number of violations = 39825.
Viol/Layer        met1   met2   via2   met3   met4
Cut Spacing          0      0      1      0      0
Metal Spacing        2    619      0  10061    439
Recheck              0      0      0      3      0
Short              262  15262      1  12610    565
[INFO DRT-0267] cpu time = 00:05:10, elapsed time = 00:00:39, memory = 1863.91 (MB), peak = 1865.96 (MB)
Total wire length = 1050105 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288248 um.
Total wire length on LAYER met2 = 513760 um.
Total wire length on LAYER met3 = 133263 um.
Total wire length on LAYER met4 = 114832 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29860.
Up-via summary (total 29860):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10692
           met2     9499
           met3     4022
           met4        0
------------------------
                   29860


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 39825 violations.
    elapsed time = 00:00:00, memory = 1863.91 (MB).
    Completing 20% with 39825 violations.
    elapsed time = 00:00:03, memory = 1863.91 (MB).
    Completing 30% with 39779 violations.
    elapsed time = 00:00:10, memory = 1863.91 (MB).
    Completing 40% with 39779 violations.
    elapsed time = 00:00:10, memory = 1863.91 (MB).
    Completing 50% with 39756 violations.
    elapsed time = 00:00:13, memory = 1863.91 (MB).
    Completing 60% with 39756 violations.
    elapsed time = 00:00:13, memory = 1863.91 (MB).
    Completing 70% with 39756 violations.
    elapsed time = 00:00:18, memory = 1863.91 (MB).
    Completing 80% with 39673 violations.
    elapsed time = 00:00:27, memory = 1863.91 (MB).
    Completing 90% with 39673 violations.
    elapsed time = 00:00:27, memory = 1863.91 (MB).
    Completing 100% with 39571 violations.
    elapsed time = 00:00:37, memory = 1863.91 (MB).
[INFO DRT-0199]   Number of violations = 39571.
Viol/Layer        met1   met2   via2   met3   met4
Cut Spacing          0      0      1      0      0
Metal Spacing        2    597      0   9955    421
Recheck              0      0      0      3      0
Short              268  15210      1  12560    553
[INFO DRT-0267] cpu time = 00:04:59, elapsed time = 00:00:37, memory = 1863.91 (MB), peak = 1865.96 (MB)
Total wire length = 1050080 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288320 um.
Total wire length on LAYER met2 = 513712 um.
Total wire length on LAYER met3 = 133220 um.
Total wire length on LAYER met4 = 114827 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29860.
Up-via summary (total 29860):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10698
           met2     9495
           met3     4020
           met4        0
------------------------
                   29860


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 39571 violations.
    elapsed time = 00:00:00, memory = 1863.91 (MB).
    Completing 20% with 39571 violations.
    elapsed time = 00:00:02, memory = 1863.91 (MB).
    Completing 30% with 39564 violations.
    elapsed time = 00:00:08, memory = 1863.91 (MB).
    Completing 40% with 39564 violations.
    elapsed time = 00:00:08, memory = 1863.91 (MB).
    Completing 50% with 39558 violations.
    elapsed time = 00:00:12, memory = 1863.91 (MB).
    Completing 60% with 39558 violations.
    elapsed time = 00:00:12, memory = 1863.91 (MB).
    Completing 70% with 39558 violations.
    elapsed time = 00:00:17, memory = 1863.91 (MB).
    Completing 80% with 39514 violations.
    elapsed time = 00:00:26, memory = 1863.91 (MB).
    Completing 90% with 39514 violations.
    elapsed time = 00:00:27, memory = 1863.91 (MB).
    Completing 100% with 39457 violations.
    elapsed time = 00:00:36, memory = 1863.91 (MB).
[INFO DRT-0199]   Number of violations = 39457.
Viol/Layer        met1   met2   via2   met3   met4
Cut Spacing          0      0      1      0      0
Metal Spacing        0    577      0   9921    416
Recheck              0      0      0      3      0
Short              269  15213      1  12525    531
[INFO DRT-0267] cpu time = 00:04:49, elapsed time = 00:00:36, memory = 1863.91 (MB), peak = 1865.96 (MB)
Total wire length = 1050138 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288386 um.
Total wire length on LAYER met2 = 513655 um.
Total wire length on LAYER met3 = 133182 um.
Total wire length on LAYER met4 = 114914 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29880.
Up-via summary (total 29880):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10722
           met2     9491
           met3     4020
           met4        0
------------------------
                   29880


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 39457 violations.
    elapsed time = 00:00:00, memory = 1863.91 (MB).
    Completing 20% with 39457 violations.
    elapsed time = 00:00:02, memory = 1863.91 (MB).
    Completing 30% with 39447 violations.
    elapsed time = 00:00:07, memory = 1863.91 (MB).
    Completing 40% with 39447 violations.
    elapsed time = 00:00:07, memory = 1863.91 (MB).
    Completing 50% with 39433 violations.
    elapsed time = 00:00:10, memory = 1863.91 (MB).
    Completing 60% with 39433 violations.
    elapsed time = 00:00:10, memory = 1863.91 (MB).
    Completing 70% with 39433 violations.
    elapsed time = 00:00:15, memory = 1863.91 (MB).
    Completing 80% with 39360 violations.
    elapsed time = 00:00:24, memory = 1863.91 (MB).
    Completing 90% with 39360 violations.
    elapsed time = 00:00:24, memory = 1863.91 (MB).
    Completing 100% with 39237 violations.
    elapsed time = 00:00:33, memory = 1863.91 (MB).
[INFO DRT-0199]   Number of violations = 39237.
Viol/Layer        met1   met2   via2   met3   met4
Cut Spacing          0      0      1      0      0
Metal Spacing        0    564      0   9848    411
Recheck              0      0      0      3      0
Short              269  15134      1  12487    519
[INFO DRT-0267] cpu time = 00:04:36, elapsed time = 00:00:33, memory = 1863.91 (MB), peak = 1865.96 (MB)
Total wire length = 1050234 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288473 um.
Total wire length on LAYER met2 = 513600 um.
Total wire length on LAYER met3 = 133205 um.
Total wire length on LAYER met4 = 114953 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29890.
Up-via summary (total 29890):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10734
           met2     9497
           met3     4012
           met4        0
------------------------
                   29890


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 39237 violations.
    elapsed time = 00:00:00, memory = 1863.91 (MB).
    Completing 20% with 39237 violations.
    elapsed time = 00:00:00, memory = 1863.91 (MB).
    Completing 30% with 39226 violations.
    elapsed time = 00:00:04, memory = 1863.91 (MB).
    Completing 40% with 39226 violations.
    elapsed time = 00:00:04, memory = 1863.91 (MB).
    Completing 50% with 39209 violations.
    elapsed time = 00:00:07, memory = 1863.91 (MB).
    Completing 60% with 39209 violations.
    elapsed time = 00:00:08, memory = 1863.91 (MB).
    Completing 70% with 39209 violations.
    elapsed time = 00:00:13, memory = 1863.91 (MB).
    Completing 80% with 39162 violations.
    elapsed time = 00:00:18, memory = 1863.91 (MB).
    Completing 90% with 39162 violations.
    elapsed time = 00:00:21, memory = 1863.91 (MB).
    Completing 100% with 39122 violations.
    elapsed time = 00:00:29, memory = 1863.91 (MB).
[INFO DRT-0199]   Number of violations = 39122.
Viol/Layer        met1   met2   via2   met3   met4
Metal Spacing        0    545      0   9828    408
Recheck              0      0      0      3      0
Short              269  15084      1  12478    506
[INFO DRT-0267] cpu time = 00:04:14, elapsed time = 00:00:29, memory = 1863.91 (MB), peak = 1865.96 (MB)
Total wire length = 1050366 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288476 um.
Total wire length on LAYER met2 = 513591 um.
Total wire length on LAYER met3 = 133214 um.
Total wire length on LAYER met4 = 115084 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29900.
Up-via summary (total 29900):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10744
           met2     9497
           met3     4012
           met4        0
------------------------
                   29900


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 39122 violations.
    elapsed time = 00:00:00, memory = 1863.91 (MB).
    Completing 20% with 39122 violations.
    elapsed time = 00:00:00, memory = 1863.91 (MB).
    Completing 30% with 39109 violations.
    elapsed time = 00:00:02, memory = 1863.91 (MB).
    Completing 40% with 39109 violations.
    elapsed time = 00:00:04, memory = 1863.91 (MB).
    Completing 50% with 39102 violations.
    elapsed time = 00:00:12, memory = 1863.91 (MB).
    Completing 60% with 39102 violations.
    elapsed time = 00:00:12, memory = 1863.91 (MB).
    Completing 70% with 39102 violations.
    elapsed time = 00:00:17, memory = 1863.91 (MB).
    Completing 80% with 39027 violations.
    elapsed time = 00:00:21, memory = 1863.91 (MB).
    Completing 90% with 39027 violations.
    elapsed time = 00:00:25, memory = 1863.91 (MB).
    Completing 100% with 39002 violations.
    elapsed time = 00:00:37, memory = 1863.91 (MB).
[INFO DRT-0199]   Number of violations = 39002.
Viol/Layer        met1   met2   via2   met3   met4
Metal Spacing        0    520      0   9845    397
Recheck              0      0      0      3      0
Short              271  15124      1  12348    493
[INFO DRT-0267] cpu time = 00:04:37, elapsed time = 00:00:37, memory = 1863.91 (MB), peak = 1865.96 (MB)
Total wire length = 1050430 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288501 um.
Total wire length on LAYER met2 = 513573 um.
Total wire length on LAYER met3 = 133238 um.
Total wire length on LAYER met4 = 115116 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29852.
Up-via summary (total 29852):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10748
           met2     9491
           met3     3966
           met4        0
------------------------
                   29852


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 39002 violations.
    elapsed time = 00:00:00, memory = 1863.91 (MB).
    Completing 20% with 39002 violations.
    elapsed time = 00:00:02, memory = 1863.91 (MB).
    Completing 30% with 39347 violations.
    elapsed time = 00:00:08, memory = 1863.91 (MB).
    Completing 40% with 39347 violations.
    elapsed time = 00:00:08, memory = 1863.91 (MB).
    Completing 50% with 39542 violations.
    elapsed time = 00:00:12, memory = 1863.91 (MB).
    Completing 60% with 39542 violations.
    elapsed time = 00:00:12, memory = 1863.91 (MB).
    Completing 70% with 39542 violations.
    elapsed time = 00:00:19, memory = 1863.91 (MB).
    Completing 80% with 44481 violations.
    elapsed time = 00:00:27, memory = 1863.91 (MB).
    Completing 90% with 44481 violations.
    elapsed time = 00:00:28, memory = 1863.91 (MB).
    Completing 100% with 50538 violations.
    elapsed time = 00:00:38, memory = 1863.91 (MB).
[INFO DRT-0199]   Number of violations = 50538.
Viol/Layer        met1   met2   via2   met3   met4
Cut Spacing          0      0      4      0      0
Metal Spacing        6    832      0  11903    466
Min Hole             1      0      0      0      0
Short              292  16690      2  18197   2145
[INFO DRT-0267] cpu time = 00:05:09, elapsed time = 00:00:38, memory = 1866.80 (MB), peak = 1866.80 (MB)
Total wire length = 1050623 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288539 um.
Total wire length on LAYER met2 = 514072 um.
Total wire length on LAYER met3 = 134138 um.
Total wire length on LAYER met4 = 113873 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29999.
Up-via summary (total 29999):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10913
           met2     9627
           met3     3812
           met4        0
------------------------
                   29999


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 50538 violations.
    elapsed time = 00:00:01, memory = 1866.80 (MB).
    Completing 20% with 50538 violations.
    elapsed time = 00:00:06, memory = 1866.80 (MB).
    Completing 30% with 48837 violations.
    elapsed time = 00:00:16, memory = 1866.80 (MB).
    Completing 40% with 48837 violations.
    elapsed time = 00:00:16, memory = 1866.80 (MB).
    Completing 50% with 46993 violations.
    elapsed time = 00:00:25, memory = 1866.80 (MB).
    Completing 60% with 46993 violations.
    elapsed time = 00:00:25, memory = 1866.80 (MB).
    Completing 70% with 46993 violations.
    elapsed time = 00:00:28, memory = 1866.80 (MB).
    Completing 80% with 46800 violations.
    elapsed time = 00:00:34, memory = 1866.80 (MB).
    Completing 90% with 46800 violations.
    elapsed time = 00:00:34, memory = 1866.80 (MB).
    Completing 100% with 46674 violations.
    elapsed time = 00:00:41, memory = 1866.80 (MB).
[INFO DRT-0199]   Number of violations = 46675.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        4    649  12228    375
Min Hole             1      0      0      0
NS Metal             0      0      0      1
Recheck              0      0      1      0
Short              252  16130  16459    575
[INFO DRT-0267] cpu time = 00:05:31, elapsed time = 00:00:41, memory = 1866.80 (MB), peak = 1866.80 (MB)
Total wire length = 1050090 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288220 um.
Total wire length on LAYER met2 = 514492 um.
Total wire length on LAYER met3 = 133837 um.
Total wire length on LAYER met4 = 113539 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29830.
Up-via summary (total 29830):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10789
           met2     9604
           met3     3790
           met4        0
------------------------
                   29830


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 46675 violations.
    elapsed time = 00:00:01, memory = 1866.80 (MB).
    Completing 20% with 46675 violations.
    elapsed time = 00:00:04, memory = 1866.80 (MB).
    Completing 30% with 46409 violations.
    elapsed time = 00:00:11, memory = 1866.80 (MB).
    Completing 40% with 46409 violations.
    elapsed time = 00:00:11, memory = 1866.80 (MB).
    Completing 50% with 46160 violations.
    elapsed time = 00:00:14, memory = 1866.80 (MB).
    Completing 60% with 46160 violations.
    elapsed time = 00:00:14, memory = 1866.80 (MB).
    Completing 70% with 46160 violations.
    elapsed time = 00:00:17, memory = 1866.80 (MB).
    Completing 80% with 45942 violations.
    elapsed time = 00:00:27, memory = 1866.80 (MB).
    Completing 90% with 45942 violations.
    elapsed time = 00:00:27, memory = 1866.80 (MB).
    Completing 100% with 45698 violations.
    elapsed time = 00:00:37, memory = 1866.80 (MB).
[INFO DRT-0199]   Number of violations = 45698.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        3    598  11871    354
Min Hole             1      0      0      0
Recheck              0      0      1      0
Short              260  15966  16145    499
[INFO DRT-0267] cpu time = 00:05:08, elapsed time = 00:00:37, memory = 1866.80 (MB), peak = 1866.80 (MB)
Total wire length = 1050099 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288291 um.
Total wire length on LAYER met2 = 514314 um.
Total wire length on LAYER met3 = 133853 um.
Total wire length on LAYER met4 = 113640 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29798.
Up-via summary (total 29798):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10793
           met2     9580
           met3     3778
           met4        0
------------------------
                   29798


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 45698 violations.
    elapsed time = 00:00:00, memory = 1866.80 (MB).
    Completing 20% with 45698 violations.
    elapsed time = 00:00:02, memory = 1866.80 (MB).
    Completing 30% with 45657 violations.
    elapsed time = 00:00:07, memory = 1866.80 (MB).
    Completing 40% with 45657 violations.
    elapsed time = 00:00:08, memory = 1866.80 (MB).
    Completing 50% with 45619 violations.
    elapsed time = 00:00:11, memory = 1866.80 (MB).
    Completing 60% with 45619 violations.
    elapsed time = 00:00:11, memory = 1866.80 (MB).
    Completing 70% with 45619 violations.
    elapsed time = 00:00:18, memory = 1866.80 (MB).
    Completing 80% with 45444 violations.
    elapsed time = 00:00:24, memory = 1866.80 (MB).
    Completing 90% with 45444 violations.
    elapsed time = 00:00:24, memory = 1866.80 (MB).
    Completing 100% with 45123 violations.
    elapsed time = 00:00:35, memory = 1866.80 (MB).
[INFO DRT-0199]   Number of violations = 45123.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        3    572  12010    367
Min Hole             1      0      0      0
Recheck              0      0      1      0
Short              260  15993  15347    569
[INFO DRT-0267] cpu time = 00:04:59, elapsed time = 00:00:35, memory = 1866.80 (MB), peak = 1866.80 (MB)
Total wire length = 1050194 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288307 um.
Total wire length on LAYER met2 = 514390 um.
Total wire length on LAYER met3 = 133942 um.
Total wire length on LAYER met4 = 113554 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29635.
Up-via summary (total 29635):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10807
           met2     9541
           met3     3640
           met4        0
------------------------
                   29635


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 45123 violations.
    elapsed time = 00:00:00, memory = 1866.80 (MB).
    Completing 20% with 45123 violations.
    elapsed time = 00:00:02, memory = 1866.80 (MB).
    Completing 30% with 45108 violations.
    elapsed time = 00:00:07, memory = 1866.80 (MB).
    Completing 40% with 45108 violations.
    elapsed time = 00:00:07, memory = 1866.80 (MB).
    Completing 50% with 45028 violations.
    elapsed time = 00:00:10, memory = 1866.80 (MB).
    Completing 60% with 45028 violations.
    elapsed time = 00:00:10, memory = 1866.80 (MB).
    Completing 70% with 45028 violations.
    elapsed time = 00:00:17, memory = 1866.80 (MB).
    Completing 80% with 44933 violations.
    elapsed time = 00:00:25, memory = 1866.80 (MB).
    Completing 90% with 44933 violations.
    elapsed time = 00:00:26, memory = 1866.80 (MB).
    Completing 100% with 44785 violations.
    elapsed time = 00:00:36, memory = 1866.80 (MB).
[INFO DRT-0199]   Number of violations = 44785.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        3    557  11990    354
Min Hole             1      0      0      0
Recheck              0      0      1      0
Short              254  15805  15242    578
[INFO DRT-0267] cpu time = 00:04:51, elapsed time = 00:00:36, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050221 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288274 um.
Total wire length on LAYER met2 = 514283 um.
Total wire length on LAYER met3 = 133971 um.
Total wire length on LAYER met4 = 113693 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29600.
Up-via summary (total 29600):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10791
           met2     9516
           met3     3646
           met4        0
------------------------
                   29600


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 44785 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 44785 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 30% with 44778 violations.
    elapsed time = 00:00:06, memory = 1869.89 (MB).
    Completing 40% with 44778 violations.
    elapsed time = 00:00:06, memory = 1869.89 (MB).
    Completing 50% with 44763 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 60% with 44763 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 70% with 44763 violations.
    elapsed time = 00:00:15, memory = 1869.89 (MB).
    Completing 80% with 44643 violations.
    elapsed time = 00:00:23, memory = 1869.89 (MB).
    Completing 90% with 44643 violations.
    elapsed time = 00:00:24, memory = 1869.89 (MB).
    Completing 100% with 44535 violations.
    elapsed time = 00:00:33, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 44535.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        3    541  11899    365
Min Hole             1      0      0      0
Recheck              0      0      1      0
Short              257  15705  15102    661
[INFO DRT-0267] cpu time = 00:04:41, elapsed time = 00:00:33, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050261 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288252 um.
Total wire length on LAYER met2 = 514221 um.
Total wire length on LAYER met3 = 133941 um.
Total wire length on LAYER met4 = 113846 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29584.
Up-via summary (total 29584):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10787
           met2     9486
           met3     3664
           met4        0
------------------------
                   29584


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 44535 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 44535 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 30% with 44394 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 40% with 44394 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 50% with 44336 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 60% with 44336 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 70% with 44336 violations.
    elapsed time = 00:00:14, memory = 1869.89 (MB).
    Completing 80% with 44207 violations.
    elapsed time = 00:00:19, memory = 1869.89 (MB).
    Completing 90% with 44207 violations.
    elapsed time = 00:00:21, memory = 1869.89 (MB).
    Completing 100% with 44025 violations.
    elapsed time = 00:00:30, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 44025.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        3    530  11888    370
Min Hole             1      0      0      0
Short              259  15343  14984    647
[INFO DRT-0267] cpu time = 00:04:34, elapsed time = 00:00:30, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050270 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288306 um.
Total wire length on LAYER met2 = 514097 um.
Total wire length on LAYER met3 = 134004 um.
Total wire length on LAYER met4 = 113861 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29567.
Up-via summary (total 29567):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10793
           met2     9463
           met3     3664
           met4        0
------------------------
                   29567


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 44025 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 44025 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 30% with 43956 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 40% with 43956 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 50% with 43952 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 60% with 43952 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 70% with 43952 violations.
    elapsed time = 00:00:14, memory = 1869.89 (MB).
    Completing 80% with 43846 violations.
    elapsed time = 00:00:19, memory = 1869.89 (MB).
    Completing 90% with 43846 violations.
    elapsed time = 00:00:23, memory = 1869.89 (MB).
    Completing 100% with 43715 violations.
    elapsed time = 00:00:33, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 43715.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        3    488  11702    364
Min Hole             1      0      0      0
Short              274  15244  14924    715
[INFO DRT-0267] cpu time = 00:04:34, elapsed time = 00:00:33, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050377 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288402 um.
Total wire length on LAYER met2 = 513953 um.
Total wire length on LAYER met3 = 133947 um.
Total wire length on LAYER met4 = 114074 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29543.
Up-via summary (total 29543):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10779
           met2     9435
           met3     3682
           met4        0
------------------------
                   29543


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 43715 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 20% with 44292 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 30% with 45391 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 40% with 45400 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 50% with 46700 violations.
    elapsed time = 00:00:14, memory = 1869.89 (MB).
    Completing 60% with 46700 violations.
    elapsed time = 00:00:16, memory = 1869.89 (MB).
    Completing 70% with 48209 violations.
    elapsed time = 00:00:19, memory = 1869.89 (MB).
    Completing 80% with 48370 violations.
    elapsed time = 00:00:22, memory = 1869.89 (MB).
    Completing 90% with 49656 violations.
    elapsed time = 00:00:25, memory = 1869.89 (MB).
    Completing 100% with 49793 violations.
    elapsed time = 00:00:26, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 49793.
Viol/Layer        met1   met2   via2   met3   met4
Cut Spacing          0      0      2      0      0
Metal Spacing        7    545      0  12672    519
Short              324  16206      1  16477   3040
[INFO DRT-0267] cpu time = 00:04:07, elapsed time = 00:00:27, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050890 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 287899 um.
Total wire length on LAYER met2 = 513732 um.
Total wire length on LAYER met3 = 133917 um.
Total wire length on LAYER met4 = 115340 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29412.
Up-via summary (total 29412):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10615
           met2     9338
           met3     3812
           met4        0
------------------------
                   29412


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 49793 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 20% with 49793 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 30% with 47647 violations.
    elapsed time = 00:00:16, memory = 1869.89 (MB).
    Completing 40% with 47647 violations.
    elapsed time = 00:00:17, memory = 1869.89 (MB).
    Completing 50% with 45383 violations.
    elapsed time = 00:00:26, memory = 1869.89 (MB).
    Completing 60% with 45383 violations.
    elapsed time = 00:00:26, memory = 1869.89 (MB).
    Completing 70% with 45383 violations.
    elapsed time = 00:00:29, memory = 1869.89 (MB).
    Completing 80% with 45324 violations.
    elapsed time = 00:00:35, memory = 1869.89 (MB).
    Completing 90% with 45324 violations.
    elapsed time = 00:00:35, memory = 1869.89 (MB).
    Completing 100% with 45190 violations.
    elapsed time = 00:00:41, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 45190.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        5    545  11673    386
Short              290  15426  16148    717
[INFO DRT-0267] cpu time = 00:05:39, elapsed time = 00:00:41, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051006 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288367 um.
Total wire length on LAYER met2 = 513887 um.
Total wire length on LAYER met3 = 134447 um.
Total wire length on LAYER met4 = 114304 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29411.
Up-via summary (total 29411):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10777
           met2     9331
           met3     3656
           met4        0
------------------------
                   29411


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 45190 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 20% with 45190 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 30% with 45074 violations.
    elapsed time = 00:00:11, memory = 1869.89 (MB).
    Completing 40% with 45074 violations.
    elapsed time = 00:00:12, memory = 1869.89 (MB).
    Completing 50% with 44767 violations.
    elapsed time = 00:00:15, memory = 1869.89 (MB).
    Completing 60% with 44767 violations.
    elapsed time = 00:00:15, memory = 1869.89 (MB).
    Completing 70% with 44767 violations.
    elapsed time = 00:00:19, memory = 1869.89 (MB).
    Completing 80% with 44052 violations.
    elapsed time = 00:00:27, memory = 1869.89 (MB).
    Completing 90% with 44052 violations.
    elapsed time = 00:00:27, memory = 1869.89 (MB).
    Completing 100% with 42516 violations.
    elapsed time = 00:00:37, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 42516.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        2    541  10850    332
Short              291  14722  15256    522
[INFO DRT-0267] cpu time = 00:05:09, elapsed time = 00:00:37, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050984 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288468 um.
Total wire length on LAYER met2 = 513594 um.
Total wire length on LAYER met3 = 134775 um.
Total wire length on LAYER met4 = 114146 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29230.
Up-via summary (total 29230):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10821
           met2     9126
           met3     3636
           met4        0
------------------------
                   29230


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 42516 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 42516 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 30% with 42492 violations.
    elapsed time = 00:00:10, memory = 1869.89 (MB).
    Completing 40% with 42492 violations.
    elapsed time = 00:00:10, memory = 1869.89 (MB).
    Completing 50% with 42454 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 60% with 42454 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 70% with 42454 violations.
    elapsed time = 00:00:19, memory = 1869.89 (MB).
    Completing 80% with 40959 violations.
    elapsed time = 00:00:26, memory = 1869.89 (MB).
    Completing 90% with 40959 violations.
    elapsed time = 00:00:26, memory = 1869.89 (MB).
    Completing 100% with 40601 violations.
    elapsed time = 00:00:36, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 40601.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        2    554  10119    282
Short              302  14202  14685    455
[INFO DRT-0267] cpu time = 00:04:58, elapsed time = 00:00:36, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051011 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288579 um.
Total wire length on LAYER met2 = 513372 um.
Total wire length on LAYER met3 = 134952 um.
Total wire length on LAYER met4 = 114107 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29141.
Up-via summary (total 29141):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10863
           met2     8993
           met3     3638
           met4        0
------------------------
                   29141


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 40601 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 40601 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 30% with 40510 violations.
    elapsed time = 00:00:10, memory = 1869.89 (MB).
    Completing 40% with 40510 violations.
    elapsed time = 00:00:10, memory = 1869.89 (MB).
    Completing 50% with 40485 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 60% with 40485 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 70% with 40485 violations.
    elapsed time = 00:00:20, memory = 1869.89 (MB).
    Completing 80% with 40036 violations.
    elapsed time = 00:00:27, memory = 1869.89 (MB).
    Completing 90% with 40036 violations.
    elapsed time = 00:00:28, memory = 1869.89 (MB).
    Completing 100% with 39732 violations.
    elapsed time = 00:00:37, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 39732.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        4    507   9821    273
Short              299  13916  14449    463
[INFO DRT-0267] cpu time = 00:04:49, elapsed time = 00:00:37, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051012 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288596 um.
Total wire length on LAYER met2 = 513234 um.
Total wire length on LAYER met3 = 135050 um.
Total wire length on LAYER met4 = 114132 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 29077.
Up-via summary (total 29077):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10871
           met2     8917
           met3     3642
           met4        0
------------------------
                   29077


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 39732 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 39732 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 30% with 38807 violations.
    elapsed time = 00:00:05, memory = 1869.89 (MB).
    Completing 40% with 38807 violations.
    elapsed time = 00:00:05, memory = 1869.89 (MB).
    Completing 50% with 38759 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 60% with 38759 violations.
    elapsed time = 00:00:08, memory = 1869.89 (MB).
    Completing 70% with 38759 violations.
    elapsed time = 00:00:12, memory = 1869.89 (MB).
    Completing 80% with 26324 violations.
    elapsed time = 00:00:16, memory = 1869.89 (MB).
    Completing 90% with 26324 violations.
    elapsed time = 00:00:17, memory = 1869.89 (MB).
    Completing 100% with 14958 violations.
    elapsed time = 00:00:22, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 14958.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        4    454    768    226
Short              267   3989   8850    400
[INFO DRT-0267] cpu time = 00:03:14, elapsed time = 00:00:22, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050837 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288567 um.
Total wire length on LAYER met2 = 508996 um.
Total wire length on LAYER met3 = 139146 um.
Total wire length on LAYER met4 = 114126 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25820.
Up-via summary (total 25820):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10861
           met2     5688
           met3     3624
           met4        0
------------------------
                   25820


[INFO DRT-0195] Start 31st optimization iteration.
    Completing 10% with 14958 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 14958 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 30% with 14849 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 40% with 14849 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 50% with 14768 violations.
    elapsed time = 00:00:05, memory = 1869.89 (MB).
    Completing 60% with 14768 violations.
    elapsed time = 00:00:06, memory = 1869.89 (MB).
    Completing 70% with 14768 violations.
    elapsed time = 00:00:11, memory = 1869.89 (MB).
    Completing 80% with 14397 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 90% with 14397 violations.
    elapsed time = 00:00:16, memory = 1869.89 (MB).
    Completing 100% with 14289 violations.
    elapsed time = 00:00:21, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 14289.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        2    407    765    214
Short              268   3642   8585    406
[INFO DRT-0267] cpu time = 00:03:23, elapsed time = 00:00:22, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050869 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288579 um.
Total wire length on LAYER met2 = 508975 um.
Total wire length on LAYER met3 = 139184 um.
Total wire length on LAYER met4 = 114129 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25814.
Up-via summary (total 25814):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10857
           met2     5684
           met3     3626
           met4        0
------------------------
                   25814


[INFO DRT-0195] Start 32nd optimization iteration.
    Completing 10% with 14289 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 14289 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 30% with 14249 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 40% with 14249 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 50% with 14199 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 60% with 14199 violations.
    elapsed time = 00:00:08, memory = 1869.89 (MB).
    Completing 70% with 14199 violations.
    elapsed time = 00:00:11, memory = 1869.89 (MB).
    Completing 80% with 14015 violations.
    elapsed time = 00:00:14, memory = 1869.89 (MB).
    Completing 90% with 14015 violations.
    elapsed time = 00:00:19, memory = 1869.89 (MB).
    Completing 100% with 13914 violations.
    elapsed time = 00:00:26, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 13914.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    403    758    186
Short              289   3550   8329    399
[INFO DRT-0267] cpu time = 00:03:45, elapsed time = 00:00:26, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050892 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288598 um.
Total wire length on LAYER met2 = 508963 um.
Total wire length on LAYER met3 = 139196 um.
Total wire length on LAYER met4 = 114134 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25802.
Up-via summary (total 25802):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10857
           met2     5678
           met3     3620
           met4        0
------------------------
                   25802


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 14027 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 14043 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 30% with 13658 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 40% with 13656 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 50% with 13124 violations.
    elapsed time = 00:00:05, memory = 1869.89 (MB).
    Completing 60% with 13883 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 70% with 13861 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 80% with 14653 violations.
    elapsed time = 00:00:11, memory = 1869.89 (MB).
    Completing 90% with 14652 violations.
    elapsed time = 00:00:11, memory = 1869.89 (MB).
    Completing 100% with 14751 violations.
    elapsed time = 00:00:12, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 14751.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        4    379    691    309
Short              336   4022   7166   1844
[INFO DRT-0267] cpu time = 00:01:57, elapsed time = 00:00:12, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051111 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288323 um.
Total wire length on LAYER met2 = 508742 um.
Total wire length on LAYER met3 = 139107 um.
Total wire length on LAYER met4 = 114937 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25724.
Up-via summary (total 25724):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10785
           met2     5578
           met3     3714
           met4        0
------------------------
                   25724


[INFO DRT-0195] Start 34th optimization iteration.
    Completing 10% with 14751 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 20% with 14751 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 30% with 14219 violations.
    elapsed time = 00:00:12, memory = 1869.89 (MB).
    Completing 40% with 14219 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 50% with 13846 violations.
    elapsed time = 00:00:19, memory = 1869.89 (MB).
    Completing 60% with 13846 violations.
    elapsed time = 00:00:19, memory = 1869.89 (MB).
    Completing 70% with 13846 violations.
    elapsed time = 00:00:21, memory = 1869.89 (MB).
    Completing 80% with 13711 violations.
    elapsed time = 00:00:27, memory = 1869.89 (MB).
    Completing 90% with 13711 violations.
    elapsed time = 00:00:27, memory = 1869.89 (MB).
    Completing 100% with 13621 violations.
    elapsed time = 00:00:32, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 13621.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    371    707    392
Short              276   3846   6912   1117
[INFO DRT-0267] cpu time = 00:04:44, elapsed time = 00:00:32, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051157 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288473 um.
Total wire length on LAYER met2 = 508814 um.
Total wire length on LAYER met3 = 139183 um.
Total wire length on LAYER met4 = 114686 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25730.
Up-via summary (total 25730):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10783
           met2     5604
           met3     3696
           met4        0
------------------------
                   25730


[INFO DRT-0195] Start 35th optimization iteration.
    Completing 10% with 13621 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 20% with 13621 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 30% with 13380 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 40% with 13380 violations.
    elapsed time = 00:00:10, memory = 1869.89 (MB).
    Completing 50% with 13373 violations.
    elapsed time = 00:00:15, memory = 1869.89 (MB).
    Completing 60% with 13373 violations.
    elapsed time = 00:00:15, memory = 1869.89 (MB).
    Completing 70% with 13373 violations.
    elapsed time = 00:00:18, memory = 1869.89 (MB).
    Completing 80% with 13258 violations.
    elapsed time = 00:00:23, memory = 1869.89 (MB).
    Completing 90% with 13258 violations.
    elapsed time = 00:00:23, memory = 1869.89 (MB).
    Completing 100% with 13186 violations.
    elapsed time = 00:00:30, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 13186.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    379    662    362
Short              283   3721   6791    988
[INFO DRT-0267] cpu time = 00:04:23, elapsed time = 00:00:30, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051095 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288544 um.
Total wire length on LAYER met2 = 508723 um.
Total wire length on LAYER met3 = 139203 um.
Total wire length on LAYER met4 = 114623 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25718.
Up-via summary (total 25718):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10781
           met2     5596
           met3     3694
           met4        0
------------------------
                   25718


[INFO DRT-0195] Start 36th optimization iteration.
    Completing 10% with 13186 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 13186 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 30% with 13176 violations.
    elapsed time = 00:00:08, memory = 1869.89 (MB).
    Completing 40% with 13176 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 50% with 13157 violations.
    elapsed time = 00:00:12, memory = 1869.89 (MB).
    Completing 60% with 13157 violations.
    elapsed time = 00:00:12, memory = 1869.89 (MB).
    Completing 70% with 13157 violations.
    elapsed time = 00:00:20, memory = 1869.89 (MB).
    Completing 80% with 12950 violations.
    elapsed time = 00:00:22, memory = 1869.89 (MB).
    Completing 90% with 12950 violations.
    elapsed time = 00:00:23, memory = 1869.89 (MB).
    Completing 100% with 12839 violations.
    elapsed time = 00:00:31, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 12839.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    379    695    350
Short              269   3692   6582    872
[INFO DRT-0267] cpu time = 00:04:12, elapsed time = 00:00:31, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051116 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288548 um.
Total wire length on LAYER met2 = 508664 um.
Total wire length on LAYER met3 = 139208 um.
Total wire length on LAYER met4 = 114693 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25714.
Up-via summary (total 25714):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10775
           met2     5602
           met3     3690
           met4        0
------------------------
                   25714


[INFO DRT-0195] Start 37th optimization iteration.
    Completing 10% with 12839 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 12839 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 30% with 12789 violations.
    elapsed time = 00:00:05, memory = 1869.89 (MB).
    Completing 40% with 12789 violations.
    elapsed time = 00:00:06, memory = 1869.89 (MB).
    Completing 50% with 12780 violations.
    elapsed time = 00:00:08, memory = 1869.89 (MB).
    Completing 60% with 12780 violations.
    elapsed time = 00:00:08, memory = 1869.89 (MB).
    Completing 70% with 12780 violations.
    elapsed time = 00:00:14, memory = 1869.89 (MB).
    Completing 80% with 12537 violations.
    elapsed time = 00:00:16, memory = 1869.89 (MB).
    Completing 90% with 12537 violations.
    elapsed time = 00:00:18, memory = 1869.89 (MB).
    Completing 100% with 12388 violations.
    elapsed time = 00:00:23, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 12388.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    362    695    352
Short              262   3564   6296    857
[INFO DRT-0267] cpu time = 00:03:13, elapsed time = 00:00:23, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051136 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288612 um.
Total wire length on LAYER met2 = 508651 um.
Total wire length on LAYER met3 = 139221 um.
Total wire length on LAYER met4 = 114650 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25706.
Up-via summary (total 25706):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10771
           met2     5600
           met3     3688
           met4        0
------------------------
                   25706


[INFO DRT-0195] Start 38th optimization iteration.
    Completing 10% with 12388 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 12388 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 30% with 12382 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 40% with 12382 violations.
    elapsed time = 00:00:08, memory = 1869.89 (MB).
    Completing 50% with 12374 violations.
    elapsed time = 00:00:10, memory = 1869.89 (MB).
    Completing 60% with 12374 violations.
    elapsed time = 00:00:11, memory = 1869.89 (MB).
    Completing 70% with 12374 violations.
    elapsed time = 00:00:17, memory = 1869.89 (MB).
    Completing 80% with 12314 violations.
    elapsed time = 00:00:21, memory = 1869.89 (MB).
    Completing 90% with 12314 violations.
    elapsed time = 00:00:22, memory = 1869.89 (MB).
    Completing 100% with 12180 violations.
    elapsed time = 00:00:29, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 12180.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    364    696    341
Short              257   3535   6222    765
[INFO DRT-0267] cpu time = 00:03:54, elapsed time = 00:00:29, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051183 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288622 um.
Total wire length on LAYER met2 = 508644 um.
Total wire length on LAYER met3 = 139226 um.
Total wire length on LAYER met4 = 114689 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25722.
Up-via summary (total 25722):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10787
           met2     5602
           met3     3686
           met4        0
------------------------
                   25722


[INFO DRT-0195] Start 39th optimization iteration.
    Completing 10% with 12180 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 12180 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 30% with 12115 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 40% with 12115 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 50% with 12101 violations.
    elapsed time = 00:00:06, memory = 1869.89 (MB).
    Completing 60% with 12101 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 70% with 12101 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 80% with 11998 violations.
    elapsed time = 00:00:15, memory = 1869.89 (MB).
    Completing 90% with 11998 violations.
    elapsed time = 00:00:18, memory = 1869.89 (MB).
    Completing 100% with 11906 violations.
    elapsed time = 00:00:23, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 11906.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    367    679    347
Short              256   3334   6185    738
[INFO DRT-0267] cpu time = 00:03:35, elapsed time = 00:00:23, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051195 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288632 um.
Total wire length on LAYER met2 = 508695 um.
Total wire length on LAYER met3 = 139223 um.
Total wire length on LAYER met4 = 114644 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25718.
Up-via summary (total 25718):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10785
           met2     5604
           met3     3682
           met4        0
------------------------
                   25718


[INFO DRT-0195] Start 40th optimization iteration.
    Completing 10% with 11906 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 11906 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 30% with 11901 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 40% with 11901 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 50% with 11882 violations.
    elapsed time = 00:00:08, memory = 1869.89 (MB).
    Completing 60% with 11882 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 70% with 11882 violations.
    elapsed time = 00:00:12, memory = 1869.89 (MB).
    Completing 80% with 11863 violations.
    elapsed time = 00:00:15, memory = 1869.89 (MB).
    Completing 90% with 11863 violations.
    elapsed time = 00:00:20, memory = 1869.89 (MB).
    Completing 100% with 11840 violations.
    elapsed time = 00:00:26, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 11840.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    367    679    332
Short              263   3301   6163    735
[INFO DRT-0267] cpu time = 00:03:46, elapsed time = 00:00:26, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051271 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288684 um.
Total wire length on LAYER met2 = 508679 um.
Total wire length on LAYER met3 = 139210 um.
Total wire length on LAYER met4 = 114696 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25714.
Up-via summary (total 25714):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10787
           met2     5600
           met3     3680
           met4        0
------------------------
                   25714


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 11911 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 11893 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 30% with 11551 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 40% with 11551 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 50% with 11053 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 60% with 12596 violations.
    elapsed time = 00:00:06, memory = 1869.89 (MB).
    Completing 70% with 12659 violations.
    elapsed time = 00:00:08, memory = 1869.89 (MB).
    Completing 80% with 14066 violations.
    elapsed time = 00:00:10, memory = 1869.89 (MB).
    Completing 90% with 14065 violations.
    elapsed time = 00:00:10, memory = 1869.89 (MB).
    Completing 100% with 14185 violations.
    elapsed time = 00:00:12, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 14185.
Viol/Layer        met1   met2   via2   met3   via3   met4
Metal Spacing        0    323      0    479      0    442
Short              273   3790      1   5138      1   3738
[INFO DRT-0267] cpu time = 00:01:54, elapsed time = 00:00:12, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051203 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288296 um.
Total wire length on LAYER met2 = 508033 um.
Total wire length on LAYER met3 = 139177 um.
Total wire length on LAYER met4 = 115696 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25586.
Up-via summary (total 25586):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10673
           met2     5420
           met3     3846
           met4        0
------------------------
                   25586


[INFO DRT-0195] Start 42nd optimization iteration.
    Completing 10% with 14185 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 20% with 14185 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 30% with 14137 violations.
    elapsed time = 00:00:21, memory = 1869.89 (MB).
    Completing 40% with 14137 violations.
    elapsed time = 00:00:24, memory = 1869.89 (MB).
    Completing 50% with 14084 violations.
    elapsed time = 00:00:36, memory = 1869.89 (MB).
    Completing 60% with 14084 violations.
    elapsed time = 00:00:36, memory = 1869.89 (MB).
    Completing 70% with 14084 violations.
    elapsed time = 00:00:41, memory = 1869.89 (MB).
    Completing 80% with 14028 violations.
    elapsed time = 00:00:51, memory = 1869.89 (MB).
    Completing 90% with 14028 violations.
    elapsed time = 00:00:51, memory = 1869.89 (MB).
    Completing 100% with 13960 violations.
    elapsed time = 00:01:01, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 13960.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    326    480    427
Short              262   3669   5063   3733
[INFO DRT-0267] cpu time = 00:08:59, elapsed time = 00:01:01, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051166 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288416 um.
Total wire length on LAYER met2 = 507997 um.
Total wire length on LAYER met3 = 139109 um.
Total wire length on LAYER met4 = 115642 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25578.
Up-via summary (total 25578):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10667
           met2     5420
           met3     3844
           met4        0
------------------------
                   25578


[INFO DRT-0195] Start 43rd optimization iteration.
    Completing 10% with 13960 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 20% with 13960 violations.
    elapsed time = 00:00:11, memory = 1869.89 (MB).
    Completing 30% with 13952 violations.
    elapsed time = 00:00:18, memory = 1869.89 (MB).
    Completing 40% with 13952 violations.
    elapsed time = 00:00:20, memory = 1869.89 (MB).
    Completing 50% with 13946 violations.
    elapsed time = 00:00:32, memory = 1869.89 (MB).
    Completing 60% with 13946 violations.
    elapsed time = 00:00:32, memory = 1869.89 (MB).
    Completing 70% with 13946 violations.
    elapsed time = 00:00:37, memory = 1869.89 (MB).
    Completing 80% with 13817 violations.
    elapsed time = 00:00:49, memory = 1869.89 (MB).
    Completing 90% with 13817 violations.
    elapsed time = 00:00:49, memory = 1869.89 (MB).
    Completing 100% with 13744 violations.
    elapsed time = 00:01:00, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 13744.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    325    479    423
Short              251   3533   4992   3741
[INFO DRT-0267] cpu time = 00:08:37, elapsed time = 00:01:00, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051141 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288569 um.
Total wire length on LAYER met2 = 507964 um.
Total wire length on LAYER met3 = 139062 um.
Total wire length on LAYER met4 = 115545 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25556.
Up-via summary (total 25556):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10661
           met2     5410
           met3     3838
           met4        0
------------------------
                   25556


[INFO DRT-0195] Start 44th optimization iteration.
    Completing 10% with 13744 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 20% with 13744 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 30% with 13724 violations.
    elapsed time = 00:00:11, memory = 1869.89 (MB).
    Completing 40% with 13724 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 50% with 13687 violations.
    elapsed time = 00:00:18, memory = 1869.89 (MB).
    Completing 60% with 13687 violations.
    elapsed time = 00:00:18, memory = 1869.89 (MB).
    Completing 70% with 13687 violations.
    elapsed time = 00:00:28, memory = 1869.89 (MB).
    Completing 80% with 13655 violations.
    elapsed time = 00:00:33, memory = 1869.89 (MB).
    Completing 90% with 13655 violations.
    elapsed time = 00:00:35, memory = 1869.89 (MB).
    Completing 100% with 13602 violations.
    elapsed time = 00:00:45, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 13602.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    322    479    407
Short              215   3482   4977   3720
[INFO DRT-0267] cpu time = 00:06:15, elapsed time = 00:00:45, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051094 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288566 um.
Total wire length on LAYER met2 = 507928 um.
Total wire length on LAYER met3 = 139097 um.
Total wire length on LAYER met4 = 115502 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25552.
Up-via summary (total 25552):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10661
           met2     5410
           met3     3834
           met4        0
------------------------
                   25552


[INFO DRT-0195] Start 45th optimization iteration.
    Completing 10% with 13602 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 13602 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 30% with 13590 violations.
    elapsed time = 00:00:14, memory = 1869.89 (MB).
    Completing 40% with 13590 violations.
    elapsed time = 00:00:15, memory = 1869.89 (MB).
    Completing 50% with 13573 violations.
    elapsed time = 00:00:20, memory = 1869.89 (MB).
    Completing 60% with 13573 violations.
    elapsed time = 00:00:20, memory = 1869.89 (MB).
    Completing 70% with 13573 violations.
    elapsed time = 00:00:36, memory = 1869.89 (MB).
    Completing 80% with 13493 violations.
    elapsed time = 00:00:41, memory = 1869.89 (MB).
    Completing 90% with 13493 violations.
    elapsed time = 00:00:43, memory = 1869.89 (MB).
    Completing 100% with 13484 violations.
    elapsed time = 00:00:57, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 13484.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    322    479    407
Short              224   3392   4944   3716
[INFO DRT-0267] cpu time = 00:07:42, elapsed time = 00:00:57, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051091 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288570 um.
Total wire length on LAYER met2 = 507918 um.
Total wire length on LAYER met3 = 139114 um.
Total wire length on LAYER met4 = 115488 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25552.
Up-via summary (total 25552):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10661
           met2     5410
           met3     3834
           met4        0
------------------------
                   25552


[INFO DRT-0195] Start 46th optimization iteration.
    Completing 10% with 13484 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 13484 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 30% with 13483 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 40% with 13483 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 50% with 13477 violations.
    elapsed time = 00:00:18, memory = 1869.89 (MB).
    Completing 60% with 13477 violations.
    elapsed time = 00:00:19, memory = 1869.89 (MB).
    Completing 70% with 13477 violations.
    elapsed time = 00:00:32, memory = 1869.89 (MB).
    Completing 80% with 13475 violations.
    elapsed time = 00:00:38, memory = 1869.89 (MB).
    Completing 90% with 13475 violations.
    elapsed time = 00:00:41, memory = 1869.89 (MB).
    Completing 100% with 13460 violations.
    elapsed time = 00:00:53, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 13460.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    322    479    407
Short              232   3372   4933   3715
[INFO DRT-0267] cpu time = 00:07:29, elapsed time = 00:00:53, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051133 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288567 um.
Total wire length on LAYER met2 = 507921 um.
Total wire length on LAYER met3 = 139127 um.
Total wire length on LAYER met4 = 115516 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25552.
Up-via summary (total 25552):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10661
           met2     5410
           met3     3834
           met4        0
------------------------
                   25552


[INFO DRT-0195] Start 47th optimization iteration.
    Completing 10% with 13460 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 13460 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 30% with 13405 violations.
    elapsed time = 00:00:06, memory = 1869.89 (MB).
    Completing 40% with 13405 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 50% with 13356 violations.
    elapsed time = 00:00:12, memory = 1869.89 (MB).
    Completing 60% with 13356 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 70% with 13356 violations.
    elapsed time = 00:00:24, memory = 1869.89 (MB).
    Completing 80% with 13291 violations.
    elapsed time = 00:00:30, memory = 1869.89 (MB).
    Completing 90% with 13291 violations.
    elapsed time = 00:00:35, memory = 1869.89 (MB).
    Completing 100% with 13208 violations.
    elapsed time = 00:00:48, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 13208.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    319    479    402
Short              228   3170   4897   3713
[INFO DRT-0267] cpu time = 00:07:00, elapsed time = 00:00:48, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051138 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288593 um.
Total wire length on LAYER met2 = 507938 um.
Total wire length on LAYER met3 = 139106 um.
Total wire length on LAYER met4 = 115500 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25548.
Up-via summary (total 25548):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10661
           met2     5408
           met3     3832
           met4        0
------------------------
                   25548


[INFO DRT-0195] Start 48th optimization iteration.
    Completing 10% with 13208 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 13208 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 30% with 13199 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 40% with 13199 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 50% with 13186 violations.
    elapsed time = 00:00:17, memory = 1869.89 (MB).
    Completing 60% with 13186 violations.
    elapsed time = 00:00:19, memory = 1869.89 (MB).
    Completing 70% with 13186 violations.
    elapsed time = 00:00:26, memory = 1869.89 (MB).
    Completing 80% with 13154 violations.
    elapsed time = 00:00:32, memory = 1869.89 (MB).
    Completing 90% with 13154 violations.
    elapsed time = 00:00:42, memory = 1869.89 (MB).
    Completing 100% with 13087 violations.
    elapsed time = 00:00:54, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 13087.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    317    481    432
Short              239   3152   4877   3589
[INFO DRT-0267] cpu time = 00:07:41, elapsed time = 00:00:54, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051074 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288699 um.
Total wire length on LAYER met2 = 507981 um.
Total wire length on LAYER met3 = 139028 um.
Total wire length on LAYER met4 = 115364 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25540.
Up-via summary (total 25540):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10659
           met2     5406
           met3     3828
           met4        0
------------------------
                   25540


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 13204 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 13247 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 30% with 13516 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 40% with 13527 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 50% with 13699 violations.
    elapsed time = 00:00:05, memory = 1869.89 (MB).
    Completing 60% with 15336 violations.
    elapsed time = 00:00:06, memory = 1869.89 (MB).
    Completing 70% with 15373 violations.
    elapsed time = 00:00:06, memory = 1869.89 (MB).
    Completing 80% with 17264 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 90% with 17264 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 100% with 17306 violations.
    elapsed time = 00:00:10, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 17306.
Viol/Layer        met1   met2   via2   met3   via3   met4
Cut Spacing          0      0      1      0      3      0
Metal Spacing        4    265      0    383      0    710
Short              266   3574      1   5057      1   7041
[INFO DRT-0267] cpu time = 00:01:41, elapsed time = 00:00:10, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051265 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288318 um.
Total wire length on LAYER met2 = 507011 um.
Total wire length on LAYER met3 = 138936 um.
Total wire length on LAYER met4 = 116999 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25374.
Up-via summary (total 25374):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10483
           met2     5184
           met3     4060
           met4        0
------------------------
                   25374


[INFO DRT-0195] Start 50th optimization iteration.
    Completing 10% with 17306 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 20% with 17306 violations.
    elapsed time = 00:00:29, memory = 1869.89 (MB).
    Completing 30% with 14689 violations.
    elapsed time = 00:00:44, memory = 1869.89 (MB).
    Completing 40% with 14689 violations.
    elapsed time = 00:00:49, memory = 1869.89 (MB).
    Completing 50% with 11325 violations.
    elapsed time = 00:01:15, memory = 1869.89 (MB).
    Completing 60% with 11325 violations.
    elapsed time = 00:01:15, memory = 1869.89 (MB).
    Completing 70% with 11325 violations.
    elapsed time = 00:01:25, memory = 1869.89 (MB).
    Completing 80% with 11207 violations.
    elapsed time = 00:01:44, memory = 1869.89 (MB).
    Completing 90% with 11207 violations.
    elapsed time = 00:01:44, memory = 1869.89 (MB).
    Completing 100% with 11192 violations.
    elapsed time = 00:02:04, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 11192.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        2    346    491    442
Short              257   3305   5029   1320
[INFO DRT-0267] cpu time = 00:17:38, elapsed time = 00:02:04, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050958 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288776 um.
Total wire length on LAYER met2 = 508550 um.
Total wire length on LAYER met3 = 139060 um.
Total wire length on LAYER met4 = 114571 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25590.
Up-via summary (total 25590):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10715
           met2     5498
           met3     3730
           met4        0
------------------------
                   25590


[INFO DRT-0195] Start 51st optimization iteration.
    Completing 10% with 11192 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 20% with 11192 violations.
    elapsed time = 00:00:13, memory = 1869.89 (MB).
    Completing 30% with 11143 violations.
    elapsed time = 00:00:27, memory = 1869.89 (MB).
    Completing 40% with 11143 violations.
    elapsed time = 00:00:30, memory = 1869.89 (MB).
    Completing 50% with 11138 violations.
    elapsed time = 00:00:41, memory = 1869.89 (MB).
    Completing 60% with 11138 violations.
    elapsed time = 00:00:41, memory = 1869.89 (MB).
    Completing 70% with 11138 violations.
    elapsed time = 00:00:50, memory = 1869.89 (MB).
    Completing 80% with 11069 violations.
    elapsed time = 00:01:07, memory = 1869.89 (MB).
    Completing 90% with 11069 violations.
    elapsed time = 00:01:07, memory = 1869.89 (MB).
    Completing 100% with 11009 violations.
    elapsed time = 00:01:29, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 11009.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    339    491    435
Short              234   3207   4993   1310
[INFO DRT-0267] cpu time = 00:13:03, elapsed time = 00:01:29, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050964 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288842 um.
Total wire length on LAYER met2 = 508443 um.
Total wire length on LAYER met3 = 139064 um.
Total wire length on LAYER met4 = 114614 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25588.
Up-via summary (total 25588):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10713
           met2     5498
           met3     3730
           met4        0
------------------------
                   25588


[INFO DRT-0195] Start 52nd optimization iteration.
    Completing 10% with 11009 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 20% with 11009 violations.
    elapsed time = 00:00:12, memory = 1869.89 (MB).
    Completing 30% with 10968 violations.
    elapsed time = 00:00:32, memory = 1869.89 (MB).
    Completing 40% with 10968 violations.
    elapsed time = 00:00:35, memory = 1869.89 (MB).
    Completing 50% with 10929 violations.
    elapsed time = 00:00:46, memory = 1869.89 (MB).
    Completing 60% with 10929 violations.
    elapsed time = 00:00:46, memory = 1869.89 (MB).
    Completing 70% with 10929 violations.
    elapsed time = 00:01:16, memory = 1869.89 (MB).
    Completing 80% with 10664 violations.
    elapsed time = 00:01:23, memory = 1869.89 (MB).
    Completing 90% with 10664 violations.
    elapsed time = 00:01:26, memory = 1869.89 (MB).
    Completing 100% with 10390 violations.
    elapsed time = 00:01:51, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 10390.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    353    458    362
Short              236   3176   4909    896
[INFO DRT-0267] cpu time = 00:15:15, elapsed time = 00:01:52, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050975 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288963 um.
Total wire length on LAYER met2 = 508608 um.
Total wire length on LAYER met3 = 139061 um.
Total wire length on LAYER met4 = 114341 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25634.
Up-via summary (total 25634):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10765
           met2     5518
           met3     3704
           met4        0
------------------------
                   25634


[INFO DRT-0195] Start 53rd optimization iteration.
    Completing 10% with 10390 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 20% with 10390 violations.
    elapsed time = 00:00:10, memory = 1869.89 (MB).
    Completing 30% with 10386 violations.
    elapsed time = 00:00:29, memory = 1869.89 (MB).
    Completing 40% with 10386 violations.
    elapsed time = 00:00:31, memory = 1869.89 (MB).
    Completing 50% with 10376 violations.
    elapsed time = 00:00:41, memory = 1869.89 (MB).
    Completing 60% with 10376 violations.
    elapsed time = 00:00:41, memory = 1869.89 (MB).
    Completing 70% with 10376 violations.
    elapsed time = 00:01:12, memory = 1869.89 (MB).
    Completing 80% with 10255 violations.
    elapsed time = 00:01:23, memory = 1869.89 (MB).
    Completing 90% with 10255 violations.
    elapsed time = 00:01:26, memory = 1869.89 (MB).
    Completing 100% with 10143 violations.
    elapsed time = 00:01:49, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 10143.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    347    467    316
Short              244   3152   4913    704
[INFO DRT-0267] cpu time = 00:14:34, elapsed time = 00:01:49, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050952 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288942 um.
Total wire length on LAYER met2 = 508592 um.
Total wire length on LAYER met3 = 139111 um.
Total wire length on LAYER met4 = 114305 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25612.
Up-via summary (total 25612):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10743
           met2     5526
           met3     3696
           met4        0
------------------------
                   25612


[INFO DRT-0195] Start 54th optimization iteration.
    Completing 10% with 10143 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 10143 violations.
    elapsed time = 00:00:09, memory = 1869.89 (MB).
    Completing 30% with 10131 violations.
    elapsed time = 00:00:28, memory = 1869.89 (MB).
    Completing 40% with 10131 violations.
    elapsed time = 00:00:28, memory = 1869.89 (MB).
    Completing 50% with 10123 violations.
    elapsed time = 00:00:38, memory = 1869.89 (MB).
    Completing 60% with 10123 violations.
    elapsed time = 00:00:41, memory = 1869.89 (MB).
    Completing 70% with 10123 violations.
    elapsed time = 00:01:03, memory = 1869.89 (MB).
    Completing 80% with 9951 violations.
    elapsed time = 00:01:16, memory = 1869.89 (MB).
    Completing 90% with 9951 violations.
    elapsed time = 00:01:22, memory = 1869.89 (MB).
    Completing 100% with 9916 violations.
    elapsed time = 00:01:43, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 9916.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    350    403    305
Short              252   3099   4903    604
[INFO DRT-0267] cpu time = 00:14:03, elapsed time = 00:01:43, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050965 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289015 um.
Total wire length on LAYER met2 = 508569 um.
Total wire length on LAYER met3 = 139082 um.
Total wire length on LAYER met4 = 114298 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25650.
Up-via summary (total 25650):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10775
           met2     5528
           met3     3700
           met4        0
------------------------
                   25650


[INFO DRT-0195] Start 55th optimization iteration.
    Completing 10% with 9916 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 9916 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 30% with 9907 violations.
    elapsed time = 00:00:16, memory = 1869.89 (MB).
    Completing 40% with 9907 violations.
    elapsed time = 00:00:18, memory = 1869.89 (MB).
    Completing 50% with 9892 violations.
    elapsed time = 00:00:30, memory = 1869.89 (MB).
    Completing 60% with 9892 violations.
    elapsed time = 00:00:33, memory = 1869.89 (MB).
    Completing 70% with 9892 violations.
    elapsed time = 00:00:52, memory = 1869.89 (MB).
    Completing 80% with 9860 violations.
    elapsed time = 00:01:01, memory = 1869.89 (MB).
    Completing 90% with 9860 violations.
    elapsed time = 00:01:14, memory = 1869.89 (MB).
    Completing 100% with 9790 violations.
    elapsed time = 00:01:34, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 9790.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    348    368    297
Short              249   3056   4886    586
[INFO DRT-0267] cpu time = 00:13:13, elapsed time = 00:01:34, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1050982 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289047 um.
Total wire length on LAYER met2 = 508546 um.
Total wire length on LAYER met3 = 139057 um.
Total wire length on LAYER met4 = 114331 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25648.
Up-via summary (total 25648):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10769
           met2     5528
           met3     3704
           met4        0
------------------------
                   25648


[INFO DRT-0195] Start 56th optimization iteration.
    Completing 10% with 9790 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 9790 violations.
    elapsed time = 00:00:01, memory = 1869.89 (MB).
    Completing 30% with 9779 violations.
    elapsed time = 00:00:08, memory = 1869.89 (MB).
    Completing 40% with 9779 violations.
    elapsed time = 00:00:14, memory = 1869.89 (MB).
    Completing 50% with 9776 violations.
    elapsed time = 00:00:37, memory = 1869.89 (MB).
    Completing 60% with 9776 violations.
    elapsed time = 00:00:40, memory = 1869.89 (MB).
    Completing 70% with 9776 violations.
    elapsed time = 00:00:55, memory = 1869.89 (MB).
    Completing 80% with 9744 violations.
    elapsed time = 00:01:05, memory = 1869.89 (MB).
    Completing 90% with 9744 violations.
    elapsed time = 00:01:23, memory = 1869.89 (MB).
    Completing 100% with 9707 violations.
    elapsed time = 00:01:50, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 9707.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    344    354    282
Short              267   3026   4856    578
[INFO DRT-0267] cpu time = 00:14:38, elapsed time = 00:01:50, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051045 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289098 um.
Total wire length on LAYER met2 = 508547 um.
Total wire length on LAYER met3 = 139044 um.
Total wire length on LAYER met4 = 114355 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25662.
Up-via summary (total 25662):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10781
           met2     5526
           met3     3708
           met4        0
------------------------
                   25662


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 9778 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 9801 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 30% with 9928 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 40% with 9952 violations.
    elapsed time = 00:00:03, memory = 1869.89 (MB).
    Completing 50% with 10085 violations.
    elapsed time = 00:00:05, memory = 1869.89 (MB).
    Completing 60% with 10387 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 70% with 10413 violations.
    elapsed time = 00:00:08, memory = 1869.89 (MB).
    Completing 80% with 11163 violations.
    elapsed time = 00:00:10, memory = 1869.89 (MB).
    Completing 90% with 11163 violations.
    elapsed time = 00:00:10, memory = 1869.89 (MB).
    Completing 100% with 11206 violations.
    elapsed time = 00:00:11, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 11206.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    329    367    346
Short              284   3453   5015   1412
[INFO DRT-0267] cpu time = 00:01:47, elapsed time = 00:00:11, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051078 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288877 um.
Total wire length on LAYER met2 = 508481 um.
Total wire length on LAYER met3 = 139032 um.
Total wire length on LAYER met4 = 114687 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25626.
Up-via summary (total 25626):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10745
           met2     5480
           met3     3754
           met4        0
------------------------
                   25626


[INFO DRT-0195] Start 58th optimization iteration.
    Completing 10% with 11206 violations.
    elapsed time = 00:00:07, memory = 1869.89 (MB).
    Completing 20% with 11206 violations.
    elapsed time = 00:00:41, memory = 1869.89 (MB).
    Completing 30% with 11171 violations.
    elapsed time = 00:01:11, memory = 1869.89 (MB).
    Completing 40% with 11171 violations.
    elapsed time = 00:01:17, memory = 1869.89 (MB).
    Completing 50% with 11144 violations.
    elapsed time = 00:01:58, memory = 1869.89 (MB).
    Completing 60% with 11144 violations.
    elapsed time = 00:01:58, memory = 1869.89 (MB).
    Completing 70% with 11144 violations.
    elapsed time = 00:02:13, memory = 1869.89 (MB).
    Completing 80% with 11111 violations.
    elapsed time = 00:02:53, memory = 1869.89 (MB).
    Completing 90% with 11111 violations.
    elapsed time = 00:02:53, memory = 1869.89 (MB).
    Completing 100% with 11086 violations.
    elapsed time = 00:03:31, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 11086.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    328    365    347
Short              264   3374   5008   1400
[INFO DRT-0267] cpu time = 00:27:47, elapsed time = 00:03:31, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051097 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 288922 um.
Total wire length on LAYER met2 = 508368 um.
Total wire length on LAYER met3 = 139081 um.
Total wire length on LAYER met4 = 114724 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25624.
Up-via summary (total 25624):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10743
           met2     5478
           met3     3756
           met4        0
------------------------
                   25624


[INFO DRT-0195] Start 59th optimization iteration.
    Completing 10% with 11086 violations.
    elapsed time = 00:00:11, memory = 1869.89 (MB).
    Completing 20% with 11086 violations.
    elapsed time = 00:00:46, memory = 1869.89 (MB).
    Completing 30% with 10501 violations.
    elapsed time = 00:01:22, memory = 1869.89 (MB).
    Completing 40% with 10501 violations.
    elapsed time = 00:01:29, memory = 1869.89 (MB).
    Completing 50% with 10132 violations.
    elapsed time = 00:02:02, memory = 1869.89 (MB).
    Completing 60% with 10132 violations.
    elapsed time = 00:02:02, memory = 1869.89 (MB).
    Completing 70% with 10132 violations.
    elapsed time = 00:02:29, memory = 1869.89 (MB).
    Completing 80% with 10126 violations.
    elapsed time = 00:03:18, memory = 1869.89 (MB).
    Completing 90% with 10126 violations.
    elapsed time = 00:03:18, memory = 1869.89 (MB).
    Completing 100% with 10118 violations.
    elapsed time = 00:04:07, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 10118.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    357    457    209
Short              265   3344   4999    487
[INFO DRT-0267] cpu time = 00:34:02, elapsed time = 00:04:07, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051159 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289281 um.
Total wire length on LAYER met2 = 508734 um.
Total wire length on LAYER met3 = 139103 um.
Total wire length on LAYER met4 = 114040 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25756.
Up-via summary (total 25756):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10877
           met2     5564
           met3     3668
           met4        0
------------------------
                   25756


[INFO DRT-0195] Start 60th optimization iteration.
    Completing 10% with 10118 violations.
    elapsed time = 00:00:06, memory = 1869.89 (MB).
    Completing 20% with 10118 violations.
    elapsed time = 00:00:28, memory = 1869.89 (MB).
    Completing 30% with 10114 violations.
    elapsed time = 00:01:15, memory = 1869.89 (MB).
    Completing 40% with 10114 violations.
    elapsed time = 00:01:21, memory = 1869.89 (MB).
    Completing 50% with 10097 violations.
    elapsed time = 00:01:44, memory = 1869.89 (MB).
    Completing 60% with 10097 violations.
    elapsed time = 00:01:48, memory = 1869.89 (MB).
    Completing 70% with 10097 violations.
    elapsed time = 00:02:33, memory = 1869.89 (MB).
    Completing 80% with 9933 violations.
    elapsed time = 00:03:02, memory = 1869.89 (MB).
    Completing 90% with 9933 violations.
    elapsed time = 00:03:11, memory = 1869.89 (MB).
    Completing 100% with 9782 violations.
    elapsed time = 00:03:57, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 9782.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    357    442    166
Short              260   3324   4967    266
[INFO DRT-0267] cpu time = 00:31:25, elapsed time = 00:03:57, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051157 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289439 um.
Total wire length on LAYER met2 = 508820 um.
Total wire length on LAYER met3 = 139116 um.
Total wire length on LAYER met4 = 113781 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25824.
Up-via summary (total 25824):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10943
           met2     5600
           met3     3634
           met4        0
------------------------
                   25824


[INFO DRT-0195] Start 61st optimization iteration.
    Completing 10% with 9782 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 20% with 9782 violations.
    elapsed time = 00:00:23, memory = 1869.89 (MB).
    Completing 30% with 9782 violations.
    elapsed time = 00:01:08, memory = 1869.89 (MB).
    Completing 40% with 9782 violations.
    elapsed time = 00:01:12, memory = 1869.89 (MB).
    Completing 50% with 9773 violations.
    elapsed time = 00:01:32, memory = 1869.89 (MB).
    Completing 60% with 9773 violations.
    elapsed time = 00:01:34, memory = 1869.89 (MB).
    Completing 70% with 9773 violations.
    elapsed time = 00:02:30, memory = 1869.89 (MB).
    Completing 80% with 9654 violations.
    elapsed time = 00:02:52, memory = 1869.89 (MB).
    Completing 90% with 9654 violations.
    elapsed time = 00:03:01, memory = 1869.89 (MB).
    Completing 100% with 9610 violations.
    elapsed time = 00:03:49, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 9610.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    359    405    147
Short              265   3300   4930    204
[INFO DRT-0267] cpu time = 00:30:07, elapsed time = 00:03:49, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051093 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289456 um.
Total wire length on LAYER met2 = 508821 um.
Total wire length on LAYER met3 = 139150 um.
Total wire length on LAYER met4 = 113665 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25830.
Up-via summary (total 25830):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10951
           met2     5608
           met3     3624
           met4        0
------------------------
                   25830


[INFO DRT-0195] Start 62nd optimization iteration.
    Completing 10% with 9610 violations.
    elapsed time = 00:00:02, memory = 1869.89 (MB).
    Completing 20% with 9610 violations.
    elapsed time = 00:00:21, memory = 1869.89 (MB).
    Completing 30% with 9610 violations.
    elapsed time = 00:01:04, memory = 1869.89 (MB).
    Completing 40% with 9610 violations.
    elapsed time = 00:01:04, memory = 1869.89 (MB).
    Completing 50% with 9600 violations.
    elapsed time = 00:01:27, memory = 1869.89 (MB).
    Completing 60% with 9600 violations.
    elapsed time = 00:01:34, memory = 1869.89 (MB).
    Completing 70% with 9600 violations.
    elapsed time = 00:02:19, memory = 1869.89 (MB).
    Completing 80% with 9582 violations.
    elapsed time = 00:02:44, memory = 1869.89 (MB).
    Completing 90% with 9582 violations.
    elapsed time = 00:02:57, memory = 1869.89 (MB).
    Completing 100% with 9525 violations.
    elapsed time = 00:03:38, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 9525.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    350    372    151
Short              273   3273   4916    190
[INFO DRT-0267] cpu time = 00:28:26, elapsed time = 00:03:38, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051097 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289511 um.
Total wire length on LAYER met2 = 508795 um.
Total wire length on LAYER met3 = 139144 um.
Total wire length on LAYER met4 = 113646 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25824.
Up-via summary (total 25824):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10943
           met2     5610
           met3     3624
           met4        0
------------------------
                   25824


[INFO DRT-0195] Start 63rd optimization iteration.
    Completing 10% with 9525 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 9525 violations.
    elapsed time = 00:00:11, memory = 1869.89 (MB).
    Completing 30% with 9525 violations.
    elapsed time = 00:00:31, memory = 1869.89 (MB).
    Completing 40% with 9525 violations.
    elapsed time = 00:00:35, memory = 1869.89 (MB).
    Completing 50% with 9430 violations.
    elapsed time = 00:01:07, memory = 1869.89 (MB).
    Completing 60% with 9430 violations.
    elapsed time = 00:01:16, memory = 1869.89 (MB).
    Completing 70% with 9430 violations.
    elapsed time = 00:01:51, memory = 1869.89 (MB).
    Completing 80% with 9393 violations.
    elapsed time = 00:02:06, memory = 1869.89 (MB).
    Completing 90% with 9393 violations.
    elapsed time = 00:02:26, memory = 1869.89 (MB).
    Completing 100% with 9321 violations.
    elapsed time = 00:03:09, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 9321.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    350    354    131
Short              271   3116   4919    180
[INFO DRT-0267] cpu time = 00:25:52, elapsed time = 00:03:09, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051097 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289556 um.
Total wire length on LAYER met2 = 508812 um.
Total wire length on LAYER met3 = 139140 um.
Total wire length on LAYER met4 = 113587 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25832.
Up-via summary (total 25832):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10949
           met2     5616
           met3     3620
           met4        0
------------------------
                   25832


[INFO DRT-0195] Start 64th optimization iteration.
    Completing 10% with 9321 violations.
    elapsed time = 00:00:00, memory = 1869.89 (MB).
    Completing 20% with 9321 violations.
    elapsed time = 00:00:04, memory = 1869.89 (MB).
    Completing 30% with 9315 violations.
    elapsed time = 00:00:21, memory = 1869.89 (MB).
    Completing 40% with 9315 violations.
    elapsed time = 00:00:33, memory = 1869.89 (MB).
    Completing 50% with 9302 violations.
    elapsed time = 00:01:32, memory = 1869.89 (MB).
    Completing 60% with 9302 violations.
    elapsed time = 00:01:41, memory = 1869.89 (MB).
    Completing 70% with 9302 violations.
    elapsed time = 00:02:08, memory = 1869.89 (MB).
    Completing 80% with 9284 violations.
    elapsed time = 00:02:23, memory = 1869.89 (MB).
    Completing 90% with 9284 violations.
    elapsed time = 00:02:55, memory = 1869.89 (MB).
    Completing 100% with 9259 violations.
    elapsed time = 00:03:57, memory = 1869.89 (MB).
[INFO DRT-0199]   Number of violations = 9259.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0    349    340    113
Short              280   3085   4910    182
[INFO DRT-0267] cpu time = 00:30:02, elapsed time = 00:03:58, memory = 1869.89 (MB), peak = 1869.89 (MB)
Total wire length = 1051119 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289571 um.
Total wire length on LAYER met2 = 508833 um.
Total wire length on LAYER met3 = 139112 um.
Total wire length on LAYER met4 = 113602 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25828.
Up-via summary (total 25828):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10945
           met2     5618
           met3     3618
           met4        0
------------------------
                   25828


[INFO DRT-0198] Complete detail routing.
Total wire length = 1051119 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 289571 um.
Total wire length on LAYER met2 = 508833 um.
Total wire length on LAYER met3 = 139112 um.
Total wire length on LAYER met4 = 113602 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 25828.
Up-via summary (total 25828):

------------------------
 FR_MASTERSLICE        0
            li1     5647
           met1    10945
           met2     5618
           met3     3618
           met4        0
------------------------
                   25828


[INFO DRT-0267] cpu time = 09:13:39, elapsed time = 01:08:02, memory = 1869.89 (MB), peak = 1869.89 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
eFPGA_top_i.eFPGA_inst.Tile_X0Y1_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y1_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y2_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y2_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y3_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y3_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y4_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y4_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y5_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y5_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y6_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y6_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y7_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y7_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y8_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y8_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y9_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y9_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y10_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y10_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y11_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y11_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y12_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y12_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y13_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y13_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X0Y14_W_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X0Y14_W_IO
eFPGA_top_i.eFPGA_inst.Tile_X1Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X1Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X1Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X1Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X2Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X2Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X2Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X2Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X3Y0_N_term_single2 matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y0_N_term_single2
eFPGA_top_i.eFPGA_inst.Tile_X3Y1_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y1_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y2_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y2_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y3_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y3_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y4_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y4_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y5_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y5_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y6_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y6_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y7_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y7_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y8_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y8_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y9_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y9_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y10_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y10_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y11_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y11_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y12_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y12_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y13_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y13_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y14_RegFile matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y14_RegFile
eFPGA_top_i.eFPGA_inst.Tile_X3Y15_S_term_single2 matched with eFPGA_top_i.eFPGA_inst.Tile_X3Y15_S_term_single2
eFPGA_top_i.eFPGA_inst.Tile_X4Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X4Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X4Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X4Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X5Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X5Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X5Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X5Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X6Y0_N_term_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y0_N_term_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y1_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y1_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y3_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y3_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y5_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y5_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y7_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y7_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y9_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y9_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y11_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y11_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y13_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y13_DSP
eFPGA_top_i.eFPGA_inst.Tile_X6Y15_S_term_DSP matched with eFPGA_top_i.eFPGA_inst.Tile_X6Y15_S_term_DSP
eFPGA_top_i.eFPGA_inst.Tile_X7Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X7Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X7Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X7Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X8Y0_N_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y0_N_term_single
eFPGA_top_i.eFPGA_inst.Tile_X8Y1_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y1_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y2_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y2_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y3_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y3_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y4_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y4_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y5_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y5_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y6_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y6_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y7_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y7_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y8_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y8_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y9_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y9_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y10_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y10_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y11_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y11_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y12_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y12_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y13_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y13_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y14_LUT4AB matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y14_LUT4AB
eFPGA_top_i.eFPGA_inst.Tile_X8Y15_S_term_single matched with eFPGA_top_i.eFPGA_inst.Tile_X8Y15_S_term_single
eFPGA_top_i.eFPGA_inst.Tile_X9Y0_N_term_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y0_N_term_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y1_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y1_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y2_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y2_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y3_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y3_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y4_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y4_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y5_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y5_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y6_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y6_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y7_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y7_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y8_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y8_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y9_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y9_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y10_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y10_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y11_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y11_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y12_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y12_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y13_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y13_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y14_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y14_RAM_IO
eFPGA_top_i.eFPGA_inst.Tile_X9Y15_S_term_RAM_IO matched with eFPGA_top_i.eFPGA_inst.Tile_X9Y15_S_term_RAM_IO
eFPGA_top_i.Inst_BlockRAM_6 matched with eFPGA_top_i.Inst_BlockRAM_6
eFPGA_top_i.Inst_BlockRAM_5 matched with eFPGA_top_i.Inst_BlockRAM_5
eFPGA_top_i.Inst_BlockRAM_4 matched with eFPGA_top_i.Inst_BlockRAM_4
eFPGA_top_i.Inst_BlockRAM_3 matched with eFPGA_top_i.Inst_BlockRAM_3
eFPGA_top_i.Inst_BlockRAM_2 matched with eFPGA_top_i.Inst_BlockRAM_2
eFPGA_top_i.Inst_BlockRAM_1 matched with eFPGA_top_i.Inst_BlockRAM_1
eFPGA_top_i.Inst_BlockRAM_0 matched with eFPGA_top_i.Inst_BlockRAM_0
eFPGA_top_i.eFPGA_Config_inst matched with eFPGA_top_i.eFPGA_Config_inst
Updating metrics…
Cell type report:                       Count       Area
  Macro                                   159 8134702.00
  Fill cell                              5176   19428.63
  Tap cell                              13483   16869.93
  Antenna cell                           1100    2752.64
  Buffer                                   56     315.30
  Timing Repair Buffer                    270    3288.15
  Sequential cell                         448    9460.32
  Multi-Input combinational cell          721    7314.52
  Total                                 21413 8194131.50
Writing OpenROAD database to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/44-openroad-detailedrouting/efpga_core.odb'…
Writing netlist to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/44-openroad-detailedrouting/efpga_core.nl.v'…
Writing powered netlist to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/44-openroad-detailedrouting/efpga_core.pnl.v'…
Writing layout to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/44-openroad-detailedrouting/efpga_core.def'…
Writing timing constraints to '/mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/44-openroad-detailedrouting/efpga_core.sdc'…
