02:24:25 INFO  : Registering command handlers for SDK TCF services
02:24:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\temp_xsdb_launch_script.tcl
02:24:28 INFO  : XSCT server has started successfully.
02:24:28 INFO  : Successfully done setting XSCT server connection channel  
02:24:28 INFO  : Processing command line option -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf.
02:24:28 INFO  : Successfully done setting SDK workspace  
02:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:26:32 INFO  : 'fpga -state' command is executed.
02:26:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:33 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:26:33 INFO  : 'jtag frequency' command is executed.
02:26:33 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:26:33 INFO  : Context for 'APU' is selected.
02:26:33 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:33 INFO  : Context for 'APU' is selected.
02:26:33 INFO  : 'stop' command is executed.
02:26:33 INFO  : 'ps7_init' command is executed.
02:26:33 INFO  : 'ps7_post_config' command is executed.
02:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:33 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:34 INFO  : Memory regions updated for context APU
02:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:34 INFO  : 'con' command is executed.
02:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:26:34 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:27:21 INFO  : Disconnected from the channel tcfchan#1.
02:27:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:27:22 INFO  : 'fpga -state' command is executed.
02:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:22 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:27:22 INFO  : 'jtag frequency' command is executed.
02:27:22 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:27:22 INFO  : Context for 'APU' is selected.
02:27:25 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:25 INFO  : Context for 'APU' is selected.
02:27:25 INFO  : 'stop' command is executed.
02:27:26 INFO  : 'ps7_init' command is executed.
02:27:26 INFO  : 'ps7_post_config' command is executed.
02:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:26 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:26 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:26 INFO  : Memory regions updated for context APU
02:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:26 INFO  : 'con' command is executed.
02:27:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:27:26 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:32:22 INFO  : Disconnected from the channel tcfchan#2.
02:32:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:32:23 INFO  : 'fpga -state' command is executed.
02:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:32:24 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:32:24 INFO  : 'jtag frequency' command is executed.
02:32:24 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:32:24 INFO  : Context for 'APU' is selected.
02:32:27 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:32:27 INFO  : 'configparams force-mem-access 1' command is executed.
02:32:27 INFO  : Context for 'APU' is selected.
02:32:27 INFO  : 'stop' command is executed.
02:32:27 INFO  : 'ps7_init' command is executed.
02:32:27 INFO  : 'ps7_post_config' command is executed.
02:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:27 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:32:27 INFO  : 'configparams force-mem-access 0' command is executed.
02:32:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:32:27 INFO  : Memory regions updated for context APU
02:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:28 INFO  : 'con' command is executed.
02:32:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:32:28 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
03:18:52 INFO  : Disconnected from the channel tcfchan#3.
03:31:14 INFO  : Registering command handlers for SDK TCF services
03:31:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\temp_xsdb_launch_script.tcl
03:31:17 INFO  : XSCT server has started successfully.
03:31:17 INFO  : Successfully done setting XSCT server connection channel  
03:31:17 INFO  : Successfully done setting SDK workspace  
03:31:17 INFO  : Processing command line option -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf.
03:31:17 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
03:31:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637454640780,  Project:1637448638934
03:31:21 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf.
03:31:22 INFO  : Copied contents of C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
03:31:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:31:33 INFO  : 
03:31:34 INFO  : Updating hardware inferred compiler options for app_test.
03:31:34 INFO  : Clearing existing target manager status.
03:55:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:55:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
03:55:30 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
03:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
03:55:52 INFO  : 'fpga -state' command is executed.
03:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:55:52 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
03:55:52 INFO  : 'jtag frequency' command is executed.
03:55:52 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:55:52 INFO  : Context for 'APU' is selected.
03:55:52 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:55:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:55:52 INFO  : Context for 'APU' is selected.
03:55:53 INFO  : 'stop' command is executed.
03:55:53 INFO  : 'ps7_init' command is executed.
03:55:53 INFO  : 'ps7_post_config' command is executed.
03:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:53 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:55:53 INFO  : 'configparams force-mem-access 0' command is executed.
03:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:55:53 INFO  : Memory regions updated for context APU
03:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:54 INFO  : 'con' command is executed.
03:55:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

03:55:54 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
03:57:23 INFO  : Disconnected from the channel tcfchan#1.
03:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
03:57:24 INFO  : 'fpga -state' command is executed.
03:57:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:57:25 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
03:57:25 INFO  : 'jtag frequency' command is executed.
03:57:25 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:57:25 INFO  : Context for 'APU' is selected.
03:57:27 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
03:57:28 INFO  : Context for 'APU' is selected.
03:57:28 INFO  : 'stop' command is executed.
03:57:28 INFO  : 'ps7_init' command is executed.
03:57:28 INFO  : 'ps7_post_config' command is executed.
03:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:28 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:57:28 INFO  : 'configparams force-mem-access 0' command is executed.
03:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:57:28 INFO  : Memory regions updated for context APU
03:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:28 INFO  : 'con' command is executed.
03:57:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

03:57:28 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
04:01:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:01:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
04:01:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
04:01:51 INFO  : Disconnected from the channel tcfchan#2.
04:01:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
04:01:52 INFO  : 'fpga -state' command is executed.
04:01:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:01:52 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
04:01:52 INFO  : 'jtag frequency' command is executed.
04:01:52 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:01:52 INFO  : Context for 'APU' is selected.
04:01:52 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
04:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
04:01:52 INFO  : Context for 'APU' is selected.
04:01:53 INFO  : 'stop' command is executed.
04:01:53 INFO  : 'ps7_init' command is executed.
04:01:53 INFO  : 'ps7_post_config' command is executed.
04:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:53 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:01:53 INFO  : 'configparams force-mem-access 0' command is executed.
04:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:01:53 INFO  : Memory regions updated for context APU
04:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:54 INFO  : 'con' command is executed.
04:01:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

04:01:54 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
05:02:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637459937844,  Project:1637454640780
05:02:30 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:02:33 INFO  : Copied contents of C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
05:02:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:02:43 INFO  : 
05:02:43 INFO  : Updating hardware inferred compiler options for app_test.
05:02:43 INFO  : Clearing existing target manager status.
05:02:43 INFO  : Closing and re-opening the MSS file of ther project app_test_bsp
05:02:44 INFO  : Closing and re-opening the MSS file of ther project app_test_bsp
05:02:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
05:02:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
05:07:23 INFO  : Disconnected from the channel tcfchan#3.
05:07:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
05:07:24 INFO  : 'fpga -state' command is executed.
05:07:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:07:24 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
05:07:24 INFO  : 'jtag frequency' command is executed.
05:07:24 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:07:24 INFO  : Context for 'APU' is selected.
05:07:24 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
05:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
05:07:24 INFO  : Context for 'APU' is selected.
05:07:25 INFO  : 'stop' command is executed.
05:07:25 INFO  : 'ps7_init' command is executed.
05:07:25 INFO  : 'ps7_post_config' command is executed.
05:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:26 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
05:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:07:26 INFO  : Memory regions updated for context APU
05:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:27 INFO  : 'con' command is executed.
05:07:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

05:07:27 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
05:07:36 INFO  : Disconnected from the channel tcfchan#4.
05:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
05:07:44 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
05:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
05:07:46 INFO  : 'fpga -state' command is executed.
05:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:07:46 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
05:07:46 INFO  : 'jtag frequency' command is executed.
05:07:46 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:07:47 INFO  : Context for 'APU' is selected.
05:07:47 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
05:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
05:07:47 INFO  : Context for 'APU' is selected.
05:07:47 INFO  : 'stop' command is executed.
05:07:47 INFO  : 'ps7_init' command is executed.
05:07:47 INFO  : 'ps7_post_config' command is executed.
05:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:48 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:07:48 INFO  : 'configparams force-mem-access 0' command is executed.
05:07:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:07:49 INFO  : Memory regions updated for context APU
05:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:49 INFO  : 'con' command is executed.
05:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

05:07:49 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
05:08:23 INFO  : Disconnected from the channel tcfchan#5.
05:08:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
05:08:24 INFO  : 'fpga -state' command is executed.
05:08:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:08:25 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
05:08:25 INFO  : 'jtag frequency' command is executed.
05:08:25 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:08:25 INFO  : Context for 'APU' is selected.
05:08:25 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
05:08:25 INFO  : 'configparams force-mem-access 1' command is executed.
05:08:25 INFO  : Context for 'APU' is selected.
05:08:25 INFO  : 'stop' command is executed.
05:08:25 INFO  : 'ps7_init' command is executed.
05:08:25 INFO  : 'ps7_post_config' command is executed.
05:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:08:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:08:27 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:08:27 INFO  : 'configparams force-mem-access 0' command is executed.
05:08:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:08:27 INFO  : Memory regions updated for context APU
05:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:08:27 INFO  : 'con' command is executed.
05:08:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

05:08:27 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
05:10:03 INFO  : Disconnected from the channel tcfchan#6.
05:10:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
05:10:04 INFO  : 'fpga -state' command is executed.
05:10:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:10:05 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
05:10:05 INFO  : 'jtag frequency' command is executed.
05:10:05 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:10:05 INFO  : Context for 'APU' is selected.
05:10:05 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
05:10:05 INFO  : 'configparams force-mem-access 1' command is executed.
05:10:05 INFO  : Context for 'APU' is selected.
05:10:05 INFO  : 'stop' command is executed.
05:10:05 INFO  : 'ps7_init' command is executed.
05:10:05 INFO  : 'ps7_post_config' command is executed.
05:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:07 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
05:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:10:07 INFO  : Memory regions updated for context APU
05:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:07 INFO  : 'con' command is executed.
05:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

05:10:07 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
