
f407IGT6-can.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ef4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009d4  0800407c  0800407c  0000507c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a50  08004a50  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004a50  08004a50  00005a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a58  08004a58  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a58  08004a58  00005a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a5c  08004a5c  00005a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004a60  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          000005c0  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200005cc  200005cc  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009c37  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002049  00000000  00000000  0000fc73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000918  00000000  00000000  00011cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006b0  00000000  00000000  000125d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002177d  00000000  00000000  00012c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c7af  00000000  00000000  00034405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c5629  00000000  00000000  00040bb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001061dd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002388  00000000  00000000  00106220  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  001085a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004064 	.word	0x08004064

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004064 	.word	0x08004064

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <__aeabi_uldivmod>:
 80001dc:	b953      	cbnz	r3, 80001f4 <__aeabi_uldivmod+0x18>
 80001de:	b94a      	cbnz	r2, 80001f4 <__aeabi_uldivmod+0x18>
 80001e0:	2900      	cmp	r1, #0
 80001e2:	bf08      	it	eq
 80001e4:	2800      	cmpeq	r0, #0
 80001e6:	bf1c      	itt	ne
 80001e8:	f04f 31ff 	movne.w	r1, #4294967295
 80001ec:	f04f 30ff 	movne.w	r0, #4294967295
 80001f0:	f000 b988 	b.w	8000504 <__aeabi_idiv0>
 80001f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001fc:	f000 f806 	bl	800020c <__udivmoddi4>
 8000200:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000208:	b004      	add	sp, #16
 800020a:	4770      	bx	lr

0800020c <__udivmoddi4>:
 800020c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000210:	9d08      	ldr	r5, [sp, #32]
 8000212:	468e      	mov	lr, r1
 8000214:	4604      	mov	r4, r0
 8000216:	4688      	mov	r8, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14a      	bne.n	80002b2 <__udivmoddi4+0xa6>
 800021c:	428a      	cmp	r2, r1
 800021e:	4617      	mov	r7, r2
 8000220:	d962      	bls.n	80002e8 <__udivmoddi4+0xdc>
 8000222:	fab2 f682 	clz	r6, r2
 8000226:	b14e      	cbz	r6, 800023c <__udivmoddi4+0x30>
 8000228:	f1c6 0320 	rsb	r3, r6, #32
 800022c:	fa01 f806 	lsl.w	r8, r1, r6
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	40b7      	lsls	r7, r6
 8000236:	ea43 0808 	orr.w	r8, r3, r8
 800023a:	40b4      	lsls	r4, r6
 800023c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000240:	fa1f fc87 	uxth.w	ip, r7
 8000244:	fbb8 f1fe 	udiv	r1, r8, lr
 8000248:	0c23      	lsrs	r3, r4, #16
 800024a:	fb0e 8811 	mls	r8, lr, r1, r8
 800024e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000252:	fb01 f20c 	mul.w	r2, r1, ip
 8000256:	429a      	cmp	r2, r3
 8000258:	d909      	bls.n	800026e <__udivmoddi4+0x62>
 800025a:	18fb      	adds	r3, r7, r3
 800025c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000260:	f080 80ea 	bcs.w	8000438 <__udivmoddi4+0x22c>
 8000264:	429a      	cmp	r2, r3
 8000266:	f240 80e7 	bls.w	8000438 <__udivmoddi4+0x22c>
 800026a:	3902      	subs	r1, #2
 800026c:	443b      	add	r3, r7
 800026e:	1a9a      	subs	r2, r3, r2
 8000270:	b2a3      	uxth	r3, r4
 8000272:	fbb2 f0fe 	udiv	r0, r2, lr
 8000276:	fb0e 2210 	mls	r2, lr, r0, r2
 800027a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000282:	459c      	cmp	ip, r3
 8000284:	d909      	bls.n	800029a <__udivmoddi4+0x8e>
 8000286:	18fb      	adds	r3, r7, r3
 8000288:	f100 32ff 	add.w	r2, r0, #4294967295
 800028c:	f080 80d6 	bcs.w	800043c <__udivmoddi4+0x230>
 8000290:	459c      	cmp	ip, r3
 8000292:	f240 80d3 	bls.w	800043c <__udivmoddi4+0x230>
 8000296:	443b      	add	r3, r7
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029e:	eba3 030c 	sub.w	r3, r3, ip
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa2>
 80002a6:	40f3      	lsrs	r3, r6
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xb6>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb0>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa2>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x14c>
 80002ca:	4573      	cmp	r3, lr
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xc8>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 8105 	bhi.w	80004de <__udivmoddi4+0x2d2>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	4690      	mov	r8, r2
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e5      	beq.n	80002ae <__udivmoddi4+0xa2>
 80002e2:	e9c5 4800 	strd	r4, r8, [r5]
 80002e6:	e7e2      	b.n	80002ae <__udivmoddi4+0xa2>
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f000 8090 	beq.w	800040e <__udivmoddi4+0x202>
 80002ee:	fab2 f682 	clz	r6, r2
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f040 80a4 	bne.w	8000440 <__udivmoddi4+0x234>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	0c03      	lsrs	r3, r0, #16
 80002fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000300:	b280      	uxth	r0, r0
 8000302:	b2bc      	uxth	r4, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb2 fcfe 	udiv	ip, r2, lr
 800030a:	fb0e 221c 	mls	r2, lr, ip, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb04 f20c 	mul.w	r2, r4, ip
 8000316:	429a      	cmp	r2, r3
 8000318:	d907      	bls.n	800032a <__udivmoddi4+0x11e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x11c>
 8000322:	429a      	cmp	r2, r3
 8000324:	f200 80e0 	bhi.w	80004e8 <__udivmoddi4+0x2dc>
 8000328:	46c4      	mov	ip, r8
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000330:	fb0e 3312 	mls	r3, lr, r2, r3
 8000334:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000338:	fb02 f404 	mul.w	r4, r2, r4
 800033c:	429c      	cmp	r4, r3
 800033e:	d907      	bls.n	8000350 <__udivmoddi4+0x144>
 8000340:	18fb      	adds	r3, r7, r3
 8000342:	f102 30ff 	add.w	r0, r2, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x142>
 8000348:	429c      	cmp	r4, r3
 800034a:	f200 80ca 	bhi.w	80004e2 <__udivmoddi4+0x2d6>
 800034e:	4602      	mov	r2, r0
 8000350:	1b1b      	subs	r3, r3, r4
 8000352:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x98>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa0e f401 	lsl.w	r4, lr, r1
 8000368:	fa20 f306 	lsr.w	r3, r0, r6
 800036c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000370:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000374:	4323      	orrs	r3, r4
 8000376:	fa00 f801 	lsl.w	r8, r0, r1
 800037a:	fa1f fc87 	uxth.w	ip, r7
 800037e:	fbbe f0f9 	udiv	r0, lr, r9
 8000382:	0c1c      	lsrs	r4, r3, #16
 8000384:	fb09 ee10 	mls	lr, r9, r0, lr
 8000388:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800038c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000390:	45a6      	cmp	lr, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x1a0>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 3aff 	add.w	sl, r0, #4294967295
 800039e:	f080 809c 	bcs.w	80004da <__udivmoddi4+0x2ce>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8099 	bls.w	80004da <__udivmoddi4+0x2ce>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	eba4 040e 	sub.w	r4, r4, lr
 80003b0:	fa1f fe83 	uxth.w	lr, r3
 80003b4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b8:	fb09 4413 	mls	r4, r9, r3, r4
 80003bc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c4:	45a4      	cmp	ip, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1ce>
 80003c8:	193c      	adds	r4, r7, r4
 80003ca:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ce:	f080 8082 	bcs.w	80004d6 <__udivmoddi4+0x2ca>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d97f      	bls.n	80004d6 <__udivmoddi4+0x2ca>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003de:	eba4 040c 	sub.w	r4, r4, ip
 80003e2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e6:	4564      	cmp	r4, ip
 80003e8:	4673      	mov	r3, lr
 80003ea:	46e1      	mov	r9, ip
 80003ec:	d362      	bcc.n	80004b4 <__udivmoddi4+0x2a8>
 80003ee:	d05f      	beq.n	80004b0 <__udivmoddi4+0x2a4>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x1fe>
 80003f2:	ebb8 0203 	subs.w	r2, r8, r3
 80003f6:	eb64 0409 	sbc.w	r4, r4, r9
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	fa22 f301 	lsr.w	r3, r2, r1
 8000402:	431e      	orrs	r6, r3
 8000404:	40cc      	lsrs	r4, r1
 8000406:	e9c5 6400 	strd	r6, r4, [r5]
 800040a:	2100      	movs	r1, #0
 800040c:	e74f      	b.n	80002ae <__udivmoddi4+0xa2>
 800040e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000412:	0c01      	lsrs	r1, r0, #16
 8000414:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000418:	b280      	uxth	r0, r0
 800041a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041e:	463b      	mov	r3, r7
 8000420:	4638      	mov	r0, r7
 8000422:	463c      	mov	r4, r7
 8000424:	46b8      	mov	r8, r7
 8000426:	46be      	mov	lr, r7
 8000428:	2620      	movs	r6, #32
 800042a:	fbb1 f1f7 	udiv	r1, r1, r7
 800042e:	eba2 0208 	sub.w	r2, r2, r8
 8000432:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000436:	e766      	b.n	8000306 <__udivmoddi4+0xfa>
 8000438:	4601      	mov	r1, r0
 800043a:	e718      	b.n	800026e <__udivmoddi4+0x62>
 800043c:	4610      	mov	r0, r2
 800043e:	e72c      	b.n	800029a <__udivmoddi4+0x8e>
 8000440:	f1c6 0220 	rsb	r2, r6, #32
 8000444:	fa2e f302 	lsr.w	r3, lr, r2
 8000448:	40b7      	lsls	r7, r6
 800044a:	40b1      	lsls	r1, r6
 800044c:	fa20 f202 	lsr.w	r2, r0, r2
 8000450:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000454:	430a      	orrs	r2, r1
 8000456:	fbb3 f8fe 	udiv	r8, r3, lr
 800045a:	b2bc      	uxth	r4, r7
 800045c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000460:	0c11      	lsrs	r1, r2, #16
 8000462:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000466:	fb08 f904 	mul.w	r9, r8, r4
 800046a:	40b0      	lsls	r0, r6
 800046c:	4589      	cmp	r9, r1
 800046e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000472:	b280      	uxth	r0, r0
 8000474:	d93e      	bls.n	80004f4 <__udivmoddi4+0x2e8>
 8000476:	1879      	adds	r1, r7, r1
 8000478:	f108 3cff 	add.w	ip, r8, #4294967295
 800047c:	d201      	bcs.n	8000482 <__udivmoddi4+0x276>
 800047e:	4589      	cmp	r9, r1
 8000480:	d81f      	bhi.n	80004c2 <__udivmoddi4+0x2b6>
 8000482:	eba1 0109 	sub.w	r1, r1, r9
 8000486:	fbb1 f9fe 	udiv	r9, r1, lr
 800048a:	fb09 f804 	mul.w	r8, r9, r4
 800048e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000492:	b292      	uxth	r2, r2
 8000494:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000498:	4542      	cmp	r2, r8
 800049a:	d229      	bcs.n	80004f0 <__udivmoddi4+0x2e4>
 800049c:	18ba      	adds	r2, r7, r2
 800049e:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a2:	d2c4      	bcs.n	800042e <__udivmoddi4+0x222>
 80004a4:	4542      	cmp	r2, r8
 80004a6:	d2c2      	bcs.n	800042e <__udivmoddi4+0x222>
 80004a8:	f1a9 0102 	sub.w	r1, r9, #2
 80004ac:	443a      	add	r2, r7
 80004ae:	e7be      	b.n	800042e <__udivmoddi4+0x222>
 80004b0:	45f0      	cmp	r8, lr
 80004b2:	d29d      	bcs.n	80003f0 <__udivmoddi4+0x1e4>
 80004b4:	ebbe 0302 	subs.w	r3, lr, r2
 80004b8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004bc:	3801      	subs	r0, #1
 80004be:	46e1      	mov	r9, ip
 80004c0:	e796      	b.n	80003f0 <__udivmoddi4+0x1e4>
 80004c2:	eba7 0909 	sub.w	r9, r7, r9
 80004c6:	4449      	add	r1, r9
 80004c8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004cc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d0:	fb09 f804 	mul.w	r8, r9, r4
 80004d4:	e7db      	b.n	800048e <__udivmoddi4+0x282>
 80004d6:	4673      	mov	r3, lr
 80004d8:	e77f      	b.n	80003da <__udivmoddi4+0x1ce>
 80004da:	4650      	mov	r0, sl
 80004dc:	e766      	b.n	80003ac <__udivmoddi4+0x1a0>
 80004de:	4608      	mov	r0, r1
 80004e0:	e6fd      	b.n	80002de <__udivmoddi4+0xd2>
 80004e2:	443b      	add	r3, r7
 80004e4:	3a02      	subs	r2, #2
 80004e6:	e733      	b.n	8000350 <__udivmoddi4+0x144>
 80004e8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004ec:	443b      	add	r3, r7
 80004ee:	e71c      	b.n	800032a <__udivmoddi4+0x11e>
 80004f0:	4649      	mov	r1, r9
 80004f2:	e79c      	b.n	800042e <__udivmoddi4+0x222>
 80004f4:	eba1 0109 	sub.w	r1, r1, r9
 80004f8:	46c4      	mov	ip, r8
 80004fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fe:	fb09 f804 	mul.w	r8, r9, r4
 8000502:	e7c4      	b.n	800048e <__udivmoddi4+0x282>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <Hard_Can_SpeedMode>:
函数功能：设置CAN模块的模式
入口参数：0-高速模式，1-待机只接受不发送
返回  值：无
**************************************************************************/
void Hard_Can_SpeedMode(uint8_t f)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	4603      	mov	r3, r0
 8000510:	71fb      	strb	r3, [r7, #7]
      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_10, (GPIO_PinState)f);
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	461a      	mov	r2, r3
 8000516:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800051a:	4803      	ldr	r0, [pc, #12]	@ (8000528 <Hard_Can_SpeedMode+0x20>)
 800051c:	f002 fcfa 	bl	8002f14 <HAL_GPIO_WritePin>
}
 8000520:	bf00      	nop
 8000522:	3708      	adds	r7, #8
 8000524:	46bd      	mov	sp, r7
 8000526:	bd80      	pop	{r7, pc}
 8000528:	40021400 	.word	0x40021400

0800052c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b08c      	sub	sp, #48	@ 0x30
 8000530:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000532:	4b3c      	ldr	r3, [pc, #240]	@ (8000624 <MX_CAN1_Init+0xf8>)
 8000534:	4a3c      	ldr	r2, [pc, #240]	@ (8000628 <MX_CAN1_Init+0xfc>)
 8000536:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8000538:	4b3a      	ldr	r3, [pc, #232]	@ (8000624 <MX_CAN1_Init+0xf8>)
 800053a:	2203      	movs	r2, #3
 800053c:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 800053e:	4b39      	ldr	r3, [pc, #228]	@ (8000624 <MX_CAN1_Init+0xf8>)
 8000540:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000544:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000546:	4b37      	ldr	r3, [pc, #220]	@ (8000624 <MX_CAN1_Init+0xf8>)
 8000548:	2200      	movs	r2, #0
 800054a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 800054c:	4b35      	ldr	r3, [pc, #212]	@ (8000624 <MX_CAN1_Init+0xf8>)
 800054e:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 8000552:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000554:	4b33      	ldr	r3, [pc, #204]	@ (8000624 <MX_CAN1_Init+0xf8>)
 8000556:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800055a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800055c:	4b31      	ldr	r3, [pc, #196]	@ (8000624 <MX_CAN1_Init+0xf8>)
 800055e:	2200      	movs	r2, #0
 8000560:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000562:	4b30      	ldr	r3, [pc, #192]	@ (8000624 <MX_CAN1_Init+0xf8>)
 8000564:	2201      	movs	r2, #1
 8000566:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000568:	4b2e      	ldr	r3, [pc, #184]	@ (8000624 <MX_CAN1_Init+0xf8>)
 800056a:	2200      	movs	r2, #0
 800056c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 800056e:	4b2d      	ldr	r3, [pc, #180]	@ (8000624 <MX_CAN1_Init+0xf8>)
 8000570:	2201      	movs	r2, #1
 8000572:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000574:	4b2b      	ldr	r3, [pc, #172]	@ (8000624 <MX_CAN1_Init+0xf8>)
 8000576:	2200      	movs	r2, #0
 8000578:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 800057a:	4b2a      	ldr	r3, [pc, #168]	@ (8000624 <MX_CAN1_Init+0xf8>)
 800057c:	2201      	movs	r2, #1
 800057e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000580:	4828      	ldr	r0, [pc, #160]	@ (8000624 <MX_CAN1_Init+0xf8>)
 8000582:	f001 fbc1 	bl	8001d08 <HAL_CAN_Init>
 8000586:	4603      	mov	r3, r0
 8000588:	2b00      	cmp	r3, #0
 800058a:	d001      	beq.n	8000590 <MX_CAN1_Init+0x64>
  {
    Error_Handler();
 800058c:	f000 fd08 	bl	8000fa0 <Error_Handler>

  /**************************************************************************
   *  用户-配置和初始化滤波器
   *  注意:SFilterArry结构体数组要为偶数倍(奇数倍麻烦不写)
   **************************************************************************/
  for(uint8_t i=0;i < (sizeof(SFilterArry)/sizeof(Can_Filter_Struct));i+=2)
 8000590:	2300      	movs	r3, #0
 8000592:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000596:	e037      	b.n	8000608 <MX_CAN1_Init+0xdc>
  {
	  CAN_FilterTypeDef SFilterConfig;
	  SFilterConfig.FilterBank = i/2;                     			/*使用过滤器组*/
 8000598:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800059c:	085b      	lsrs	r3, r3, #1
 800059e:	b2db      	uxtb	r3, r3
 80005a0:	61bb      	str	r3, [r7, #24]
	  SFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK; 			/*使用掩码模式*/
 80005a2:	2300      	movs	r3, #0
 80005a4:	61fb      	str	r3, [r7, #28]
	  SFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT; 			/*16位宽*/
 80005a6:	2300      	movs	r3, #0
 80005a8:	623b      	str	r3, [r7, #32]

	  SFilterConfig.FilterIdLow = SFilterArry[i].sid_id;             /*验证码ID低16位*/
 80005aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80005ae:	4a1f      	ldr	r2, [pc, #124]	@ (800062c <MX_CAN1_Init+0x100>)
 80005b0:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80005b4:	60bb      	str	r3, [r7, #8]
	  SFilterConfig.FilterMaskIdLow = SFilterArry[i].sid_mask;       /*屏蔽码低16位 (0表示不关心该位)*/
 80005b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80005ba:	4a1c      	ldr	r2, [pc, #112]	@ (800062c <MX_CAN1_Init+0x100>)
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	4413      	add	r3, r2
 80005c0:	885b      	ldrh	r3, [r3, #2]
 80005c2:	613b      	str	r3, [r7, #16]

	  SFilterConfig.FilterIdHigh = SFilterArry[i+1].sid_id;          /*验证码ID高16位*/
 80005c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80005c8:	3301      	adds	r3, #1
 80005ca:	4a18      	ldr	r2, [pc, #96]	@ (800062c <MX_CAN1_Init+0x100>)
 80005cc:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80005d0:	607b      	str	r3, [r7, #4]
	  SFilterConfig.FilterMaskIdHigh = SFilterArry[i+1].sid_mask;      /*屏蔽码高16位 (0表示不关心该位)*/
 80005d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80005d6:	3301      	adds	r3, #1
 80005d8:	4a14      	ldr	r2, [pc, #80]	@ (800062c <MX_CAN1_Init+0x100>)
 80005da:	009b      	lsls	r3, r3, #2
 80005dc:	4413      	add	r3, r2
 80005de:	885b      	ldrh	r3, [r3, #2]
 80005e0:	60fb      	str	r3, [r7, #12]

	  SFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0; 		 /*匹配的报文放入FIFO0*/
 80005e2:	2300      	movs	r3, #0
 80005e4:	617b      	str	r3, [r7, #20]
	  SFilterConfig.FilterActivation = CAN_FILTER_ENABLE;          	 /*使能该过滤器*/
 80005e6:	2301      	movs	r3, #1
 80005e8:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (HAL_CAN_ConfigFilter(&hcan1, &SFilterConfig) != HAL_OK)
 80005ea:	1d3b      	adds	r3, r7, #4
 80005ec:	4619      	mov	r1, r3
 80005ee:	480d      	ldr	r0, [pc, #52]	@ (8000624 <MX_CAN1_Init+0xf8>)
 80005f0:	f001 fc86 	bl	8001f00 <HAL_CAN_ConfigFilter>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <MX_CAN1_Init+0xd2>
	  {
	      Error_Handler();
 80005fa:	f000 fcd1 	bl	8000fa0 <Error_Handler>
  for(uint8_t i=0;i < (sizeof(SFilterArry)/sizeof(Can_Filter_Struct));i+=2)
 80005fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000602:	3302      	adds	r3, #2
 8000604:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000608:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800060c:	2b07      	cmp	r3, #7
 800060e:	d9c3      	bls.n	8000598 <MX_CAN1_Init+0x6c>
	  }

  }

  /*配置高速模式*/
  Hard_Can_SpeedMode(0);
 8000610:	2000      	movs	r0, #0
 8000612:	f7ff ff79 	bl	8000508 <Hard_Can_SpeedMode>
//  CanP_FifoInit();

  /**************************************************************************
   *  发送结构体输出化
   **************************************************************************/
  CanP_Cmd_Init();
 8000616:	f003 fccd 	bl	8003fb4 <CanP_Cmd_Init>


  /* USER CODE END CAN1_Init 2 */

}
 800061a:	bf00      	nop
 800061c:	3730      	adds	r7, #48	@ 0x30
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	20000050 	.word	0x20000050
 8000628:	40006400 	.word	0x40006400
 800062c:	080040f0 	.word	0x080040f0

08000630 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b08a      	sub	sp, #40	@ 0x28
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000638:	f107 0314 	add.w	r3, r7, #20
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
 8000640:	605a      	str	r2, [r3, #4]
 8000642:	609a      	str	r2, [r3, #8]
 8000644:	60da      	str	r2, [r3, #12]
 8000646:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a1d      	ldr	r2, [pc, #116]	@ (80006c4 <HAL_CAN_MspInit+0x94>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d134      	bne.n	80006bc <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	613b      	str	r3, [r7, #16]
 8000656:	4b1c      	ldr	r3, [pc, #112]	@ (80006c8 <HAL_CAN_MspInit+0x98>)
 8000658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800065a:	4a1b      	ldr	r2, [pc, #108]	@ (80006c8 <HAL_CAN_MspInit+0x98>)
 800065c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000660:	6413      	str	r3, [r2, #64]	@ 0x40
 8000662:	4b19      	ldr	r3, [pc, #100]	@ (80006c8 <HAL_CAN_MspInit+0x98>)
 8000664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800066a:	613b      	str	r3, [r7, #16]
 800066c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800066e:	2300      	movs	r3, #0
 8000670:	60fb      	str	r3, [r7, #12]
 8000672:	4b15      	ldr	r3, [pc, #84]	@ (80006c8 <HAL_CAN_MspInit+0x98>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	4a14      	ldr	r2, [pc, #80]	@ (80006c8 <HAL_CAN_MspInit+0x98>)
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	6313      	str	r3, [r2, #48]	@ 0x30
 800067e:	4b12      	ldr	r3, [pc, #72]	@ (80006c8 <HAL_CAN_MspInit+0x98>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000682:	f003 0301 	and.w	r3, r3, #1
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800068a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800068e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000690:	2302      	movs	r3, #2
 8000692:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000694:	2300      	movs	r3, #0
 8000696:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000698:	2303      	movs	r3, #3
 800069a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800069c:	2309      	movs	r3, #9
 800069e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a0:	f107 0314 	add.w	r3, r7, #20
 80006a4:	4619      	mov	r1, r3
 80006a6:	4809      	ldr	r0, [pc, #36]	@ (80006cc <HAL_CAN_MspInit+0x9c>)
 80006a8:	f002 fa80 	bl	8002bac <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80006ac:	2200      	movs	r2, #0
 80006ae:	2100      	movs	r1, #0
 80006b0:	2014      	movs	r0, #20
 80006b2:	f002 fa44 	bl	8002b3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80006b6:	2014      	movs	r0, #20
 80006b8:	f002 fa5d 	bl	8002b76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80006bc:	bf00      	nop
 80006be:	3728      	adds	r7, #40	@ 0x28
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	40006400 	.word	0x40006400
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40020000 	.word	0x40020000

080006d0 <MyCAN_Transmit>:
函数功能：CAN发送函数
入口参数：TxMessage:发送结构体CAN_TxHeaderTypeDef Data:发送数据
返回  值：无
**************************************************************************/
void MyCAN_Transmit(CAN_TxHeaderTypeDef	*TxMessage, uint8_t *Data)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	6039      	str	r1, [r7, #0]
	uint32_t Used_pTxMailbox;

	HAL_CAN_AddTxMessage(&hcan1, TxMessage, Data, &Used_pTxMailbox);
 80006da:	f107 030c 	add.w	r3, r7, #12
 80006de:	683a      	ldr	r2, [r7, #0]
 80006e0:	6879      	ldr	r1, [r7, #4]
 80006e2:	4803      	ldr	r0, [pc, #12]	@ (80006f0 <MyCAN_Transmit+0x20>)
 80006e4:	f001 fd2e 	bl	8002144 <HAL_CAN_AddTxMessage>

}
 80006e8:	bf00      	nop
 80006ea:	3710      	adds	r7, #16
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	20000050 	.word	0x20000050

080006f4 <HAL_CAN_RxFifo0MsgPendingCallback>:
函数功能：CAN-FIFO0邮箱有数据-回调中断函数
入口参数：无
返回  值：无
**************************************************************************/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	if(HAL_CAN_GetRxMessage(&hcan1, CAN_FILTER_FIFO0, &RxMsgArray, RxData)  == HAL_OK)	/*中断中接收*/
 80006fc:	4b07      	ldr	r3, [pc, #28]	@ (800071c <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 80006fe:	4a08      	ldr	r2, [pc, #32]	@ (8000720 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000700:	2100      	movs	r1, #0
 8000702:	4808      	ldr	r0, [pc, #32]	@ (8000724 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000704:	f001 fdee 	bl	80022e4 <HAL_CAN_GetRxMessage>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d102      	bne.n	8000714 <HAL_CAN_RxFifo0MsgPendingCallback+0x20>
	{
		MyCAN_RxFlag = 1;	/*接收后标志位置1*/
 800070e:	4b06      	ldr	r3, [pc, #24]	@ (8000728 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000710:	2201      	movs	r2, #1
 8000712:	701a      	strb	r2, [r3, #0]
	}
}
 8000714:	bf00      	nop
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	20000044 	.word	0x20000044
 8000720:	20000028 	.word	0x20000028
 8000724:	20000050 	.word	0x20000050
 8000728:	2000004e 	.word	0x2000004e

0800072c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b08a      	sub	sp, #40	@ 0x28
 8000730:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000732:	f107 0314 	add.w	r3, r7, #20
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
 800073a:	605a      	str	r2, [r3, #4]
 800073c:	609a      	str	r2, [r3, #8]
 800073e:	60da      	str	r2, [r3, #12]
 8000740:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
 8000746:	4b41      	ldr	r3, [pc, #260]	@ (800084c <MX_GPIO_Init+0x120>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	4a40      	ldr	r2, [pc, #256]	@ (800084c <MX_GPIO_Init+0x120>)
 800074c:	f043 0304 	orr.w	r3, r3, #4
 8000750:	6313      	str	r3, [r2, #48]	@ 0x30
 8000752:	4b3e      	ldr	r3, [pc, #248]	@ (800084c <MX_GPIO_Init+0x120>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	f003 0304 	and.w	r3, r3, #4
 800075a:	613b      	str	r3, [r7, #16]
 800075c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	60fb      	str	r3, [r7, #12]
 8000762:	4b3a      	ldr	r3, [pc, #232]	@ (800084c <MX_GPIO_Init+0x120>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	4a39      	ldr	r2, [pc, #228]	@ (800084c <MX_GPIO_Init+0x120>)
 8000768:	f043 0320 	orr.w	r3, r3, #32
 800076c:	6313      	str	r3, [r2, #48]	@ 0x30
 800076e:	4b37      	ldr	r3, [pc, #220]	@ (800084c <MX_GPIO_Init+0x120>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	f003 0320 	and.w	r3, r3, #32
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	60bb      	str	r3, [r7, #8]
 800077e:	4b33      	ldr	r3, [pc, #204]	@ (800084c <MX_GPIO_Init+0x120>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	4a32      	ldr	r2, [pc, #200]	@ (800084c <MX_GPIO_Init+0x120>)
 8000784:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000788:	6313      	str	r3, [r2, #48]	@ 0x30
 800078a:	4b30      	ldr	r3, [pc, #192]	@ (800084c <MX_GPIO_Init+0x120>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000792:	60bb      	str	r3, [r7, #8]
 8000794:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	607b      	str	r3, [r7, #4]
 800079a:	4b2c      	ldr	r3, [pc, #176]	@ (800084c <MX_GPIO_Init+0x120>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	4a2b      	ldr	r2, [pc, #172]	@ (800084c <MX_GPIO_Init+0x120>)
 80007a0:	f043 0301 	orr.w	r3, r3, #1
 80007a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a6:	4b29      	ldr	r3, [pc, #164]	@ (800084c <MX_GPIO_Init+0x120>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	f003 0301 	and.w	r3, r3, #1
 80007ae:	607b      	str	r3, [r7, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_Select_GPIO_Port, CAN_Select_Pin, GPIO_PIN_RESET);
 80007b2:	2200      	movs	r2, #0
 80007b4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007b8:	4825      	ldr	r0, [pc, #148]	@ (8000850 <MX_GPIO_Init+0x124>)
 80007ba:	f002 fbab 	bl	8002f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(dc_GPIO_Port, dc_Pin, GPIO_PIN_RESET);
 80007be:	2200      	movs	r2, #0
 80007c0:	2140      	movs	r1, #64	@ 0x40
 80007c2:	4824      	ldr	r0, [pc, #144]	@ (8000854 <MX_GPIO_Init+0x128>)
 80007c4:	f002 fba6 	bl	8002f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(res_GPIO_Port, res_Pin, GPIO_PIN_RESET);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2110      	movs	r1, #16
 80007cc:	4822      	ldr	r0, [pc, #136]	@ (8000858 <MX_GPIO_Init+0x12c>)
 80007ce:	f002 fba1 	bl	8002f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN_Select_Pin */
  GPIO_InitStruct.Pin = CAN_Select_Pin;
 80007d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d8:	2301      	movs	r3, #1
 80007da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007dc:	2301      	movs	r3, #1
 80007de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80007e0:	2301      	movs	r3, #1
 80007e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_Select_GPIO_Port, &GPIO_InitStruct);
 80007e4:	f107 0314 	add.w	r3, r7, #20
 80007e8:	4619      	mov	r1, r3
 80007ea:	4819      	ldr	r0, [pc, #100]	@ (8000850 <MX_GPIO_Init+0x124>)
 80007ec:	f002 f9de 	bl	8002bac <HAL_GPIO_Init>

  /*Configure GPIO pin : dc_Pin */
  GPIO_InitStruct.Pin = dc_Pin;
 80007f0:	2340      	movs	r3, #64	@ 0x40
 80007f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f4:	2301      	movs	r3, #1
 80007f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007f8:	2301      	movs	r3, #1
 80007fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fc:	2300      	movs	r3, #0
 80007fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(dc_GPIO_Port, &GPIO_InitStruct);
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	4619      	mov	r1, r3
 8000806:	4813      	ldr	r0, [pc, #76]	@ (8000854 <MX_GPIO_Init+0x128>)
 8000808:	f002 f9d0 	bl	8002bac <HAL_GPIO_Init>

  /*Configure GPIO pin : res_Pin */
  GPIO_InitStruct.Pin = res_Pin;
 800080c:	2310      	movs	r3, #16
 800080e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000810:	2301      	movs	r3, #1
 8000812:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000814:	2301      	movs	r3, #1
 8000816:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000818:	2300      	movs	r3, #0
 800081a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(res_GPIO_Port, &GPIO_InitStruct);
 800081c:	f107 0314 	add.w	r3, r7, #20
 8000820:	4619      	mov	r1, r3
 8000822:	480d      	ldr	r0, [pc, #52]	@ (8000858 <MX_GPIO_Init+0x12c>)
 8000824:	f002 f9c2 	bl	8002bac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000828:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800082c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800082e:	2300      	movs	r3, #0
 8000830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000832:	2301      	movs	r3, #1
 8000834:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	4805      	ldr	r0, [pc, #20]	@ (8000854 <MX_GPIO_Init+0x128>)
 800083e:	f002 f9b5 	bl	8002bac <HAL_GPIO_Init>

}
 8000842:	bf00      	nop
 8000844:	3728      	adds	r7, #40	@ 0x28
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800
 8000850:	40021400 	.word	0x40021400
 8000854:	40020000 	.word	0x40020000
 8000858:	40020800 	.word	0x40020800

0800085c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800085c:	b5b0      	push	{r4, r5, r7, lr}
 800085e:	b0bc      	sub	sp, #240	@ 0xf0
 8000860:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000862:	f001 f9bb 	bl	8001bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000866:	f000 fb31 	bl	8000ecc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800086a:	f7ff ff5f 	bl	800072c <MX_GPIO_Init>
  MX_CAN1_Init();
 800086e:	f7ff fe5d 	bl	800052c <MX_CAN1_Init>
  MX_SPI1_Init();
 8000872:	f001 f897 	bl	80019a4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /*测试发送结构体*/
  CAN_TxHeaderTypeDef TxMsgArray[] = {
 8000876:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800087a:	22a8      	movs	r2, #168	@ 0xa8
 800087c:	2100      	movs	r1, #0
 800087e:	4618      	mov	r0, r3
 8000880:	f003 fbb6 	bl	8003ff0 <memset>
 8000884:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000888:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800088a:	2308      	movs	r3, #8
 800088c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800088e:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8000892:	657b      	str	r3, [r7, #84]	@ 0x54
 8000894:	2308      	movs	r3, #8
 8000896:	667b      	str	r3, [r7, #100]	@ 0x64
 8000898:	f44f 7328 	mov.w	r3, #672	@ 0x2a0
 800089c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800089e:	2308      	movs	r3, #8
 80008a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80008a2:	23e0      	movs	r3, #224	@ 0xe0
 80008a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80008a8:	2308      	movs	r3, #8
 80008aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80008ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80008b6:	2308      	movs	r3, #8
 80008b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80008bc:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80008c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80008c4:	2308      	movs	r3, #8
 80008c6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80008ca:	f240 13b3 	movw	r3, #435	@ 0x1b3
 80008ce:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80008d2:	2308      	movs	r3, #8
 80008d4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
	{0x100, 0x00000000, CAN_ID_STD, CAN_RTR_DATA,   8,},
	{0x1E0, 0x00000000, CAN_ID_STD, CAN_RTR_DATA,   8,},
	{0x1B3, 0x00000000, CAN_ID_STD, CAN_RTR_DATA,   8,}
  };

  uint8_t index=0;/*发送数组的索引*/
 80008d8:	2300      	movs	r3, #0
 80008da:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
  uint8_t TxData[][8]={ /*发送can数据数组 -测试*/
 80008de:	4bc8      	ldr	r3, [pc, #800]	@ (8000c00 <main+0x3a4>)
 80008e0:	1d3c      	adds	r4, r7, #4
 80008e2:	461d      	mov	r5, r3
 80008e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008f0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80008f4:	e884 0003 	stmia.w	r4, {r0, r1}

  };


  /*键值*/
  uint8_t KeyNum=0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	f887 30e6 	strb.w	r3, [r7, #230]	@ 0xe6

  /*启动CAN1*/
  __HAL_CAN_ENABLE_IT(&hcan1,CAN_IT_RX_FIFO0_MSG_PENDING);
 80008fe:	4bc1      	ldr	r3, [pc, #772]	@ (8000c04 <main+0x3a8>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	695a      	ldr	r2, [r3, #20]
 8000904:	4bbf      	ldr	r3, [pc, #764]	@ (8000c04 <main+0x3a8>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f042 0202 	orr.w	r2, r2, #2
 800090c:	615a      	str	r2, [r3, #20]
  uint8_t error = HAL_CAN_Start(&hcan1);
 800090e:	48bd      	ldr	r0, [pc, #756]	@ (8000c04 <main+0x3a8>)
 8000910:	f001 fbd4 	bl	80020bc <HAL_CAN_Start>
 8000914:	4603      	mov	r3, r0
 8000916:	f887 30e5 	strb.w	r3, [r7, #229]	@ 0xe5

  /*OLED初始化*/
  OLED_Init();
 800091a:	f000 fb95 	bl	8001048 <OLED_Init>
  OLED_ShowNum(0, 0, error, 2, OLED_6X8);
 800091e:	f897 20e5 	ldrb.w	r2, [r7, #229]	@ 0xe5
 8000922:	2306      	movs	r3, #6
 8000924:	9300      	str	r3, [sp, #0]
 8000926:	2302      	movs	r3, #2
 8000928:	2100      	movs	r1, #0
 800092a:	2000      	movs	r0, #0
 800092c:	f000 feb6 	bl	800169c <OLED_ShowNum>

  OLED_ShowString(0, 0, "Info:", OLED_6X8);
 8000930:	2306      	movs	r3, #6
 8000932:	4ab5      	ldr	r2, [pc, #724]	@ (8000c08 <main+0x3ac>)
 8000934:	2100      	movs	r1, #0
 8000936:	2000      	movs	r0, #0
 8000938:	f000 fd6e 	bl	8001418 <OLED_ShowString>
  OLED_ShowString(0, 9, "WifiRx:", OLED_6X8);
 800093c:	2306      	movs	r3, #6
 800093e:	4ab3      	ldr	r2, [pc, #716]	@ (8000c0c <main+0x3b0>)
 8000940:	2109      	movs	r1, #9
 8000942:	2000      	movs	r0, #0
 8000944:	f000 fd68 	bl	8001418 <OLED_ShowString>
  OLED_ShowString(0, 18, "ZigbRx:", OLED_6X8);
 8000948:	2306      	movs	r3, #6
 800094a:	4ab1      	ldr	r2, [pc, #708]	@ (8000c10 <main+0x3b4>)
 800094c:	2112      	movs	r1, #18
 800094e:	2000      	movs	r0, #0
 8000950:	f000 fd62 	bl	8001418 <OLED_ShowString>
  OLED_ShowString(0, 27, "Track:", OLED_6X8);
 8000954:	2306      	movs	r3, #6
 8000956:	4aaf      	ldr	r2, [pc, #700]	@ (8000c14 <main+0x3b8>)
 8000958:	211b      	movs	r1, #27
 800095a:	2000      	movs	r0, #0
 800095c:	f000 fd5c 	bl	8001418 <OLED_ShowString>
  OLED_ShowString(0, 36, "Navig:", OLED_6X8);
 8000960:	2306      	movs	r3, #6
 8000962:	4aad      	ldr	r2, [pc, #692]	@ (8000c18 <main+0x3bc>)
 8000964:	2124      	movs	r1, #36	@ 0x24
 8000966:	2000      	movs	r0, #0
 8000968:	f000 fd56 	bl	8001418 <OLED_ShowString>
  OLED_ShowString(0, 45, "HOST", OLED_6X8);
 800096c:	2306      	movs	r3, #6
 800096e:	4aab      	ldr	r2, [pc, #684]	@ (8000c1c <main+0x3c0>)
 8000970:	212d      	movs	r1, #45	@ 0x2d
 8000972:	2000      	movs	r0, #0
 8000974:	f000 fd50 	bl	8001418 <OLED_ShowString>
  OLED_ShowString(0, 54, "Anything", OLED_6X8);
 8000978:	2306      	movs	r3, #6
 800097a:	4aa9      	ldr	r2, [pc, #676]	@ (8000c20 <main+0x3c4>)
 800097c:	2136      	movs	r1, #54	@ 0x36
 800097e:	2000      	movs	r0, #0
 8000980:	f000 fd4a 	bl	8001418 <OLED_ShowString>

  OLED_UpDate();
 8000984:	f000 fc0c 	bl	80011a0 <OLED_UpDate>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET)
 8000988:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800098c:	48a5      	ldr	r0, [pc, #660]	@ (8000c24 <main+0x3c8>)
 800098e:	f002 faa9 	bl	8002ee4 <HAL_GPIO_ReadPin>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d111      	bne.n	80009bc <main+0x160>
	  {
		 HAL_Delay(10);
 8000998:	200a      	movs	r0, #10
 800099a:	f001 f991 	bl	8001cc0 <HAL_Delay>
		 while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET);
 800099e:	bf00      	nop
 80009a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009a4:	489f      	ldr	r0, [pc, #636]	@ (8000c24 <main+0x3c8>)
 80009a6:	f002 fa9d 	bl	8002ee4 <HAL_GPIO_ReadPin>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d0f7      	beq.n	80009a0 <main+0x144>
		 HAL_Delay(10);
 80009b0:	200a      	movs	r0, #10
 80009b2:	f001 f985 	bl	8001cc0 <HAL_Delay>
		 KeyNum = 1;
 80009b6:	2301      	movs	r3, #1
 80009b8:	f887 30e6 	strb.w	r3, [r7, #230]	@ 0xe6
	  }

	  if(KeyNum == 1)
 80009bc:	f897 30e6 	ldrb.w	r3, [r7, #230]	@ 0xe6
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d12a      	bne.n	8000a1a <main+0x1be>
	  {
		  OLED_ShowNum(0, 10, index, 2, OLED_6X8);
 80009c4:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 80009c8:	2306      	movs	r3, #6
 80009ca:	9300      	str	r3, [sp, #0]
 80009cc:	2302      	movs	r3, #2
 80009ce:	210a      	movs	r1, #10
 80009d0:	2000      	movs	r0, #0
 80009d2:	f000 fe63 	bl	800169c <OLED_ShowNum>
		  OLED_UpDate();
 80009d6:	f000 fbe3 	bl	80011a0 <OLED_UpDate>
		  KeyNum=0;
 80009da:	2300      	movs	r3, #0
 80009dc:	f887 30e6 	strb.w	r3, [r7, #230]	@ 0xe6
		  MyCAN_Transmit(&TxMsgArray[index], TxData[index]);
 80009e0:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 80009e4:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80009e8:	4613      	mov	r3, r2
 80009ea:	005b      	lsls	r3, r3, #1
 80009ec:	4413      	add	r3, r2
 80009ee:	00db      	lsls	r3, r3, #3
 80009f0:	18c8      	adds	r0, r1, r3
 80009f2:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 80009f6:	1d3a      	adds	r2, r7, #4
 80009f8:	00db      	lsls	r3, r3, #3
 80009fa:	4413      	add	r3, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	f7ff fe67 	bl	80006d0 <MyCAN_Transmit>
		  index++;
 8000a02:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8000a06:	3301      	adds	r3, #1
 8000a08:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
		  if(index >6){index = 0;}
 8000a0c:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8000a10:	2b06      	cmp	r3, #6
 8000a12:	d902      	bls.n	8000a1a <main+0x1be>
 8000a14:	2300      	movs	r3, #0
 8000a16:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
	  }
	  CanRx_Loop();
 8000a1a:	f003 f9a3 	bl	8003d64 <CanRx_Loop>

	  OLED_ShowHexNum(40, 0,  FifoBuf_Info[0], 2, OLED_6X8); //1
 8000a1e:	4b82      	ldr	r3, [pc, #520]	@ (8000c28 <main+0x3cc>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	461a      	mov	r2, r3
 8000a24:	2306      	movs	r3, #6
 8000a26:	9300      	str	r3, [sp, #0]
 8000a28:	2302      	movs	r3, #2
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	2028      	movs	r0, #40	@ 0x28
 8000a2e:	f000 fe7d 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 0,  FifoBuf_Info[1], 2,  OLED_6X8);
 8000a32:	4b7d      	ldr	r3, [pc, #500]	@ (8000c28 <main+0x3cc>)
 8000a34:	785b      	ldrb	r3, [r3, #1]
 8000a36:	461a      	mov	r2, r3
 8000a38:	2306      	movs	r3, #6
 8000a3a:	9300      	str	r3, [sp, #0]
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	2100      	movs	r1, #0
 8000a40:	2034      	movs	r0, #52	@ 0x34
 8000a42:	f000 fe73 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 0,  FifoBuf_Info[2], 2,  OLED_6X8);
 8000a46:	4b78      	ldr	r3, [pc, #480]	@ (8000c28 <main+0x3cc>)
 8000a48:	789b      	ldrb	r3, [r3, #2]
 8000a4a:	461a      	mov	r2, r3
 8000a4c:	2306      	movs	r3, #6
 8000a4e:	9300      	str	r3, [sp, #0]
 8000a50:	2302      	movs	r3, #2
 8000a52:	2100      	movs	r1, #0
 8000a54:	2040      	movs	r0, #64	@ 0x40
 8000a56:	f000 fe69 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 0,  FifoBuf_Info[3], 2, OLED_6X8);
 8000a5a:	4b73      	ldr	r3, [pc, #460]	@ (8000c28 <main+0x3cc>)
 8000a5c:	78db      	ldrb	r3, [r3, #3]
 8000a5e:	461a      	mov	r2, r3
 8000a60:	2306      	movs	r3, #6
 8000a62:	9300      	str	r3, [sp, #0]
 8000a64:	2302      	movs	r3, #2
 8000a66:	2100      	movs	r1, #0
 8000a68:	204c      	movs	r0, #76	@ 0x4c
 8000a6a:	f000 fe5f 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 0,  FifoBuf_Info[4], 2, OLED_6X8); //1
 8000a6e:	4b6e      	ldr	r3, [pc, #440]	@ (8000c28 <main+0x3cc>)
 8000a70:	791b      	ldrb	r3, [r3, #4]
 8000a72:	461a      	mov	r2, r3
 8000a74:	2306      	movs	r3, #6
 8000a76:	9300      	str	r3, [sp, #0]
 8000a78:	2302      	movs	r3, #2
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	2058      	movs	r0, #88	@ 0x58
 8000a7e:	f000 fe55 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 0,  FifoBuf_Info[5], 2,  OLED_6X8);
 8000a82:	4b69      	ldr	r3, [pc, #420]	@ (8000c28 <main+0x3cc>)
 8000a84:	795b      	ldrb	r3, [r3, #5]
 8000a86:	461a      	mov	r2, r3
 8000a88:	2306      	movs	r3, #6
 8000a8a:	9300      	str	r3, [sp, #0]
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	2100      	movs	r1, #0
 8000a90:	2064      	movs	r0, #100	@ 0x64
 8000a92:	f000 fe4b 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 0,  FifoBuf_Info[6], 2,  OLED_6X8);
 8000a96:	4b64      	ldr	r3, [pc, #400]	@ (8000c28 <main+0x3cc>)
 8000a98:	799b      	ldrb	r3, [r3, #6]
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	2306      	movs	r3, #6
 8000a9e:	9300      	str	r3, [sp, #0]
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	2070      	movs	r0, #112	@ 0x70
 8000aa6:	f000 fe41 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 0,  FifoBuf_Info[7], 2, OLED_6X8);
 8000aaa:	4b5f      	ldr	r3, [pc, #380]	@ (8000c28 <main+0x3cc>)
 8000aac:	79db      	ldrb	r3, [r3, #7]
 8000aae:	461a      	mov	r2, r3
 8000ab0:	2306      	movs	r3, #6
 8000ab2:	9300      	str	r3, [sp, #0]
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	207c      	movs	r0, #124	@ 0x7c
 8000aba:	f000 fe37 	bl	800172c <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 9,  FifoBuf_WifiRx[0], 2, OLED_6X8); //2
 8000abe:	4b5b      	ldr	r3, [pc, #364]	@ (8000c2c <main+0x3d0>)
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	461a      	mov	r2, r3
 8000ac4:	2306      	movs	r3, #6
 8000ac6:	9300      	str	r3, [sp, #0]
 8000ac8:	2302      	movs	r3, #2
 8000aca:	2109      	movs	r1, #9
 8000acc:	2028      	movs	r0, #40	@ 0x28
 8000ace:	f000 fe2d 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 9,  FifoBuf_WifiRx[1], 2,  OLED_6X8);
 8000ad2:	4b56      	ldr	r3, [pc, #344]	@ (8000c2c <main+0x3d0>)
 8000ad4:	785b      	ldrb	r3, [r3, #1]
 8000ad6:	461a      	mov	r2, r3
 8000ad8:	2306      	movs	r3, #6
 8000ada:	9300      	str	r3, [sp, #0]
 8000adc:	2302      	movs	r3, #2
 8000ade:	2109      	movs	r1, #9
 8000ae0:	2034      	movs	r0, #52	@ 0x34
 8000ae2:	f000 fe23 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 9,  FifoBuf_WifiRx[2], 2,  OLED_6X8);
 8000ae6:	4b51      	ldr	r3, [pc, #324]	@ (8000c2c <main+0x3d0>)
 8000ae8:	789b      	ldrb	r3, [r3, #2]
 8000aea:	461a      	mov	r2, r3
 8000aec:	2306      	movs	r3, #6
 8000aee:	9300      	str	r3, [sp, #0]
 8000af0:	2302      	movs	r3, #2
 8000af2:	2109      	movs	r1, #9
 8000af4:	2040      	movs	r0, #64	@ 0x40
 8000af6:	f000 fe19 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 9,  FifoBuf_WifiRx[3], 2, OLED_6X8);
 8000afa:	4b4c      	ldr	r3, [pc, #304]	@ (8000c2c <main+0x3d0>)
 8000afc:	78db      	ldrb	r3, [r3, #3]
 8000afe:	461a      	mov	r2, r3
 8000b00:	2306      	movs	r3, #6
 8000b02:	9300      	str	r3, [sp, #0]
 8000b04:	2302      	movs	r3, #2
 8000b06:	2109      	movs	r1, #9
 8000b08:	204c      	movs	r0, #76	@ 0x4c
 8000b0a:	f000 fe0f 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 9,  FifoBuf_WifiRx[4], 2, OLED_6X8); //2
 8000b0e:	4b47      	ldr	r3, [pc, #284]	@ (8000c2c <main+0x3d0>)
 8000b10:	791b      	ldrb	r3, [r3, #4]
 8000b12:	461a      	mov	r2, r3
 8000b14:	2306      	movs	r3, #6
 8000b16:	9300      	str	r3, [sp, #0]
 8000b18:	2302      	movs	r3, #2
 8000b1a:	2109      	movs	r1, #9
 8000b1c:	2058      	movs	r0, #88	@ 0x58
 8000b1e:	f000 fe05 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 9,  FifoBuf_WifiRx[5], 2,  OLED_6X8);
 8000b22:	4b42      	ldr	r3, [pc, #264]	@ (8000c2c <main+0x3d0>)
 8000b24:	795b      	ldrb	r3, [r3, #5]
 8000b26:	461a      	mov	r2, r3
 8000b28:	2306      	movs	r3, #6
 8000b2a:	9300      	str	r3, [sp, #0]
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	2109      	movs	r1, #9
 8000b30:	2064      	movs	r0, #100	@ 0x64
 8000b32:	f000 fdfb 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 9,  FifoBuf_WifiRx[6], 2,  OLED_6X8);
 8000b36:	4b3d      	ldr	r3, [pc, #244]	@ (8000c2c <main+0x3d0>)
 8000b38:	799b      	ldrb	r3, [r3, #6]
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	2306      	movs	r3, #6
 8000b3e:	9300      	str	r3, [sp, #0]
 8000b40:	2302      	movs	r3, #2
 8000b42:	2109      	movs	r1, #9
 8000b44:	2070      	movs	r0, #112	@ 0x70
 8000b46:	f000 fdf1 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 9,  FifoBuf_WifiRx[7], 2, OLED_6X8);
 8000b4a:	4b38      	ldr	r3, [pc, #224]	@ (8000c2c <main+0x3d0>)
 8000b4c:	79db      	ldrb	r3, [r3, #7]
 8000b4e:	461a      	mov	r2, r3
 8000b50:	2306      	movs	r3, #6
 8000b52:	9300      	str	r3, [sp, #0]
 8000b54:	2302      	movs	r3, #2
 8000b56:	2109      	movs	r1, #9
 8000b58:	207c      	movs	r0, #124	@ 0x7c
 8000b5a:	f000 fde7 	bl	800172c <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 18,  FifoBuf_ZigbRx[0], 2, OLED_6X8); //3
 8000b5e:	4b34      	ldr	r3, [pc, #208]	@ (8000c30 <main+0x3d4>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	461a      	mov	r2, r3
 8000b64:	2306      	movs	r3, #6
 8000b66:	9300      	str	r3, [sp, #0]
 8000b68:	2302      	movs	r3, #2
 8000b6a:	2112      	movs	r1, #18
 8000b6c:	2028      	movs	r0, #40	@ 0x28
 8000b6e:	f000 fddd 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 18,  FifoBuf_ZigbRx[1], 2,  OLED_6X8);
 8000b72:	4b2f      	ldr	r3, [pc, #188]	@ (8000c30 <main+0x3d4>)
 8000b74:	785b      	ldrb	r3, [r3, #1]
 8000b76:	461a      	mov	r2, r3
 8000b78:	2306      	movs	r3, #6
 8000b7a:	9300      	str	r3, [sp, #0]
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	2112      	movs	r1, #18
 8000b80:	2034      	movs	r0, #52	@ 0x34
 8000b82:	f000 fdd3 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 18,  FifoBuf_ZigbRx[2], 2,  OLED_6X8);
 8000b86:	4b2a      	ldr	r3, [pc, #168]	@ (8000c30 <main+0x3d4>)
 8000b88:	789b      	ldrb	r3, [r3, #2]
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	2306      	movs	r3, #6
 8000b8e:	9300      	str	r3, [sp, #0]
 8000b90:	2302      	movs	r3, #2
 8000b92:	2112      	movs	r1, #18
 8000b94:	2040      	movs	r0, #64	@ 0x40
 8000b96:	f000 fdc9 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 18,  FifoBuf_ZigbRx[3], 2, OLED_6X8);
 8000b9a:	4b25      	ldr	r3, [pc, #148]	@ (8000c30 <main+0x3d4>)
 8000b9c:	78db      	ldrb	r3, [r3, #3]
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	2306      	movs	r3, #6
 8000ba2:	9300      	str	r3, [sp, #0]
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	2112      	movs	r1, #18
 8000ba8:	204c      	movs	r0, #76	@ 0x4c
 8000baa:	f000 fdbf 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 18,  FifoBuf_ZigbRx[4], 2, OLED_6X8); //3
 8000bae:	4b20      	ldr	r3, [pc, #128]	@ (8000c30 <main+0x3d4>)
 8000bb0:	791b      	ldrb	r3, [r3, #4]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	2306      	movs	r3, #6
 8000bb6:	9300      	str	r3, [sp, #0]
 8000bb8:	2302      	movs	r3, #2
 8000bba:	2112      	movs	r1, #18
 8000bbc:	2058      	movs	r0, #88	@ 0x58
 8000bbe:	f000 fdb5 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 18,  FifoBuf_ZigbRx[5], 2,  OLED_6X8);
 8000bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c30 <main+0x3d4>)
 8000bc4:	795b      	ldrb	r3, [r3, #5]
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	2306      	movs	r3, #6
 8000bca:	9300      	str	r3, [sp, #0]
 8000bcc:	2302      	movs	r3, #2
 8000bce:	2112      	movs	r1, #18
 8000bd0:	2064      	movs	r0, #100	@ 0x64
 8000bd2:	f000 fdab 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 18,  FifoBuf_ZigbRx[6], 2,  OLED_6X8);
 8000bd6:	4b16      	ldr	r3, [pc, #88]	@ (8000c30 <main+0x3d4>)
 8000bd8:	799b      	ldrb	r3, [r3, #6]
 8000bda:	461a      	mov	r2, r3
 8000bdc:	2306      	movs	r3, #6
 8000bde:	9300      	str	r3, [sp, #0]
 8000be0:	2302      	movs	r3, #2
 8000be2:	2112      	movs	r1, #18
 8000be4:	2070      	movs	r0, #112	@ 0x70
 8000be6:	f000 fda1 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 18,  FifoBuf_ZigbRx[7], 2, OLED_6X8);
 8000bea:	4b11      	ldr	r3, [pc, #68]	@ (8000c30 <main+0x3d4>)
 8000bec:	79db      	ldrb	r3, [r3, #7]
 8000bee:	461a      	mov	r2, r3
 8000bf0:	2306      	movs	r3, #6
 8000bf2:	9300      	str	r3, [sp, #0]
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	2112      	movs	r1, #18
 8000bf8:	207c      	movs	r0, #124	@ 0x7c
 8000bfa:	f000 fd97 	bl	800172c <OLED_ShowHexNum>
 8000bfe:	e019      	b.n	8000c34 <main+0x3d8>
 8000c00:	080040b8 	.word	0x080040b8
 8000c04:	20000050 	.word	0x20000050
 8000c08:	0800407c 	.word	0x0800407c
 8000c0c:	08004084 	.word	0x08004084
 8000c10:	0800408c 	.word	0x0800408c
 8000c14:	08004094 	.word	0x08004094
 8000c18:	0800409c 	.word	0x0800409c
 8000c1c:	080040a4 	.word	0x080040a4
 8000c20:	080040ac 	.word	0x080040ac
 8000c24:	40020000 	.word	0x40020000
 8000c28:	200004d4 	.word	0x200004d4
 8000c2c:	200004e0 	.word	0x200004e0
 8000c30:	200004ec 	.word	0x200004ec


	  OLED_ShowHexNum(40, 27,  FifoBuf_Track[0], 2, OLED_6X8);//4
 8000c34:	4ba1      	ldr	r3, [pc, #644]	@ (8000ebc <main+0x660>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	461a      	mov	r2, r3
 8000c3a:	2306      	movs	r3, #6
 8000c3c:	9300      	str	r3, [sp, #0]
 8000c3e:	2302      	movs	r3, #2
 8000c40:	211b      	movs	r1, #27
 8000c42:	2028      	movs	r0, #40	@ 0x28
 8000c44:	f000 fd72 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 27,  FifoBuf_Track[1], 2,  OLED_6X8);
 8000c48:	4b9c      	ldr	r3, [pc, #624]	@ (8000ebc <main+0x660>)
 8000c4a:	785b      	ldrb	r3, [r3, #1]
 8000c4c:	461a      	mov	r2, r3
 8000c4e:	2306      	movs	r3, #6
 8000c50:	9300      	str	r3, [sp, #0]
 8000c52:	2302      	movs	r3, #2
 8000c54:	211b      	movs	r1, #27
 8000c56:	2034      	movs	r0, #52	@ 0x34
 8000c58:	f000 fd68 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 27,  FifoBuf_Track[2], 2,  OLED_6X8);
 8000c5c:	4b97      	ldr	r3, [pc, #604]	@ (8000ebc <main+0x660>)
 8000c5e:	789b      	ldrb	r3, [r3, #2]
 8000c60:	461a      	mov	r2, r3
 8000c62:	2306      	movs	r3, #6
 8000c64:	9300      	str	r3, [sp, #0]
 8000c66:	2302      	movs	r3, #2
 8000c68:	211b      	movs	r1, #27
 8000c6a:	2040      	movs	r0, #64	@ 0x40
 8000c6c:	f000 fd5e 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 27,  FifoBuf_Track[3], 2, OLED_6X8);
 8000c70:	4b92      	ldr	r3, [pc, #584]	@ (8000ebc <main+0x660>)
 8000c72:	78db      	ldrb	r3, [r3, #3]
 8000c74:	461a      	mov	r2, r3
 8000c76:	2306      	movs	r3, #6
 8000c78:	9300      	str	r3, [sp, #0]
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	211b      	movs	r1, #27
 8000c7e:	204c      	movs	r0, #76	@ 0x4c
 8000c80:	f000 fd54 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 27,  FifoBuf_Track[4], 2, OLED_6X8);//4
 8000c84:	4b8d      	ldr	r3, [pc, #564]	@ (8000ebc <main+0x660>)
 8000c86:	791b      	ldrb	r3, [r3, #4]
 8000c88:	461a      	mov	r2, r3
 8000c8a:	2306      	movs	r3, #6
 8000c8c:	9300      	str	r3, [sp, #0]
 8000c8e:	2302      	movs	r3, #2
 8000c90:	211b      	movs	r1, #27
 8000c92:	2058      	movs	r0, #88	@ 0x58
 8000c94:	f000 fd4a 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 27,  FifoBuf_Track[5], 2,  OLED_6X8);
 8000c98:	4b88      	ldr	r3, [pc, #544]	@ (8000ebc <main+0x660>)
 8000c9a:	795b      	ldrb	r3, [r3, #5]
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	2306      	movs	r3, #6
 8000ca0:	9300      	str	r3, [sp, #0]
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	211b      	movs	r1, #27
 8000ca6:	2064      	movs	r0, #100	@ 0x64
 8000ca8:	f000 fd40 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 27,  FifoBuf_Track[6], 2,  OLED_6X8);
 8000cac:	4b83      	ldr	r3, [pc, #524]	@ (8000ebc <main+0x660>)
 8000cae:	799b      	ldrb	r3, [r3, #6]
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	2306      	movs	r3, #6
 8000cb4:	9300      	str	r3, [sp, #0]
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	211b      	movs	r1, #27
 8000cba:	2070      	movs	r0, #112	@ 0x70
 8000cbc:	f000 fd36 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 27,  FifoBuf_Track[7], 2, OLED_6X8);
 8000cc0:	4b7e      	ldr	r3, [pc, #504]	@ (8000ebc <main+0x660>)
 8000cc2:	79db      	ldrb	r3, [r3, #7]
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	2306      	movs	r3, #6
 8000cc8:	9300      	str	r3, [sp, #0]
 8000cca:	2302      	movs	r3, #2
 8000ccc:	211b      	movs	r1, #27
 8000cce:	207c      	movs	r0, #124	@ 0x7c
 8000cd0:	f000 fd2c 	bl	800172c <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 36,  FifoBuf_Navig[0], 2, OLED_6X8);//5
 8000cd4:	4b7a      	ldr	r3, [pc, #488]	@ (8000ec0 <main+0x664>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	461a      	mov	r2, r3
 8000cda:	2306      	movs	r3, #6
 8000cdc:	9300      	str	r3, [sp, #0]
 8000cde:	2302      	movs	r3, #2
 8000ce0:	2124      	movs	r1, #36	@ 0x24
 8000ce2:	2028      	movs	r0, #40	@ 0x28
 8000ce4:	f000 fd22 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 36,  FifoBuf_Navig[1], 2,  OLED_6X8);
 8000ce8:	4b75      	ldr	r3, [pc, #468]	@ (8000ec0 <main+0x664>)
 8000cea:	785b      	ldrb	r3, [r3, #1]
 8000cec:	461a      	mov	r2, r3
 8000cee:	2306      	movs	r3, #6
 8000cf0:	9300      	str	r3, [sp, #0]
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	2124      	movs	r1, #36	@ 0x24
 8000cf6:	2034      	movs	r0, #52	@ 0x34
 8000cf8:	f000 fd18 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 36,  FifoBuf_Navig[2], 2,  OLED_6X8);
 8000cfc:	4b70      	ldr	r3, [pc, #448]	@ (8000ec0 <main+0x664>)
 8000cfe:	789b      	ldrb	r3, [r3, #2]
 8000d00:	461a      	mov	r2, r3
 8000d02:	2306      	movs	r3, #6
 8000d04:	9300      	str	r3, [sp, #0]
 8000d06:	2302      	movs	r3, #2
 8000d08:	2124      	movs	r1, #36	@ 0x24
 8000d0a:	2040      	movs	r0, #64	@ 0x40
 8000d0c:	f000 fd0e 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 36,  FifoBuf_Navig[3], 2, OLED_6X8);
 8000d10:	4b6b      	ldr	r3, [pc, #428]	@ (8000ec0 <main+0x664>)
 8000d12:	78db      	ldrb	r3, [r3, #3]
 8000d14:	461a      	mov	r2, r3
 8000d16:	2306      	movs	r3, #6
 8000d18:	9300      	str	r3, [sp, #0]
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	2124      	movs	r1, #36	@ 0x24
 8000d1e:	204c      	movs	r0, #76	@ 0x4c
 8000d20:	f000 fd04 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 36,  FifoBuf_Navig[4], 2, OLED_6X8);//5
 8000d24:	4b66      	ldr	r3, [pc, #408]	@ (8000ec0 <main+0x664>)
 8000d26:	791b      	ldrb	r3, [r3, #4]
 8000d28:	461a      	mov	r2, r3
 8000d2a:	2306      	movs	r3, #6
 8000d2c:	9300      	str	r3, [sp, #0]
 8000d2e:	2302      	movs	r3, #2
 8000d30:	2124      	movs	r1, #36	@ 0x24
 8000d32:	2058      	movs	r0, #88	@ 0x58
 8000d34:	f000 fcfa 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 36,  FifoBuf_Navig[5], 2,  OLED_6X8);
 8000d38:	4b61      	ldr	r3, [pc, #388]	@ (8000ec0 <main+0x664>)
 8000d3a:	795b      	ldrb	r3, [r3, #5]
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	2306      	movs	r3, #6
 8000d40:	9300      	str	r3, [sp, #0]
 8000d42:	2302      	movs	r3, #2
 8000d44:	2124      	movs	r1, #36	@ 0x24
 8000d46:	2064      	movs	r0, #100	@ 0x64
 8000d48:	f000 fcf0 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 36,  FifoBuf_Navig[6], 2,  OLED_6X8);
 8000d4c:	4b5c      	ldr	r3, [pc, #368]	@ (8000ec0 <main+0x664>)
 8000d4e:	799b      	ldrb	r3, [r3, #6]
 8000d50:	461a      	mov	r2, r3
 8000d52:	2306      	movs	r3, #6
 8000d54:	9300      	str	r3, [sp, #0]
 8000d56:	2302      	movs	r3, #2
 8000d58:	2124      	movs	r1, #36	@ 0x24
 8000d5a:	2070      	movs	r0, #112	@ 0x70
 8000d5c:	f000 fce6 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 36,  FifoBuf_Navig[7], 2, OLED_6X8);
 8000d60:	4b57      	ldr	r3, [pc, #348]	@ (8000ec0 <main+0x664>)
 8000d62:	79db      	ldrb	r3, [r3, #7]
 8000d64:	461a      	mov	r2, r3
 8000d66:	2306      	movs	r3, #6
 8000d68:	9300      	str	r3, [sp, #0]
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	2124      	movs	r1, #36	@ 0x24
 8000d6e:	207c      	movs	r0, #124	@ 0x7c
 8000d70:	f000 fcdc 	bl	800172c <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 45,  FifoBuf_HOST[0], 2, OLED_6X8);//6
 8000d74:	4b53      	ldr	r3, [pc, #332]	@ (8000ec4 <main+0x668>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	461a      	mov	r2, r3
 8000d7a:	2306      	movs	r3, #6
 8000d7c:	9300      	str	r3, [sp, #0]
 8000d7e:	2302      	movs	r3, #2
 8000d80:	212d      	movs	r1, #45	@ 0x2d
 8000d82:	2028      	movs	r0, #40	@ 0x28
 8000d84:	f000 fcd2 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 45,  FifoBuf_HOST[1], 2,  OLED_6X8);
 8000d88:	4b4e      	ldr	r3, [pc, #312]	@ (8000ec4 <main+0x668>)
 8000d8a:	785b      	ldrb	r3, [r3, #1]
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	2306      	movs	r3, #6
 8000d90:	9300      	str	r3, [sp, #0]
 8000d92:	2302      	movs	r3, #2
 8000d94:	212d      	movs	r1, #45	@ 0x2d
 8000d96:	2034      	movs	r0, #52	@ 0x34
 8000d98:	f000 fcc8 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 45,  FifoBuf_HOST[2], 2,  OLED_6X8);
 8000d9c:	4b49      	ldr	r3, [pc, #292]	@ (8000ec4 <main+0x668>)
 8000d9e:	789b      	ldrb	r3, [r3, #2]
 8000da0:	461a      	mov	r2, r3
 8000da2:	2306      	movs	r3, #6
 8000da4:	9300      	str	r3, [sp, #0]
 8000da6:	2302      	movs	r3, #2
 8000da8:	212d      	movs	r1, #45	@ 0x2d
 8000daa:	2040      	movs	r0, #64	@ 0x40
 8000dac:	f000 fcbe 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 45,  FifoBuf_HOST[3], 2, OLED_6X8);
 8000db0:	4b44      	ldr	r3, [pc, #272]	@ (8000ec4 <main+0x668>)
 8000db2:	78db      	ldrb	r3, [r3, #3]
 8000db4:	461a      	mov	r2, r3
 8000db6:	2306      	movs	r3, #6
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	2302      	movs	r3, #2
 8000dbc:	212d      	movs	r1, #45	@ 0x2d
 8000dbe:	204c      	movs	r0, #76	@ 0x4c
 8000dc0:	f000 fcb4 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 45,  FifoBuf_HOST[4], 2, OLED_6X8);//6
 8000dc4:	4b3f      	ldr	r3, [pc, #252]	@ (8000ec4 <main+0x668>)
 8000dc6:	791b      	ldrb	r3, [r3, #4]
 8000dc8:	461a      	mov	r2, r3
 8000dca:	2306      	movs	r3, #6
 8000dcc:	9300      	str	r3, [sp, #0]
 8000dce:	2302      	movs	r3, #2
 8000dd0:	212d      	movs	r1, #45	@ 0x2d
 8000dd2:	2058      	movs	r0, #88	@ 0x58
 8000dd4:	f000 fcaa 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 45,  FifoBuf_HOST[5], 2,  OLED_6X8);
 8000dd8:	4b3a      	ldr	r3, [pc, #232]	@ (8000ec4 <main+0x668>)
 8000dda:	795b      	ldrb	r3, [r3, #5]
 8000ddc:	461a      	mov	r2, r3
 8000dde:	2306      	movs	r3, #6
 8000de0:	9300      	str	r3, [sp, #0]
 8000de2:	2302      	movs	r3, #2
 8000de4:	212d      	movs	r1, #45	@ 0x2d
 8000de6:	2064      	movs	r0, #100	@ 0x64
 8000de8:	f000 fca0 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 45,  FifoBuf_HOST[6], 2,  OLED_6X8);
 8000dec:	4b35      	ldr	r3, [pc, #212]	@ (8000ec4 <main+0x668>)
 8000dee:	799b      	ldrb	r3, [r3, #6]
 8000df0:	461a      	mov	r2, r3
 8000df2:	2306      	movs	r3, #6
 8000df4:	9300      	str	r3, [sp, #0]
 8000df6:	2302      	movs	r3, #2
 8000df8:	212d      	movs	r1, #45	@ 0x2d
 8000dfa:	2070      	movs	r0, #112	@ 0x70
 8000dfc:	f000 fc96 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 45,  FifoBuf_HOST[7], 2, OLED_6X8);
 8000e00:	4b30      	ldr	r3, [pc, #192]	@ (8000ec4 <main+0x668>)
 8000e02:	79db      	ldrb	r3, [r3, #7]
 8000e04:	461a      	mov	r2, r3
 8000e06:	2306      	movs	r3, #6
 8000e08:	9300      	str	r3, [sp, #0]
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	212d      	movs	r1, #45	@ 0x2d
 8000e0e:	207c      	movs	r0, #124	@ 0x7c
 8000e10:	f000 fc8c 	bl	800172c <OLED_ShowHexNum>


	  OLED_ShowHexNum(40, 54,  FifoBuf_Anything[0], 2, OLED_6X8);//7
 8000e14:	4b2c      	ldr	r3, [pc, #176]	@ (8000ec8 <main+0x66c>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	461a      	mov	r2, r3
 8000e1a:	2306      	movs	r3, #6
 8000e1c:	9300      	str	r3, [sp, #0]
 8000e1e:	2302      	movs	r3, #2
 8000e20:	2136      	movs	r1, #54	@ 0x36
 8000e22:	2028      	movs	r0, #40	@ 0x28
 8000e24:	f000 fc82 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(52, 54,  FifoBuf_Anything[1], 2,  OLED_6X8);
 8000e28:	4b27      	ldr	r3, [pc, #156]	@ (8000ec8 <main+0x66c>)
 8000e2a:	785b      	ldrb	r3, [r3, #1]
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	2306      	movs	r3, #6
 8000e30:	9300      	str	r3, [sp, #0]
 8000e32:	2302      	movs	r3, #2
 8000e34:	2136      	movs	r1, #54	@ 0x36
 8000e36:	2034      	movs	r0, #52	@ 0x34
 8000e38:	f000 fc78 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(64, 54,  FifoBuf_Anything[2], 2,  OLED_6X8);
 8000e3c:	4b22      	ldr	r3, [pc, #136]	@ (8000ec8 <main+0x66c>)
 8000e3e:	789b      	ldrb	r3, [r3, #2]
 8000e40:	461a      	mov	r2, r3
 8000e42:	2306      	movs	r3, #6
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2302      	movs	r3, #2
 8000e48:	2136      	movs	r1, #54	@ 0x36
 8000e4a:	2040      	movs	r0, #64	@ 0x40
 8000e4c:	f000 fc6e 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(76, 54,  FifoBuf_Anything[3], 2, OLED_6X8);
 8000e50:	4b1d      	ldr	r3, [pc, #116]	@ (8000ec8 <main+0x66c>)
 8000e52:	78db      	ldrb	r3, [r3, #3]
 8000e54:	461a      	mov	r2, r3
 8000e56:	2306      	movs	r3, #6
 8000e58:	9300      	str	r3, [sp, #0]
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	2136      	movs	r1, #54	@ 0x36
 8000e5e:	204c      	movs	r0, #76	@ 0x4c
 8000e60:	f000 fc64 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(88, 54,  FifoBuf_Anything[4], 2, OLED_6X8);//7
 8000e64:	4b18      	ldr	r3, [pc, #96]	@ (8000ec8 <main+0x66c>)
 8000e66:	791b      	ldrb	r3, [r3, #4]
 8000e68:	461a      	mov	r2, r3
 8000e6a:	2306      	movs	r3, #6
 8000e6c:	9300      	str	r3, [sp, #0]
 8000e6e:	2302      	movs	r3, #2
 8000e70:	2136      	movs	r1, #54	@ 0x36
 8000e72:	2058      	movs	r0, #88	@ 0x58
 8000e74:	f000 fc5a 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(100, 54,  FifoBuf_Anything[5], 2,  OLED_6X8);
 8000e78:	4b13      	ldr	r3, [pc, #76]	@ (8000ec8 <main+0x66c>)
 8000e7a:	795b      	ldrb	r3, [r3, #5]
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	2306      	movs	r3, #6
 8000e80:	9300      	str	r3, [sp, #0]
 8000e82:	2302      	movs	r3, #2
 8000e84:	2136      	movs	r1, #54	@ 0x36
 8000e86:	2064      	movs	r0, #100	@ 0x64
 8000e88:	f000 fc50 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(112, 54,  FifoBuf_Anything[6], 2,  OLED_6X8);
 8000e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <main+0x66c>)
 8000e8e:	799b      	ldrb	r3, [r3, #6]
 8000e90:	461a      	mov	r2, r3
 8000e92:	2306      	movs	r3, #6
 8000e94:	9300      	str	r3, [sp, #0]
 8000e96:	2302      	movs	r3, #2
 8000e98:	2136      	movs	r1, #54	@ 0x36
 8000e9a:	2070      	movs	r0, #112	@ 0x70
 8000e9c:	f000 fc46 	bl	800172c <OLED_ShowHexNum>
	  OLED_ShowHexNum(124, 54,  FifoBuf_Anything[7], 2, OLED_6X8);
 8000ea0:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <main+0x66c>)
 8000ea2:	79db      	ldrb	r3, [r3, #7]
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	2306      	movs	r3, #6
 8000ea8:	9300      	str	r3, [sp, #0]
 8000eaa:	2302      	movs	r3, #2
 8000eac:	2136      	movs	r1, #54	@ 0x36
 8000eae:	207c      	movs	r0, #124	@ 0x7c
 8000eb0:	f000 fc3c 	bl	800172c <OLED_ShowHexNum>



	  OLED_UpDate();
 8000eb4:	f000 f974 	bl	80011a0 <OLED_UpDate>
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15) == GPIO_PIN_RESET)
 8000eb8:	e566      	b.n	8000988 <main+0x12c>
 8000eba:	bf00      	nop
 8000ebc:	200004f8 	.word	0x200004f8
 8000ec0:	20000504 	.word	0x20000504
 8000ec4:	20000510 	.word	0x20000510
 8000ec8:	2000051c 	.word	0x2000051c

08000ecc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b094      	sub	sp, #80	@ 0x50
 8000ed0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ed2:	f107 0320 	add.w	r3, r7, #32
 8000ed6:	2230      	movs	r2, #48	@ 0x30
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4618      	mov	r0, r3
 8000edc:	f003 f888 	bl	8003ff0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ee0:	f107 030c 	add.w	r3, r7, #12
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	60da      	str	r2, [r3, #12]
 8000eee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	4b28      	ldr	r3, [pc, #160]	@ (8000f98 <SystemClock_Config+0xcc>)
 8000ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef8:	4a27      	ldr	r2, [pc, #156]	@ (8000f98 <SystemClock_Config+0xcc>)
 8000efa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000efe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f00:	4b25      	ldr	r3, [pc, #148]	@ (8000f98 <SystemClock_Config+0xcc>)
 8000f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	4b22      	ldr	r3, [pc, #136]	@ (8000f9c <SystemClock_Config+0xd0>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a21      	ldr	r2, [pc, #132]	@ (8000f9c <SystemClock_Config+0xd0>)
 8000f16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f1a:	6013      	str	r3, [r2, #0]
 8000f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f9c <SystemClock_Config+0xd0>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f32:	2302      	movs	r3, #2
 8000f34:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f36:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f3c:	2304      	movs	r3, #4
 8000f3e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000f40:	23a8      	movs	r3, #168	@ 0xa8
 8000f42:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f44:	2302      	movs	r3, #2
 8000f46:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f48:	2304      	movs	r3, #4
 8000f4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f4c:	f107 0320 	add.w	r3, r7, #32
 8000f50:	4618      	mov	r0, r3
 8000f52:	f001 fff9 	bl	8002f48 <HAL_RCC_OscConfig>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f5c:	f000 f820 	bl	8000fa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f60:	230f      	movs	r3, #15
 8000f62:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f64:	2302      	movs	r3, #2
 8000f66:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f6c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f78:	f107 030c 	add.w	r3, r7, #12
 8000f7c:	2105      	movs	r1, #5
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 fa5a 	bl	8003438 <HAL_RCC_ClockConfig>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000f8a:	f000 f809 	bl	8000fa0 <Error_Handler>
  }
}
 8000f8e:	bf00      	nop
 8000f90:	3750      	adds	r7, #80	@ 0x50
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	40007000 	.word	0x40007000

08000fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa4:	b672      	cpsid	i
}
 8000fa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <Error_Handler+0x8>

08000fac <OLED_WriteCommand>:
函数功能：OLED发送命令(底层函数)
入口参数：Command-命令
返回  值：无
**************************************************************************/
void OLED_WriteCommand(uint8_t Command)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_RESET); /*拉低片选cs*/
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fbc:	480c      	ldr	r0, [pc, #48]	@ (8000ff0 <OLED_WriteCommand+0x44>)
 8000fbe:	f001 ffa9 	bl	8002f14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_GPIO_PIN, GPIO_PIN_RESET); /*dc选择命令*/
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2140      	movs	r1, #64	@ 0x40
 8000fc6:	480b      	ldr	r0, [pc, #44]	@ (8000ff4 <OLED_WriteCommand+0x48>)
 8000fc8:	f001 ffa4 	bl	8002f14 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(OLED_SPI, (uint8_t *)&Command, 1, HAL_MAX_DELAY);		/*SPI写入命令*/
 8000fcc:	1df9      	adds	r1, r7, #7
 8000fce:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	4808      	ldr	r0, [pc, #32]	@ (8000ff8 <OLED_WriteCommand+0x4c>)
 8000fd6:	f002 fca4 	bl	8003922 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_SET);   /*拉高片选cs*/
 8000fda:	2201      	movs	r2, #1
 8000fdc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fe0:	4803      	ldr	r0, [pc, #12]	@ (8000ff0 <OLED_WriteCommand+0x44>)
 8000fe2:	f001 ff97 	bl	8002f14 <HAL_GPIO_WritePin>

}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40020400 	.word	0x40020400
 8000ff4:	40020000 	.word	0x40020000
 8000ff8:	20000478 	.word	0x20000478

08000ffc <OLED_WriteData>:
函数功能：OLED-一次发送128字节数据(底层函数)
入口参数：Data-数据
返回  值：无
**************************************************************************/
void OLED_WriteData(uint8_t* Data)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_RESET); /*拉低片选cs*/
 8001004:	2200      	movs	r2, #0
 8001006:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800100a:	480c      	ldr	r0, [pc, #48]	@ (800103c <OLED_WriteData+0x40>)
 800100c:	f001 ff82 	bl	8002f14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_GPIO_PIN, GPIO_PIN_SET);   /*dc选择数据*/
 8001010:	2201      	movs	r2, #1
 8001012:	2140      	movs	r1, #64	@ 0x40
 8001014:	480a      	ldr	r0, [pc, #40]	@ (8001040 <OLED_WriteData+0x44>)
 8001016:	f001 ff7d 	bl	8002f14 <HAL_GPIO_WritePin>

	#if defined(UseDMA) && (UseDMA == NO)	 /*关闭DMA的传输*/
		HAL_SPI_Transmit(OLED_SPI, Data, 128, HAL_MAX_DELAY);/*SPI写入数据*/
 800101a:	f04f 33ff 	mov.w	r3, #4294967295
 800101e:	2280      	movs	r2, #128	@ 0x80
 8001020:	6879      	ldr	r1, [r7, #4]
 8001022:	4808      	ldr	r0, [pc, #32]	@ (8001044 <OLED_WriteData+0x48>)
 8001024:	f002 fc7d 	bl	8003922 <HAL_SPI_Transmit>
	#elif defined(UseDMA) && (UseDMA == YES) /*开启DMA的传输(要配合中断使用)*/
		if(HAL_DMA_GetState(&hdma_spi1_tx)== HAL_DMA_STATE_READY){HAL_SPI_Transmit_DMA(OLED_SPI, (uint8_t *)&Data, 128);}/*SPI写入数据*/
	#endif

	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_GPIO_PIN, GPIO_PIN_SET);   /*拉高片选cs*/
 8001028:	2201      	movs	r2, #1
 800102a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800102e:	4803      	ldr	r0, [pc, #12]	@ (800103c <OLED_WriteData+0x40>)
 8001030:	f001 ff70 	bl	8002f14 <HAL_GPIO_WritePin>
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40020400 	.word	0x40020400
 8001040:	40020000 	.word	0x40020000
 8001044:	20000478 	.word	0x20000478

08001048 <OLED_Init>:
函数功能：OLED初始化
入口参数：无
返回  值：无
**************************************************************************/
void OLED_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
	HAL_Delay(10);   /*等待单片机上电稳定*/
 800104c:	200a      	movs	r0, #10
 800104e:	f000 fe37 	bl	8001cc0 <HAL_Delay>

	HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_GPIO_PIN, GPIO_PIN_RESET);	/*复位oled*/
 8001052:	2200      	movs	r2, #0
 8001054:	2110      	movs	r1, #16
 8001056:	4833      	ldr	r0, [pc, #204]	@ (8001124 <OLED_Init+0xdc>)
 8001058:	f001 ff5c 	bl	8002f14 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800105c:	2032      	movs	r0, #50	@ 0x32
 800105e:	f000 fe2f 	bl	8001cc0 <HAL_Delay>
	HAL_GPIO_WritePin(OLED_RESET_GPIO_Port, OLED_RESET_GPIO_PIN, GPIO_PIN_SET);
 8001062:	2201      	movs	r2, #1
 8001064:	2110      	movs	r1, #16
 8001066:	482f      	ldr	r0, [pc, #188]	@ (8001124 <OLED_Init+0xdc>)
 8001068:	f001 ff54 	bl	8002f14 <HAL_GPIO_WritePin>

	OLED_WriteCommand(0xAE); /*关闭显示 display off*/
 800106c:	20ae      	movs	r0, #174	@ 0xae
 800106e:	f7ff ff9d 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0x20); /*设置内存地址模式为页地址模式	0x20=设置模式，0x10=页地址模式(Page Addressing Mode)*/
 8001072:	2020      	movs	r0, #32
 8001074:	f7ff ff9a 	bl	8000fac <OLED_WriteCommand>
	OLED_WriteCommand(0x10);
 8001078:	2010      	movs	r0, #16
 800107a:	f7ff ff97 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0xB0); /*设置页面起始地址为第0页	范围0xB0~0xB7对应页0~7*/
 800107e:	20b0      	movs	r0, #176	@ 0xb0
 8001080:	f7ff ff94 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0xC8); /*设置COM输出扫描方向	从COM[N-1]到COM0（垂直翻转）*/
 8001084:	20c8      	movs	r0, #200	@ 0xc8
 8001086:	f7ff ff91 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0x00); /*设置显示起始列地址	低4位(0x00) + 高4位(0x10)，这里设置起始列为0*/
 800108a:	2000      	movs	r0, #0
 800108c:	f7ff ff8e 	bl	8000fac <OLED_WriteCommand>
	OLED_WriteCommand(0x10);
 8001090:	2010      	movs	r0, #16
 8001092:	f7ff ff8b 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0x40);
 8001096:	2040      	movs	r0, #64	@ 0x40
 8001098:	f7ff ff88 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0x81);
 800109c:	2081      	movs	r0, #129	@ 0x81
 800109e:	f7ff ff85 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0xDF);
 80010a2:	20df      	movs	r0, #223	@ 0xdf
 80010a4:	f7ff ff82 	bl	8000fac <OLED_WriteCommand>
	OLED_WriteCommand(0xA1);
 80010a8:	20a1      	movs	r0, #161	@ 0xa1
 80010aa:	f7ff ff7f 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);
 80010ae:	20a6      	movs	r0, #166	@ 0xa6
 80010b0:	f7ff ff7c 	bl	8000fac <OLED_WriteCommand>
	OLED_WriteCommand(0xA8);
 80010b4:	20a8      	movs	r0, #168	@ 0xa8
 80010b6:	f7ff ff79 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0x3F);
 80010ba:	203f      	movs	r0, #63	@ 0x3f
 80010bc:	f7ff ff76 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);
 80010c0:	20a4      	movs	r0, #164	@ 0xa4
 80010c2:	f7ff ff73 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0xD3);
 80010c6:	20d3      	movs	r0, #211	@ 0xd3
 80010c8:	f7ff ff70 	bl	8000fac <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 80010cc:	2000      	movs	r0, #0
 80010ce:	f7ff ff6d 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0xD5);
 80010d2:	20d5      	movs	r0, #213	@ 0xd5
 80010d4:	f7ff ff6a 	bl	8000fac <OLED_WriteCommand>
	OLED_WriteCommand(0xF0);
 80010d8:	20f0      	movs	r0, #240	@ 0xf0
 80010da:	f7ff ff67 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);
 80010de:	20d9      	movs	r0, #217	@ 0xd9
 80010e0:	f7ff ff64 	bl	8000fac <OLED_WriteCommand>
	OLED_WriteCommand(0x22);
 80010e4:	2022      	movs	r0, #34	@ 0x22
 80010e6:	f7ff ff61 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);
 80010ea:	20da      	movs	r0, #218	@ 0xda
 80010ec:	f7ff ff5e 	bl	8000fac <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 80010f0:	2012      	movs	r0, #18
 80010f2:	f7ff ff5b 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);
 80010f6:	20db      	movs	r0, #219	@ 0xdb
 80010f8:	f7ff ff58 	bl	8000fac <OLED_WriteCommand>
	OLED_WriteCommand(0x20);
 80010fc:	2020      	movs	r0, #32
 80010fe:	f7ff ff55 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);
 8001102:	208d      	movs	r0, #141	@ 0x8d
 8001104:	f7ff ff52 	bl	8000fac <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 8001108:	2014      	movs	r0, #20
 800110a:	f7ff ff4f 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0xAF); /*开启显示 display ON*/
 800110e:	20af      	movs	r0, #175	@ 0xaf
 8001110:	f7ff ff4c 	bl	8000fac <OLED_WriteCommand>

	HAL_Delay(50);   /*等待OLED上电稳定*/
 8001114:	2032      	movs	r0, #50	@ 0x32
 8001116:	f000 fdd3 	bl	8001cc0 <HAL_Delay>

	OLED_Clear();	  /*初始化后OLED清屏*/
 800111a:	f000 f86d 	bl	80011f8 <OLED_Clear>
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40020800 	.word	0x40020800

08001128 <OLED_SetCursor>:
函数功能：OLED设置光标位置
入口参数：x:0-127,Page:0-7页
返回  值：无
**************************************************************************/
void OLED_SetCursor(uint8_t X, uint8_t Page)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	460a      	mov	r2, r1
 8001132:	71fb      	strb	r3, [r7, #7]
 8001134:	4613      	mov	r3, r2
 8001136:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0x00 | (X&0x0f));
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	f003 030f 	and.w	r3, r3, #15
 800113e:	b2db      	uxtb	r3, r3
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff33 	bl	8000fac <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | (X>>4));
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	091b      	lsrs	r3, r3, #4
 800114a:	b2db      	uxtb	r3, r3
 800114c:	f043 0310 	orr.w	r3, r3, #16
 8001150:	b2db      	uxtb	r3, r3
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ff2a 	bl	8000fac <OLED_WriteCommand>

	OLED_WriteCommand(0xB0 | Page);
 8001158:	79bb      	ldrb	r3, [r7, #6]
 800115a:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 800115e:	b2db      	uxtb	r3, r3
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff ff23 	bl	8000fac <OLED_WriteCommand>
}
 8001166:	bf00      	nop
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <OLED_Pow>:
 * 参    数：X 底数
 * 参    数：Y 指数
 * 返 回 值：等于X的Y次方
 */
uint32_t OLED_Pow(uint32_t X, uint32_t Y)
{
 800116e:	b480      	push	{r7}
 8001170:	b085      	sub	sp, #20
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
 8001176:	6039      	str	r1, [r7, #0]
	uint32_t Result = 1; // 结果默认为1
 8001178:	2301      	movs	r3, #1
 800117a:	60fb      	str	r3, [r7, #12]
	while (Y--)			 // 累乘Y次
 800117c:	e004      	b.n	8001188 <OLED_Pow+0x1a>
	{
		Result *= X; // 每次把X累乘到结果上
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	fb02 f303 	mul.w	r3, r2, r3
 8001186:	60fb      	str	r3, [r7, #12]
	while (Y--)			 // 累乘Y次
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	1e5a      	subs	r2, r3, #1
 800118c:	603a      	str	r2, [r7, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d1f5      	bne.n	800117e <OLED_Pow+0x10>
	}
	return Result;
 8001192:	68fb      	ldr	r3, [r7, #12]
}
 8001194:	4618      	mov	r0, r3
 8001196:	3714      	adds	r7, #20
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <OLED_UpDate>:
函数功能：OLED-将缓冲区写入GDDRAM
入口参数：Data-数据
返回  值：无
**************************************************************************/
void OLED_UpDate(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b0a2      	sub	sp, #136	@ 0x88
 80011a4:	af00      	add	r7, sp, #0
	uint8_t SendBuf[128];
	for(uint8_t Page=0;Page<8;Page++)
 80011a6:	2300      	movs	r3, #0
 80011a8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80011ac:	e019      	b.n	80011e2 <OLED_UpDate+0x42>
	{
		OLED_SetCursor(0, Page);
 80011ae:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80011b2:	4619      	mov	r1, r3
 80011b4:	2000      	movs	r0, #0
 80011b6:	f7ff ffb7 	bl	8001128 <OLED_SetCursor>
		memcpy(SendBuf, OLED_DisplayBuf[Page], 128);	/*将OLED_DisplayBuf每行写入SendBuf中*/
 80011ba:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80011be:	01db      	lsls	r3, r3, #7
 80011c0:	4a0c      	ldr	r2, [pc, #48]	@ (80011f4 <OLED_UpDate+0x54>)
 80011c2:	441a      	add	r2, r3
 80011c4:	1d3b      	adds	r3, r7, #4
 80011c6:	4611      	mov	r1, r2
 80011c8:	2280      	movs	r2, #128	@ 0x80
 80011ca:	4618      	mov	r0, r3
 80011cc:	f002 ff3c 	bl	8004048 <memcpy>
		OLED_WriteData(SendBuf);
 80011d0:	1d3b      	adds	r3, r7, #4
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff ff12 	bl	8000ffc <OLED_WriteData>
	for(uint8_t Page=0;Page<8;Page++)
 80011d8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80011dc:	3301      	adds	r3, #1
 80011de:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80011e2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80011e6:	2b07      	cmp	r3, #7
 80011e8:	d9e1      	bls.n	80011ae <OLED_UpDate+0xe>
	}

}
 80011ea:	bf00      	nop
 80011ec:	bf00      	nop
 80011ee:	3788      	adds	r7, #136	@ 0x88
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20000078 	.word	0x20000078

080011f8 <OLED_Clear>:
函数功能：OLED清屏
入口参数：无
返回  值：无
**************************************************************************/
void OLED_Clear(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
	memset(OLED_DisplayBuf, 0, sizeof(OLED_DisplayBuf));
 80011fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001200:	2100      	movs	r1, #0
 8001202:	4803      	ldr	r0, [pc, #12]	@ (8001210 <OLED_Clear+0x18>)
 8001204:	f002 fef4 	bl	8003ff0 <memset>
	OLED_UpDate();
 8001208:	f7ff ffca 	bl	80011a0 <OLED_UpDate>
}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000078 	.word	0x20000078

08001214 <OLED_ClearArea>:
		Width 指定区域的宽度，范围：0~128
		Height 指定区域的高度，范围：0~64
返回  值：无
**************************************************************************/
void OLED_ClearArea(int16_t X, int16_t Y, uint8_t Width, uint8_t Height)
{
 8001214:	b490      	push	{r4, r7}
 8001216:	b088      	sub	sp, #32
 8001218:	af00      	add	r7, sp, #0
 800121a:	4604      	mov	r4, r0
 800121c:	4608      	mov	r0, r1
 800121e:	4611      	mov	r1, r2
 8001220:	461a      	mov	r2, r3
 8001222:	4623      	mov	r3, r4
 8001224:	80fb      	strh	r3, [r7, #6]
 8001226:	4603      	mov	r3, r0
 8001228:	80bb      	strh	r3, [r7, #4]
 800122a:	460b      	mov	r3, r1
 800122c:	70fb      	strb	r3, [r7, #3]
 800122e:	4613      	mov	r3, r2
 8001230:	70bb      	strb	r3, [r7, #2]
    // 1️⃣ 提前裁剪到屏幕范围内（避免无效循环）
    int16_t x_start = (X < 0) ? 0 : X;
 8001232:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001236:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800123a:	833b      	strh	r3, [r7, #24]
    int16_t y_start = (Y < 0) ? 0 : Y;
 800123c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001240:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001244:	82fb      	strh	r3, [r7, #22]
    int16_t x_end = (X + Width > 128) ? 128 : X + Width;
 8001246:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800124a:	78fb      	ldrb	r3, [r7, #3]
 800124c:	4413      	add	r3, r2
 800124e:	2b80      	cmp	r3, #128	@ 0x80
 8001250:	bfa8      	it	ge
 8001252:	2380      	movge	r3, #128	@ 0x80
 8001254:	82bb      	strh	r3, [r7, #20]
    int16_t y_end = (Y + Height > 64) ? 64 : Y + Height;
 8001256:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800125a:	78bb      	ldrb	r3, [r7, #2]
 800125c:	4413      	add	r3, r2
 800125e:	2b40      	cmp	r3, #64	@ 0x40
 8001260:	bfa8      	it	ge
 8001262:	2340      	movge	r3, #64	@ 0x40
 8001264:	827b      	strh	r3, [r7, #18]

    //快速退出无效区域
    if (x_start >= 128 || y_start >= 64 || x_end <= 0 || y_end <= 0) return;
 8001266:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800126a:	2b7f      	cmp	r3, #127	@ 0x7f
 800126c:	f300 808e 	bgt.w	800138c <OLED_ClearArea+0x178>
 8001270:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001274:	2b3f      	cmp	r3, #63	@ 0x3f
 8001276:	f300 8089 	bgt.w	800138c <OLED_ClearArea+0x178>
 800127a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800127e:	2b00      	cmp	r3, #0
 8001280:	f340 8084 	ble.w	800138c <OLED_ClearArea+0x178>
 8001284:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001288:	2b00      	cmp	r3, #0
 800128a:	dd7f      	ble.n	800138c <OLED_ClearArea+0x178>

    //按页处理（每页8行）→ 减少87.5%的循环次数！
    uint8_t start_page = y_start / 8;
 800128c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001290:	2b00      	cmp	r3, #0
 8001292:	da00      	bge.n	8001296 <OLED_ClearArea+0x82>
 8001294:	3307      	adds	r3, #7
 8001296:	10db      	asrs	r3, r3, #3
 8001298:	b21b      	sxth	r3, r3
 800129a:	747b      	strb	r3, [r7, #17]
    uint8_t end_page = (y_end - 1) / 8;  // 注意：y_end是开区间
 800129c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80012a0:	3b01      	subs	r3, #1
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	da00      	bge.n	80012a8 <OLED_ClearArea+0x94>
 80012a6:	3307      	adds	r3, #7
 80012a8:	10db      	asrs	r3, r3, #3
 80012aa:	743b      	strb	r3, [r7, #16]

    for (uint8_t page = start_page; page <= end_page; page++) {
 80012ac:	7c7b      	ldrb	r3, [r7, #17]
 80012ae:	77fb      	strb	r3, [r7, #31]
 80012b0:	e067      	b.n	8001382 <OLED_ClearArea+0x16e>
        uint8_t page_start_row = (page == start_page) ? (y_start % 8) : 0;
 80012b2:	7ffa      	ldrb	r2, [r7, #31]
 80012b4:	7c7b      	ldrb	r3, [r7, #17]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d10b      	bne.n	80012d2 <OLED_ClearArea+0xbe>
 80012ba:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012be:	425a      	negs	r2, r3
 80012c0:	f003 0307 	and.w	r3, r3, #7
 80012c4:	f002 0207 	and.w	r2, r2, #7
 80012c8:	bf58      	it	pl
 80012ca:	4253      	negpl	r3, r2
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	e000      	b.n	80012d4 <OLED_ClearArea+0xc0>
 80012d2:	2300      	movs	r3, #0
 80012d4:	73fb      	strb	r3, [r7, #15]
        uint8_t page_end_row = (page == end_page) ? ((y_end - 1) % 8) + 1 : 8;
 80012d6:	7ffa      	ldrb	r2, [r7, #31]
 80012d8:	7c3b      	ldrb	r3, [r7, #16]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d10d      	bne.n	80012fa <OLED_ClearArea+0xe6>
 80012de:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80012e2:	3b01      	subs	r3, #1
 80012e4:	425a      	negs	r2, r3
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	f002 0207 	and.w	r2, r2, #7
 80012ee:	bf58      	it	pl
 80012f0:	4253      	negpl	r3, r2
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	3301      	adds	r3, #1
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	e000      	b.n	80012fc <OLED_ClearArea+0xe8>
 80012fa:	2308      	movs	r3, #8
 80012fc:	73bb      	strb	r3, [r7, #14]

        //位掩码预计算（避免循环内重复计算）
        uint8_t mask = 0xFF;
 80012fe:	23ff      	movs	r3, #255	@ 0xff
 8001300:	77bb      	strb	r3, [r7, #30]
        for (uint8_t row = page_start_row; row < page_end_row; row++) {
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	777b      	strb	r3, [r7, #29]
 8001306:	e00e      	b.n	8001326 <OLED_ClearArea+0x112>
            mask &= ~(1 << row);  // 构建需要清零的位掩码
 8001308:	7f7b      	ldrb	r3, [r7, #29]
 800130a:	2201      	movs	r2, #1
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	b25b      	sxtb	r3, r3
 8001312:	43db      	mvns	r3, r3
 8001314:	b25a      	sxtb	r2, r3
 8001316:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800131a:	4013      	ands	r3, r2
 800131c:	b25b      	sxtb	r3, r3
 800131e:	77bb      	strb	r3, [r7, #30]
        for (uint8_t row = page_start_row; row < page_end_row; row++) {
 8001320:	7f7b      	ldrb	r3, [r7, #29]
 8001322:	3301      	adds	r3, #1
 8001324:	777b      	strb	r3, [r7, #29]
 8001326:	7f7a      	ldrb	r2, [r7, #29]
 8001328:	7bbb      	ldrb	r3, [r7, #14]
 800132a:	429a      	cmp	r2, r3
 800132c:	d3ec      	bcc.n	8001308 <OLED_ClearArea+0xf4>
        }

        //按列批量处理（单次操作清除8行中的部分行）
        for (int16_t col = x_start; col < x_end; col++) {
 800132e:	8b3b      	ldrh	r3, [r7, #24]
 8001330:	837b      	strh	r3, [r7, #26]
 8001332:	e01d      	b.n	8001370 <OLED_ClearArea+0x15c>
            if (col < 128) {  // 仅需1次边界检查
 8001334:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001338:	2b7f      	cmp	r3, #127	@ 0x7f
 800133a:	dc13      	bgt.n	8001364 <OLED_ClearArea+0x150>
            	OLED_DisplayBuf[page][col] &= mask;
 800133c:	7ffa      	ldrb	r2, [r7, #31]
 800133e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001342:	4915      	ldr	r1, [pc, #84]	@ (8001398 <OLED_ClearArea+0x184>)
 8001344:	01d2      	lsls	r2, r2, #7
 8001346:	440a      	add	r2, r1
 8001348:	4413      	add	r3, r2
 800134a:	7818      	ldrb	r0, [r3, #0]
 800134c:	7ffa      	ldrb	r2, [r7, #31]
 800134e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001352:	7fb9      	ldrb	r1, [r7, #30]
 8001354:	4001      	ands	r1, r0
 8001356:	b2c8      	uxtb	r0, r1
 8001358:	490f      	ldr	r1, [pc, #60]	@ (8001398 <OLED_ClearArea+0x184>)
 800135a:	01d2      	lsls	r2, r2, #7
 800135c:	440a      	add	r2, r1
 800135e:	4413      	add	r3, r2
 8001360:	4602      	mov	r2, r0
 8001362:	701a      	strb	r2, [r3, #0]
        for (int16_t col = x_start; col < x_end; col++) {
 8001364:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001368:	b29b      	uxth	r3, r3
 800136a:	3301      	adds	r3, #1
 800136c:	b29b      	uxth	r3, r3
 800136e:	837b      	strh	r3, [r7, #26]
 8001370:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8001374:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001378:	429a      	cmp	r2, r3
 800137a:	dbdb      	blt.n	8001334 <OLED_ClearArea+0x120>
    for (uint8_t page = start_page; page <= end_page; page++) {
 800137c:	7ffb      	ldrb	r3, [r7, #31]
 800137e:	3301      	adds	r3, #1
 8001380:	77fb      	strb	r3, [r7, #31]
 8001382:	7ffa      	ldrb	r2, [r7, #31]
 8001384:	7c3b      	ldrb	r3, [r7, #16]
 8001386:	429a      	cmp	r2, r3
 8001388:	d993      	bls.n	80012b2 <OLED_ClearArea+0x9e>
 800138a:	e000      	b.n	800138e <OLED_ClearArea+0x17a>
    if (x_start >= 128 || y_start >= 64 || x_end <= 0 || y_end <= 0) return;
 800138c:	bf00      	nop
            }
        }
    }
}
 800138e:	3720      	adds	r7, #32
 8001390:	46bd      	mov	sp, r7
 8001392:	bc90      	pop	{r4, r7}
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	20000078 	.word	0x20000078

0800139c <OLED_ShowChar>:
 *                 OLED_6X8		宽6像素，高8像素
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowChar(int16_t X, int16_t Y, char Char, uint8_t FontSize)
{
 800139c:	b590      	push	{r4, r7, lr}
 800139e:	b085      	sub	sp, #20
 80013a0:	af02      	add	r7, sp, #8
 80013a2:	4604      	mov	r4, r0
 80013a4:	4608      	mov	r0, r1
 80013a6:	4611      	mov	r1, r2
 80013a8:	461a      	mov	r2, r3
 80013aa:	4623      	mov	r3, r4
 80013ac:	80fb      	strh	r3, [r7, #6]
 80013ae:	4603      	mov	r3, r0
 80013b0:	80bb      	strh	r3, [r7, #4]
 80013b2:	460b      	mov	r3, r1
 80013b4:	70fb      	strb	r3, [r7, #3]
 80013b6:	4613      	mov	r3, r2
 80013b8:	70bb      	strb	r3, [r7, #2]
	if (FontSize == OLED_8X16) // 字体为宽8像素，高16像素
 80013ba:	78bb      	ldrb	r3, [r7, #2]
 80013bc:	2b08      	cmp	r3, #8
 80013be:	d10e      	bne.n	80013de <OLED_ShowChar+0x42>
	{
		/*将ASCII字模库OLED_F8x16的指定数据以8*16的图像格式显示*/
		OLED_ShowImage(X, Y, 8, 16, OLED_F8x16[Char - ' ']);
 80013c0:	78fb      	ldrb	r3, [r7, #3]
 80013c2:	3b20      	subs	r3, #32
 80013c4:	011b      	lsls	r3, r3, #4
 80013c6:	4a12      	ldr	r2, [pc, #72]	@ (8001410 <OLED_ShowChar+0x74>)
 80013c8:	4413      	add	r3, r2
 80013ca:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80013ce:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	2310      	movs	r3, #16
 80013d6:	2208      	movs	r2, #8
 80013d8:	f000 fa00 	bl	80017dc <OLED_ShowImage>
	else if (FontSize == OLED_6X8) // 字体为宽6像素，高8像素
	{
		/*将ASCII字模库OLED_F6x8的指定数据以6*8的图像格式显示*/
		OLED_ShowImage(X, Y, 6, 8, OLED_F6x8[Char - ' ']);
	}
}
 80013dc:	e014      	b.n	8001408 <OLED_ShowChar+0x6c>
	else if (FontSize == OLED_6X8) // 字体为宽6像素，高8像素
 80013de:	78bb      	ldrb	r3, [r7, #2]
 80013e0:	2b06      	cmp	r3, #6
 80013e2:	d111      	bne.n	8001408 <OLED_ShowChar+0x6c>
		OLED_ShowImage(X, Y, 6, 8, OLED_F6x8[Char - ' ']);
 80013e4:	78fb      	ldrb	r3, [r7, #3]
 80013e6:	f1a3 0220 	sub.w	r2, r3, #32
 80013ea:	4613      	mov	r3, r2
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	4413      	add	r3, r2
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	4a08      	ldr	r2, [pc, #32]	@ (8001414 <OLED_ShowChar+0x78>)
 80013f4:	4413      	add	r3, r2
 80013f6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80013fa:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	2308      	movs	r3, #8
 8001402:	2206      	movs	r2, #6
 8001404:	f000 f9ea 	bl	80017dc <OLED_ShowImage>
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bd90      	pop	{r4, r7, pc}
 8001410:	08004110 	.word	0x08004110
 8001414:	08004700 	.word	0x08004700

08001418 <OLED_ShowString>:
 *           当字体大小为OLED_8X16时，中文字符以16*16点阵正常显示
 *           当字体大小为OLED_6X8时，中文字符以6*8点阵显示'?'
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowString(int16_t X, int16_t Y, char *String, uint8_t FontSize)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08a      	sub	sp, #40	@ 0x28
 800141c:	af02      	add	r7, sp, #8
 800141e:	60ba      	str	r2, [r7, #8]
 8001420:	461a      	mov	r2, r3
 8001422:	4603      	mov	r3, r0
 8001424:	81fb      	strh	r3, [r7, #14]
 8001426:	460b      	mov	r3, r1
 8001428:	81bb      	strh	r3, [r7, #12]
 800142a:	4613      	mov	r3, r2
 800142c:	71fb      	strb	r3, [r7, #7]
	uint16_t i = 0;
 800142e:	2300      	movs	r3, #0
 8001430:	83fb      	strh	r3, [r7, #30]
	char SingleChar[5];
	uint8_t CharLength = 0;
 8001432:	2300      	movs	r3, #0
 8001434:	777b      	strb	r3, [r7, #29]
	uint16_t XOffset = 0;
 8001436:	2300      	movs	r3, #0
 8001438:	837b      	strh	r3, [r7, #26]
	uint16_t pIndex;

	while (String[i] != '\0') // 遍历字符串
 800143a:	e115      	b.n	8001668 <OLED_ShowString+0x250>
	{

#ifdef OLED_CHARSET_UTF8 // 定义字符集为UTF8
		/*此段代码的目的是，提取UTF8字符串中的一个字符，转存到SingleChar子字符串中*/
		/*判断UTF8编码第一个字节的标志位*/
		if ((String[i] & 0x80) == 0x00) // 第一个字节为0xxxxxxx
 800143c:	8bfb      	ldrh	r3, [r7, #30]
 800143e:	68ba      	ldr	r2, [r7, #8]
 8001440:	4413      	add	r3, r2
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	b25b      	sxtb	r3, r3
 8001446:	2b00      	cmp	r3, #0
 8001448:	db0c      	blt.n	8001464 <OLED_ShowString+0x4c>
		{
			CharLength = 1;				 // 字符为1字节
 800144a:	2301      	movs	r3, #1
 800144c:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++]; // 将第一个字节写入SingleChar第0个位置，随后i指向下一个字节
 800144e:	8bfb      	ldrh	r3, [r7, #30]
 8001450:	1c5a      	adds	r2, r3, #1
 8001452:	83fa      	strh	r2, [r7, #30]
 8001454:	461a      	mov	r2, r3
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	4413      	add	r3, r2
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	743b      	strb	r3, [r7, #16]
			SingleChar[1] = '\0';		 // 为SingleChar添加字符串结束标志位
 800145e:	2300      	movs	r3, #0
 8001460:	747b      	strb	r3, [r7, #17]
 8001462:	e09c      	b.n	800159e <OLED_ShowString+0x186>
		}
		else if ((String[i] & 0xE0) == 0xC0) // 第一个字节为110xxxxx
 8001464:	8bfb      	ldrh	r3, [r7, #30]
 8001466:	68ba      	ldr	r2, [r7, #8]
 8001468:	4413      	add	r3, r2
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8001470:	2bc0      	cmp	r3, #192	@ 0xc0
 8001472:	d11b      	bne.n	80014ac <OLED_ShowString+0x94>
		{
			CharLength = 2;				 // 字符为2字节
 8001474:	2302      	movs	r3, #2
 8001476:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++]; // 将第一个字节写入SingleChar第0个位置，随后i指向下一个字节
 8001478:	8bfb      	ldrh	r3, [r7, #30]
 800147a:	1c5a      	adds	r2, r3, #1
 800147c:	83fa      	strh	r2, [r7, #30]
 800147e:	461a      	mov	r2, r3
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	4413      	add	r3, r2
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	743b      	strb	r3, [r7, #16]
			if (String[i] == '\0')
 8001488:	8bfb      	ldrh	r3, [r7, #30]
 800148a:	68ba      	ldr	r2, [r7, #8]
 800148c:	4413      	add	r3, r2
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	f000 80f1 	beq.w	8001678 <OLED_ShowString+0x260>
			{
				break;
			} // 意外情况，跳出循环，结束显示
			SingleChar[1] = String[i++]; // 将第二个字节写入SingleChar第1个位置，随后i指向下一个字节
 8001496:	8bfb      	ldrh	r3, [r7, #30]
 8001498:	1c5a      	adds	r2, r3, #1
 800149a:	83fa      	strh	r2, [r7, #30]
 800149c:	461a      	mov	r2, r3
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	4413      	add	r3, r2
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	747b      	strb	r3, [r7, #17]
			SingleChar[2] = '\0';		 // 为SingleChar添加字符串结束标志位
 80014a6:	2300      	movs	r3, #0
 80014a8:	74bb      	strb	r3, [r7, #18]
 80014aa:	e078      	b.n	800159e <OLED_ShowString+0x186>
		}
		else if ((String[i] & 0xF0) == 0xE0) // 第一个字节为1110xxxx
 80014ac:	8bfb      	ldrh	r3, [r7, #30]
 80014ae:	68ba      	ldr	r2, [r7, #8]
 80014b0:	4413      	add	r3, r2
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80014b8:	2be0      	cmp	r3, #224	@ 0xe0
 80014ba:	d12a      	bne.n	8001512 <OLED_ShowString+0xfa>
		{
			CharLength = 3; // 字符为3字节
 80014bc:	2303      	movs	r3, #3
 80014be:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++];
 80014c0:	8bfb      	ldrh	r3, [r7, #30]
 80014c2:	1c5a      	adds	r2, r3, #1
 80014c4:	83fa      	strh	r2, [r7, #30]
 80014c6:	461a      	mov	r2, r3
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	4413      	add	r3, r2
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	743b      	strb	r3, [r7, #16]
			if (String[i] == '\0')
 80014d0:	8bfb      	ldrh	r3, [r7, #30]
 80014d2:	68ba      	ldr	r2, [r7, #8]
 80014d4:	4413      	add	r3, r2
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f000 80cf 	beq.w	800167c <OLED_ShowString+0x264>
			{
				break;
			}
			SingleChar[1] = String[i++];
 80014de:	8bfb      	ldrh	r3, [r7, #30]
 80014e0:	1c5a      	adds	r2, r3, #1
 80014e2:	83fa      	strh	r2, [r7, #30]
 80014e4:	461a      	mov	r2, r3
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	4413      	add	r3, r2
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	747b      	strb	r3, [r7, #17]
			if (String[i] == '\0')
 80014ee:	8bfb      	ldrh	r3, [r7, #30]
 80014f0:	68ba      	ldr	r2, [r7, #8]
 80014f2:	4413      	add	r3, r2
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	f000 80c2 	beq.w	8001680 <OLED_ShowString+0x268>
			{
				break;
			}
			SingleChar[2] = String[i++];
 80014fc:	8bfb      	ldrh	r3, [r7, #30]
 80014fe:	1c5a      	adds	r2, r3, #1
 8001500:	83fa      	strh	r2, [r7, #30]
 8001502:	461a      	mov	r2, r3
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	4413      	add	r3, r2
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	74bb      	strb	r3, [r7, #18]
			SingleChar[3] = '\0';
 800150c:	2300      	movs	r3, #0
 800150e:	74fb      	strb	r3, [r7, #19]
 8001510:	e045      	b.n	800159e <OLED_ShowString+0x186>
		}
		else if ((String[i] & 0xF8) == 0xF0) // 第一个字节为11110xxx
 8001512:	8bfb      	ldrh	r3, [r7, #30]
 8001514:	68ba      	ldr	r2, [r7, #8]
 8001516:	4413      	add	r3, r2
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 800151e:	2bf0      	cmp	r3, #240	@ 0xf0
 8001520:	d139      	bne.n	8001596 <OLED_ShowString+0x17e>
		{
			CharLength = 4; // 字符为4字节
 8001522:	2304      	movs	r3, #4
 8001524:	777b      	strb	r3, [r7, #29]
			SingleChar[0] = String[i++];
 8001526:	8bfb      	ldrh	r3, [r7, #30]
 8001528:	1c5a      	adds	r2, r3, #1
 800152a:	83fa      	strh	r2, [r7, #30]
 800152c:	461a      	mov	r2, r3
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	4413      	add	r3, r2
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	743b      	strb	r3, [r7, #16]
			if (String[i] == '\0')
 8001536:	8bfb      	ldrh	r3, [r7, #30]
 8001538:	68ba      	ldr	r2, [r7, #8]
 800153a:	4413      	add	r3, r2
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	f000 80a0 	beq.w	8001684 <OLED_ShowString+0x26c>
			{
				break;
			}
			SingleChar[1] = String[i++];
 8001544:	8bfb      	ldrh	r3, [r7, #30]
 8001546:	1c5a      	adds	r2, r3, #1
 8001548:	83fa      	strh	r2, [r7, #30]
 800154a:	461a      	mov	r2, r3
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	4413      	add	r3, r2
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	747b      	strb	r3, [r7, #17]
			if (String[i] == '\0')
 8001554:	8bfb      	ldrh	r3, [r7, #30]
 8001556:	68ba      	ldr	r2, [r7, #8]
 8001558:	4413      	add	r3, r2
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	f000 8093 	beq.w	8001688 <OLED_ShowString+0x270>
			{
				break;
			}
			SingleChar[2] = String[i++];
 8001562:	8bfb      	ldrh	r3, [r7, #30]
 8001564:	1c5a      	adds	r2, r3, #1
 8001566:	83fa      	strh	r2, [r7, #30]
 8001568:	461a      	mov	r2, r3
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	4413      	add	r3, r2
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	74bb      	strb	r3, [r7, #18]
			if (String[i] == '\0')
 8001572:	8bfb      	ldrh	r3, [r7, #30]
 8001574:	68ba      	ldr	r2, [r7, #8]
 8001576:	4413      	add	r3, r2
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	f000 8086 	beq.w	800168c <OLED_ShowString+0x274>
			{
				break;
			}
			SingleChar[3] = String[i++];
 8001580:	8bfb      	ldrh	r3, [r7, #30]
 8001582:	1c5a      	adds	r2, r3, #1
 8001584:	83fa      	strh	r2, [r7, #30]
 8001586:	461a      	mov	r2, r3
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	4413      	add	r3, r2
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	74fb      	strb	r3, [r7, #19]
			SingleChar[4] = '\0';
 8001590:	2300      	movs	r3, #0
 8001592:	753b      	strb	r3, [r7, #20]
 8001594:	e003      	b.n	800159e <OLED_ShowString+0x186>
		}
		else
		{
			i++; // 意外情况，i指向下一个字节，忽略此字节，继续判断下一个字节
 8001596:	8bfb      	ldrh	r3, [r7, #30]
 8001598:	3301      	adds	r3, #1
 800159a:	83fb      	strh	r3, [r7, #30]
			continue;
 800159c:	e064      	b.n	8001668 <OLED_ShowString+0x250>
			SingleChar[2] = '\0';		 // 为SingleChar添加字符串结束标志位
		}
#endif

		/*显示上述代码提取到的SingleChar*/
		if (CharLength == 1) // 如果是单字节字符
 800159e:	7f7b      	ldrb	r3, [r7, #29]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d110      	bne.n	80015c6 <OLED_ShowString+0x1ae>
		{
			/*使用OLED_ShowChar显示此字符*/
			OLED_ShowChar(X + XOffset, Y, SingleChar[0], FontSize);
 80015a4:	89fa      	ldrh	r2, [r7, #14]
 80015a6:	8b7b      	ldrh	r3, [r7, #26]
 80015a8:	4413      	add	r3, r2
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	b218      	sxth	r0, r3
 80015ae:	7c3a      	ldrb	r2, [r7, #16]
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80015b6:	f7ff fef1 	bl	800139c <OLED_ShowChar>
			XOffset += FontSize;
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	b29a      	uxth	r2, r3
 80015be:	8b7b      	ldrh	r3, [r7, #26]
 80015c0:	4413      	add	r3, r2
 80015c2:	837b      	strh	r3, [r7, #26]
 80015c4:	e050      	b.n	8001668 <OLED_ShowString+0x250>
		}
		else // 否则，即多字节字符
		{
			/*遍历整个字模库，从字模库中寻找此字符的数据*/
			/*如果找到最后一个字符（定义为空字符串），则表示字符未在字模库定义，停止寻找*/
			for (pIndex = 0; strcmp(OLED_CF16x16[pIndex].Index, "") != 0; pIndex++)
 80015c6:	2300      	movs	r3, #0
 80015c8:	833b      	strh	r3, [r7, #24]
 80015ca:	e013      	b.n	80015f4 <OLED_ShowString+0x1dc>
			{
				/*找到匹配的字符*/
				if (strcmp(OLED_CF16x16[pIndex].Index, SingleChar) == 0)
 80015cc:	8b3a      	ldrh	r2, [r7, #24]
 80015ce:	4613      	mov	r3, r2
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	4413      	add	r3, r2
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	4413      	add	r3, r2
 80015d8:	4a2f      	ldr	r2, [pc, #188]	@ (8001698 <OLED_ShowString+0x280>)
 80015da:	4413      	add	r3, r2
 80015dc:	f107 0210 	add.w	r2, r7, #16
 80015e0:	4611      	mov	r1, r2
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7fe fdf0 	bl	80001c8 <strcmp>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d00e      	beq.n	800160c <OLED_ShowString+0x1f4>
			for (pIndex = 0; strcmp(OLED_CF16x16[pIndex].Index, "") != 0; pIndex++)
 80015ee:	8b3b      	ldrh	r3, [r7, #24]
 80015f0:	3301      	adds	r3, #1
 80015f2:	833b      	strh	r3, [r7, #24]
 80015f4:	8b3a      	ldrh	r2, [r7, #24]
 80015f6:	4613      	mov	r3, r2
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	4413      	add	r3, r2
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4413      	add	r3, r2
 8001600:	4a25      	ldr	r2, [pc, #148]	@ (8001698 <OLED_ShowString+0x280>)
 8001602:	4413      	add	r3, r2
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d1e0      	bne.n	80015cc <OLED_ShowString+0x1b4>
 800160a:	e000      	b.n	800160e <OLED_ShowString+0x1f6>
				{
					break; // 跳出循环，此时pIndex的值为指定字符的索引
 800160c:	bf00      	nop
				}
			}
			if (FontSize == OLED_8X16) // 给定字体为8*16点阵
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	2b08      	cmp	r3, #8
 8001612:	d118      	bne.n	8001646 <OLED_ShowString+0x22e>
			{
				/*将字模库OLED_CF16x16的指定数据以16*16的图像格式显示*/
				OLED_ShowImage(X + XOffset, Y, 16, 16, OLED_CF16x16[pIndex].Data);
 8001614:	89fa      	ldrh	r2, [r7, #14]
 8001616:	8b7b      	ldrh	r3, [r7, #26]
 8001618:	4413      	add	r3, r2
 800161a:	b29b      	uxth	r3, r3
 800161c:	b218      	sxth	r0, r3
 800161e:	8b3a      	ldrh	r2, [r7, #24]
 8001620:	4613      	mov	r3, r2
 8001622:	00db      	lsls	r3, r3, #3
 8001624:	4413      	add	r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	4413      	add	r3, r2
 800162a:	4a1b      	ldr	r2, [pc, #108]	@ (8001698 <OLED_ShowString+0x280>)
 800162c:	4413      	add	r3, r2
 800162e:	3305      	adds	r3, #5
 8001630:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	2310      	movs	r3, #16
 8001638:	2210      	movs	r2, #16
 800163a:	f000 f8cf 	bl	80017dc <OLED_ShowImage>
				XOffset += 16;
 800163e:	8b7b      	ldrh	r3, [r7, #26]
 8001640:	3310      	adds	r3, #16
 8001642:	837b      	strh	r3, [r7, #26]
 8001644:	e010      	b.n	8001668 <OLED_ShowString+0x250>
			}
			else if (FontSize == OLED_6X8) // 给定字体为6*8点阵
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	2b06      	cmp	r3, #6
 800164a:	d10d      	bne.n	8001668 <OLED_ShowString+0x250>
			{
				/*空间不足，此位置显示'?'*/
				OLED_ShowChar(X + XOffset, Y, '?', OLED_6X8);
 800164c:	89fa      	ldrh	r2, [r7, #14]
 800164e:	8b7b      	ldrh	r3, [r7, #26]
 8001650:	4413      	add	r3, r2
 8001652:	b29b      	uxth	r3, r3
 8001654:	b218      	sxth	r0, r3
 8001656:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800165a:	2306      	movs	r3, #6
 800165c:	223f      	movs	r2, #63	@ 0x3f
 800165e:	f7ff fe9d 	bl	800139c <OLED_ShowChar>
				XOffset += OLED_6X8;
 8001662:	8b7b      	ldrh	r3, [r7, #26]
 8001664:	3306      	adds	r3, #6
 8001666:	837b      	strh	r3, [r7, #26]
	while (String[i] != '\0') // 遍历字符串
 8001668:	8bfb      	ldrh	r3, [r7, #30]
 800166a:	68ba      	ldr	r2, [r7, #8]
 800166c:	4413      	add	r3, r2
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b00      	cmp	r3, #0
 8001672:	f47f aee3 	bne.w	800143c <OLED_ShowString+0x24>
			}
		}
	}
}
 8001676:	e00a      	b.n	800168e <OLED_ShowString+0x276>
				break;
 8001678:	bf00      	nop
 800167a:	e008      	b.n	800168e <OLED_ShowString+0x276>
				break;
 800167c:	bf00      	nop
 800167e:	e006      	b.n	800168e <OLED_ShowString+0x276>
				break;
 8001680:	bf00      	nop
 8001682:	e004      	b.n	800168e <OLED_ShowString+0x276>
				break;
 8001684:	bf00      	nop
 8001686:	e002      	b.n	800168e <OLED_ShowString+0x276>
				break;
 8001688:	bf00      	nop
 800168a:	e000      	b.n	800168e <OLED_ShowString+0x276>
				break;
 800168c:	bf00      	nop
}
 800168e:	bf00      	nop
 8001690:	3720      	adds	r7, #32
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	0800493c 	.word	0x0800493c

0800169c <OLED_ShowNum>:
 *                 OLED_6X8		宽6像素，高8像素
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowNum(int16_t X, int16_t Y, uint32_t Number, uint8_t Length, uint8_t FontSize)
{
 800169c:	b590      	push	{r4, r7, lr}
 800169e:	b087      	sub	sp, #28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60ba      	str	r2, [r7, #8]
 80016a4:	461a      	mov	r2, r3
 80016a6:	4603      	mov	r3, r0
 80016a8:	81fb      	strh	r3, [r7, #14]
 80016aa:	460b      	mov	r3, r1
 80016ac:	81bb      	strh	r3, [r7, #12]
 80016ae:	4613      	mov	r3, r2
 80016b0:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 80016b2:	2300      	movs	r3, #0
 80016b4:	75fb      	strb	r3, [r7, #23]
 80016b6:	e02d      	b.n	8001714 <OLED_ShowNum+0x78>
	{
		/*调用OLED_ShowChar函数，依次显示每个数字*/
		/*Number / OLED_Pow(10, Length - i - 1) % 10 可以十进制提取数字的每一位*/
		/*+ '0' 可将数字转换为字符格式*/
		OLED_ShowChar(X + i * FontSize, Y, Number / OLED_Pow(10, Length - i - 1) % 10 + '0', FontSize);
 80016b8:	7dfb      	ldrb	r3, [r7, #23]
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	fb12 f303 	smulbb	r3, r2, r3
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	89fb      	ldrh	r3, [r7, #14]
 80016ca:	4413      	add	r3, r2
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	b21c      	sxth	r4, r3
 80016d0:	79fa      	ldrb	r2, [r7, #7]
 80016d2:	7dfb      	ldrb	r3, [r7, #23]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	3b01      	subs	r3, #1
 80016d8:	4619      	mov	r1, r3
 80016da:	200a      	movs	r0, #10
 80016dc:	f7ff fd47 	bl	800116e <OLED_Pow>
 80016e0:	4602      	mov	r2, r0
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80016e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001728 <OLED_ShowNum+0x8c>)
 80016ea:	fba3 2301 	umull	r2, r3, r3, r1
 80016ee:	08da      	lsrs	r2, r3, #3
 80016f0:	4613      	mov	r3, r2
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	4413      	add	r3, r2
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	1aca      	subs	r2, r1, r3
 80016fa:	b2d3      	uxtb	r3, r2
 80016fc:	3330      	adds	r3, #48	@ 0x30
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001704:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001708:	4620      	mov	r0, r4
 800170a:	f7ff fe47 	bl	800139c <OLED_ShowChar>
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 800170e:	7dfb      	ldrb	r3, [r7, #23]
 8001710:	3301      	adds	r3, #1
 8001712:	75fb      	strb	r3, [r7, #23]
 8001714:	7dfa      	ldrb	r2, [r7, #23]
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	429a      	cmp	r2, r3
 800171a:	d3cd      	bcc.n	80016b8 <OLED_ShowNum+0x1c>
	}
}
 800171c:	bf00      	nop
 800171e:	bf00      	nop
 8001720:	371c      	adds	r7, #28
 8001722:	46bd      	mov	sp, r7
 8001724:	bd90      	pop	{r4, r7, pc}
 8001726:	bf00      	nop
 8001728:	cccccccd 	.word	0xcccccccd

0800172c <OLED_ShowHexNum>:
 *                 OLED_6X8		宽6像素，高8像素
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowHexNum(int16_t X, int16_t Y, uint32_t Number, uint8_t Length, uint8_t FontSize)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	60ba      	str	r2, [r7, #8]
 8001734:	461a      	mov	r2, r3
 8001736:	4603      	mov	r3, r0
 8001738:	81fb      	strh	r3, [r7, #14]
 800173a:	460b      	mov	r3, r1
 800173c:	81bb      	strh	r3, [r7, #12]
 800173e:	4613      	mov	r3, r2
 8001740:	71fb      	strb	r3, [r7, #7]
	uint8_t i, SingleNumber;
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 8001742:	2300      	movs	r3, #0
 8001744:	75fb      	strb	r3, [r7, #23]
 8001746:	e040      	b.n	80017ca <OLED_ShowHexNum+0x9e>
	{
		/*以十六进制提取数字的每一位*/
		SingleNumber = Number / OLED_Pow(16, Length - i - 1) % 16;
 8001748:	79fa      	ldrb	r2, [r7, #7]
 800174a:	7dfb      	ldrb	r3, [r7, #23]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	3b01      	subs	r3, #1
 8001750:	4619      	mov	r1, r3
 8001752:	2010      	movs	r0, #16
 8001754:	f7ff fd0b 	bl	800116e <OLED_Pow>
 8001758:	4602      	mov	r2, r0
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001760:	b2db      	uxtb	r3, r3
 8001762:	f003 030f 	and.w	r3, r3, #15
 8001766:	75bb      	strb	r3, [r7, #22]

		if (SingleNumber < 10) // 单个数字小于10
 8001768:	7dbb      	ldrb	r3, [r7, #22]
 800176a:	2b09      	cmp	r3, #9
 800176c:	d815      	bhi.n	800179a <OLED_ShowHexNum+0x6e>
		{
			/*调用OLED_ShowChar函数，显示此数字*/
			/*+ '0' 可将数字转换为字符格式*/
			OLED_ShowChar(X + i * FontSize, Y, SingleNumber + '0', FontSize);
 800176e:	7dfb      	ldrb	r3, [r7, #23]
 8001770:	b29a      	uxth	r2, r3
 8001772:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001776:	b29b      	uxth	r3, r3
 8001778:	fb12 f303 	smulbb	r3, r2, r3
 800177c:	b29a      	uxth	r2, r3
 800177e:	89fb      	ldrh	r3, [r7, #14]
 8001780:	4413      	add	r3, r2
 8001782:	b29b      	uxth	r3, r3
 8001784:	b218      	sxth	r0, r3
 8001786:	7dbb      	ldrb	r3, [r7, #22]
 8001788:	3330      	adds	r3, #48	@ 0x30
 800178a:	b2da      	uxtb	r2, r3
 800178c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001790:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001794:	f7ff fe02 	bl	800139c <OLED_ShowChar>
 8001798:	e014      	b.n	80017c4 <OLED_ShowHexNum+0x98>
		}
		else // 单个数字大于10
		{
			/*调用OLED_ShowChar函数，显示此数字*/
			/*+ 'A' 可将数字转换为从A开始的十六进制字符*/
			OLED_ShowChar(X + i * FontSize, Y, SingleNumber - 10 + 'A', FontSize);
 800179a:	7dfb      	ldrb	r3, [r7, #23]
 800179c:	b29a      	uxth	r2, r3
 800179e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	fb12 f303 	smulbb	r3, r2, r3
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	89fb      	ldrh	r3, [r7, #14]
 80017ac:	4413      	add	r3, r2
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	b218      	sxth	r0, r3
 80017b2:	7dbb      	ldrb	r3, [r7, #22]
 80017b4:	3337      	adds	r3, #55	@ 0x37
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017bc:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80017c0:	f7ff fdec 	bl	800139c <OLED_ShowChar>
	for (i = 0; i < Length; i++) // 遍历数字的每一位
 80017c4:	7dfb      	ldrb	r3, [r7, #23]
 80017c6:	3301      	adds	r3, #1
 80017c8:	75fb      	strb	r3, [r7, #23]
 80017ca:	7dfa      	ldrb	r2, [r7, #23]
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d3ba      	bcc.n	8001748 <OLED_ShowHexNum+0x1c>
		}
	}
}
 80017d2:	bf00      	nop
 80017d4:	bf00      	nop
 80017d6:	3718      	adds	r7, #24
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <OLED_ShowImage>:
 * 参    数：Image 指定要显示的图像
 * 返 回 值：无
 * 说    明：调用此函数后，要想真正地呈现在屏幕上，还需调用更新函数
 */
void OLED_ShowImage(int16_t X, int16_t Y, uint8_t Width, uint8_t Height, const uint8_t *Image)
{
 80017dc:	b590      	push	{r4, r7, lr}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4604      	mov	r4, r0
 80017e4:	4608      	mov	r0, r1
 80017e6:	4611      	mov	r1, r2
 80017e8:	461a      	mov	r2, r3
 80017ea:	4623      	mov	r3, r4
 80017ec:	80fb      	strh	r3, [r7, #6]
 80017ee:	4603      	mov	r3, r0
 80017f0:	80bb      	strh	r3, [r7, #4]
 80017f2:	460b      	mov	r3, r1
 80017f4:	70fb      	strb	r3, [r7, #3]
 80017f6:	4613      	mov	r3, r2
 80017f8:	70bb      	strb	r3, [r7, #2]
	uint8_t i = 0, j = 0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	73fb      	strb	r3, [r7, #15]
 80017fe:	2300      	movs	r3, #0
 8001800:	73bb      	strb	r3, [r7, #14]
	int16_t Page, Shift;

	/*将图像所在区域清空*/
	OLED_ClearArea(X, Y, Width, Height);
 8001802:	78bb      	ldrb	r3, [r7, #2]
 8001804:	78fa      	ldrb	r2, [r7, #3]
 8001806:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800180a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800180e:	f7ff fd01 	bl	8001214 <OLED_ClearArea>

	/*遍历指定图像涉及的相关页*/
	/*(Height - 1) / 8 + 1的目的是Height / 8并向上取整*/
	for (j = 0; j < (Height - 1) / 8 + 1; j++)
 8001812:	2300      	movs	r3, #0
 8001814:	73bb      	strb	r3, [r7, #14]
 8001816:	e0b3      	b.n	8001980 <OLED_ShowImage+0x1a4>
	{
		/*遍历指定图像涉及的相关列*/
		for (i = 0; i < Width; i++)
 8001818:	2300      	movs	r3, #0
 800181a:	73fb      	strb	r3, [r7, #15]
 800181c:	e0a8      	b.n	8001970 <OLED_ShowImage+0x194>
		{
			if (X + i >= 0 && X + i <= 127) // 超出屏幕的内容不显示
 800181e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	4413      	add	r3, r2
 8001826:	2b00      	cmp	r3, #0
 8001828:	f2c0 809f 	blt.w	800196a <OLED_ShowImage+0x18e>
 800182c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001830:	7bfb      	ldrb	r3, [r7, #15]
 8001832:	4413      	add	r3, r2
 8001834:	2b7f      	cmp	r3, #127	@ 0x7f
 8001836:	f300 8098 	bgt.w	800196a <OLED_ShowImage+0x18e>
			{
				/*负数坐标在计算页地址和移位时需要加一个偏移*/
				Page = Y / 8;
 800183a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	da00      	bge.n	8001844 <OLED_ShowImage+0x68>
 8001842:	3307      	adds	r3, #7
 8001844:	10db      	asrs	r3, r3, #3
 8001846:	81bb      	strh	r3, [r7, #12]
				Shift = Y % 8;
 8001848:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800184c:	425a      	negs	r2, r3
 800184e:	f003 0307 	and.w	r3, r3, #7
 8001852:	f002 0207 	and.w	r2, r2, #7
 8001856:	bf58      	it	pl
 8001858:	4253      	negpl	r3, r2
 800185a:	817b      	strh	r3, [r7, #10]
				if (Y < 0)
 800185c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001860:	2b00      	cmp	r3, #0
 8001862:	da07      	bge.n	8001874 <OLED_ShowImage+0x98>
				{
					Page -= 1;
 8001864:	89bb      	ldrh	r3, [r7, #12]
 8001866:	3b01      	subs	r3, #1
 8001868:	b29b      	uxth	r3, r3
 800186a:	81bb      	strh	r3, [r7, #12]
					Shift += 8;
 800186c:	897b      	ldrh	r3, [r7, #10]
 800186e:	3308      	adds	r3, #8
 8001870:	b29b      	uxth	r3, r3
 8001872:	817b      	strh	r3, [r7, #10]
				}

				if (Page + j >= 0 && Page + j <= 7) // 超出屏幕的内容不显示
 8001874:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001878:	7bbb      	ldrb	r3, [r7, #14]
 800187a:	4413      	add	r3, r2
 800187c:	2b00      	cmp	r3, #0
 800187e:	db34      	blt.n	80018ea <OLED_ShowImage+0x10e>
 8001880:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001884:	7bbb      	ldrb	r3, [r7, #14]
 8001886:	4413      	add	r3, r2
 8001888:	2b07      	cmp	r3, #7
 800188a:	dc2e      	bgt.n	80018ea <OLED_ShowImage+0x10e>
				{
					/*显示图像在当前页的内容*/
					OLED_DisplayBuf[Page + j][X + i] |= Image[j * Width + i] << (Shift);
 800188c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001890:	7bbb      	ldrb	r3, [r7, #14]
 8001892:	441a      	add	r2, r3
 8001894:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	440b      	add	r3, r1
 800189c:	4940      	ldr	r1, [pc, #256]	@ (80019a0 <OLED_ShowImage+0x1c4>)
 800189e:	01d2      	lsls	r2, r2, #7
 80018a0:	440a      	add	r2, r1
 80018a2:	4413      	add	r3, r2
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	b25a      	sxtb	r2, r3
 80018a8:	7bbb      	ldrb	r3, [r7, #14]
 80018aa:	78f9      	ldrb	r1, [r7, #3]
 80018ac:	fb03 f101 	mul.w	r1, r3, r1
 80018b0:	7bfb      	ldrb	r3, [r7, #15]
 80018b2:	440b      	add	r3, r1
 80018b4:	4619      	mov	r1, r3
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	440b      	add	r3, r1
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	4619      	mov	r1, r3
 80018be:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80018c2:	fa01 f303 	lsl.w	r3, r1, r3
 80018c6:	b25b      	sxtb	r3, r3
 80018c8:	4313      	orrs	r3, r2
 80018ca:	b258      	sxtb	r0, r3
 80018cc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80018d0:	7bbb      	ldrb	r3, [r7, #14]
 80018d2:	441a      	add	r2, r3
 80018d4:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	440b      	add	r3, r1
 80018dc:	b2c0      	uxtb	r0, r0
 80018de:	4930      	ldr	r1, [pc, #192]	@ (80019a0 <OLED_ShowImage+0x1c4>)
 80018e0:	01d2      	lsls	r2, r2, #7
 80018e2:	440a      	add	r2, r1
 80018e4:	4413      	add	r3, r2
 80018e6:	4602      	mov	r2, r0
 80018e8:	701a      	strb	r2, [r3, #0]
				}

				if (Page + j + 1 >= 0 && Page + j + 1 <= 7) // 超出屏幕的内容不显示
 80018ea:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80018ee:	7bbb      	ldrb	r3, [r7, #14]
 80018f0:	4413      	add	r3, r2
 80018f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018f6:	db38      	blt.n	800196a <OLED_ShowImage+0x18e>
 80018f8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80018fc:	7bbb      	ldrb	r3, [r7, #14]
 80018fe:	4413      	add	r3, r2
 8001900:	2b06      	cmp	r3, #6
 8001902:	dc32      	bgt.n	800196a <OLED_ShowImage+0x18e>
				{
					/*显示图像在下一页的内容*/
					OLED_DisplayBuf[Page + j + 1][X + i] |= Image[j * Width + i] >> (8 - Shift);
 8001904:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001908:	7bbb      	ldrb	r3, [r7, #14]
 800190a:	4413      	add	r3, r2
 800190c:	1c5a      	adds	r2, r3, #1
 800190e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001912:	7bfb      	ldrb	r3, [r7, #15]
 8001914:	440b      	add	r3, r1
 8001916:	4922      	ldr	r1, [pc, #136]	@ (80019a0 <OLED_ShowImage+0x1c4>)
 8001918:	01d2      	lsls	r2, r2, #7
 800191a:	440a      	add	r2, r1
 800191c:	4413      	add	r3, r2
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	b25a      	sxtb	r2, r3
 8001922:	7bbb      	ldrb	r3, [r7, #14]
 8001924:	78f9      	ldrb	r1, [r7, #3]
 8001926:	fb03 f101 	mul.w	r1, r3, r1
 800192a:	7bfb      	ldrb	r3, [r7, #15]
 800192c:	440b      	add	r3, r1
 800192e:	4619      	mov	r1, r3
 8001930:	6a3b      	ldr	r3, [r7, #32]
 8001932:	440b      	add	r3, r1
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	4619      	mov	r1, r3
 8001938:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800193c:	f1c3 0308 	rsb	r3, r3, #8
 8001940:	fa41 f303 	asr.w	r3, r1, r3
 8001944:	b25b      	sxtb	r3, r3
 8001946:	4313      	orrs	r3, r2
 8001948:	b258      	sxtb	r0, r3
 800194a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800194e:	7bbb      	ldrb	r3, [r7, #14]
 8001950:	4413      	add	r3, r2
 8001952:	1c5a      	adds	r2, r3, #1
 8001954:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001958:	7bfb      	ldrb	r3, [r7, #15]
 800195a:	440b      	add	r3, r1
 800195c:	b2c0      	uxtb	r0, r0
 800195e:	4910      	ldr	r1, [pc, #64]	@ (80019a0 <OLED_ShowImage+0x1c4>)
 8001960:	01d2      	lsls	r2, r2, #7
 8001962:	440a      	add	r2, r1
 8001964:	4413      	add	r3, r2
 8001966:	4602      	mov	r2, r0
 8001968:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < Width; i++)
 800196a:	7bfb      	ldrb	r3, [r7, #15]
 800196c:	3301      	adds	r3, #1
 800196e:	73fb      	strb	r3, [r7, #15]
 8001970:	7bfa      	ldrb	r2, [r7, #15]
 8001972:	78fb      	ldrb	r3, [r7, #3]
 8001974:	429a      	cmp	r2, r3
 8001976:	f4ff af52 	bcc.w	800181e <OLED_ShowImage+0x42>
	for (j = 0; j < (Height - 1) / 8 + 1; j++)
 800197a:	7bbb      	ldrb	r3, [r7, #14]
 800197c:	3301      	adds	r3, #1
 800197e:	73bb      	strb	r3, [r7, #14]
 8001980:	78bb      	ldrb	r3, [r7, #2]
 8001982:	3b01      	subs	r3, #1
 8001984:	2b00      	cmp	r3, #0
 8001986:	da00      	bge.n	800198a <OLED_ShowImage+0x1ae>
 8001988:	3307      	adds	r3, #7
 800198a:	10db      	asrs	r3, r3, #3
 800198c:	461a      	mov	r2, r3
 800198e:	7bbb      	ldrb	r3, [r7, #14]
 8001990:	429a      	cmp	r2, r3
 8001992:	f6bf af41 	bge.w	8001818 <OLED_ShowImage+0x3c>
				}
			}
		}
	}
}
 8001996:	bf00      	nop
 8001998:	bf00      	nop
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	bd90      	pop	{r4, r7, pc}
 80019a0:	20000078 	.word	0x20000078

080019a4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80019a8:	4b17      	ldr	r3, [pc, #92]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019aa:	4a18      	ldr	r2, [pc, #96]	@ (8001a0c <MX_SPI1_Init+0x68>)
 80019ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019ae:	4b16      	ldr	r3, [pc, #88]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019b6:	4b14      	ldr	r3, [pc, #80]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019bc:	4b12      	ldr	r3, [pc, #72]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019c2:	4b11      	ldr	r3, [pc, #68]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80019d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019d8:	2218      	movs	r2, #24
 80019da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019de:	2200      	movs	r2, #0
 80019e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019e2:	4b09      	ldr	r3, [pc, #36]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019e8:	4b07      	ldr	r3, [pc, #28]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80019ee:	4b06      	ldr	r3, [pc, #24]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019f0:	220a      	movs	r2, #10
 80019f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019f4:	4804      	ldr	r0, [pc, #16]	@ (8001a08 <MX_SPI1_Init+0x64>)
 80019f6:	f001 ff0b 	bl	8003810 <HAL_SPI_Init>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a00:	f7ff face 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a04:	bf00      	nop
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	20000478 	.word	0x20000478
 8001a0c:	40013000 	.word	0x40013000

08001a10 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08a      	sub	sp, #40	@ 0x28
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a18:	f107 0314 	add.w	r3, r7, #20
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a19      	ldr	r2, [pc, #100]	@ (8001a94 <HAL_SPI_MspInit+0x84>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d12b      	bne.n	8001a8a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	4b18      	ldr	r3, [pc, #96]	@ (8001a98 <HAL_SPI_MspInit+0x88>)
 8001a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3a:	4a17      	ldr	r2, [pc, #92]	@ (8001a98 <HAL_SPI_MspInit+0x88>)
 8001a3c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a40:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a42:	4b15      	ldr	r3, [pc, #84]	@ (8001a98 <HAL_SPI_MspInit+0x88>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a4a:	613b      	str	r3, [r7, #16]
 8001a4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	4b11      	ldr	r3, [pc, #68]	@ (8001a98 <HAL_SPI_MspInit+0x88>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a56:	4a10      	ldr	r2, [pc, #64]	@ (8001a98 <HAL_SPI_MspInit+0x88>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a98 <HAL_SPI_MspInit+0x88>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a6a:	23a0      	movs	r3, #160	@ 0xa0
 8001a6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6e:	2302      	movs	r3, #2
 8001a70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a76:	2303      	movs	r3, #3
 8001a78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a7a:	2305      	movs	r3, #5
 8001a7c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	4619      	mov	r1, r3
 8001a84:	4805      	ldr	r0, [pc, #20]	@ (8001a9c <HAL_SPI_MspInit+0x8c>)
 8001a86:	f001 f891 	bl	8002bac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a8a:	bf00      	nop
 8001a8c:	3728      	adds	r7, #40	@ 0x28
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	40013000 	.word	0x40013000
 8001a98:	40023800 	.word	0x40023800
 8001a9c:	40020000 	.word	0x40020000

08001aa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	4b10      	ldr	r3, [pc, #64]	@ (8001aec <HAL_MspInit+0x4c>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aae:	4a0f      	ldr	r2, [pc, #60]	@ (8001aec <HAL_MspInit+0x4c>)
 8001ab0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ab4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <HAL_MspInit+0x4c>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001abe:	607b      	str	r3, [r7, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	603b      	str	r3, [r7, #0]
 8001ac6:	4b09      	ldr	r3, [pc, #36]	@ (8001aec <HAL_MspInit+0x4c>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aca:	4a08      	ldr	r2, [pc, #32]	@ (8001aec <HAL_MspInit+0x4c>)
 8001acc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ad0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ad2:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <HAL_MspInit+0x4c>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ada:	603b      	str	r3, [r7, #0]
 8001adc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ade:	bf00      	nop
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	40023800 	.word	0x40023800

08001af0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001af4:	bf00      	nop
 8001af6:	e7fd      	b.n	8001af4 <NMI_Handler+0x4>

08001af8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001afc:	bf00      	nop
 8001afe:	e7fd      	b.n	8001afc <HardFault_Handler+0x4>

08001b00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b04:	bf00      	nop
 8001b06:	e7fd      	b.n	8001b04 <MemManage_Handler+0x4>

08001b08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b0c:	bf00      	nop
 8001b0e:	e7fd      	b.n	8001b0c <BusFault_Handler+0x4>

08001b10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b14:	bf00      	nop
 8001b16:	e7fd      	b.n	8001b14 <UsageFault_Handler+0x4>

08001b18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b26:	b480      	push	{r7}
 8001b28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b38:	bf00      	nop
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b46:	f000 f89b 	bl	8001c80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
	...

08001b50 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001b54:	4802      	ldr	r0, [pc, #8]	@ (8001b60 <CAN1_RX0_IRQHandler+0x10>)
 8001b56:	f000 fce7 	bl	8002528 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000050 	.word	0x20000050

08001b64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b68:	4b06      	ldr	r3, [pc, #24]	@ (8001b84 <SystemInit+0x20>)
 8001b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b6e:	4a05      	ldr	r2, [pc, #20]	@ (8001b84 <SystemInit+0x20>)
 8001b70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	e000ed00 	.word	0xe000ed00

08001b88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bc0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b8c:	f7ff ffea 	bl	8001b64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b90:	480c      	ldr	r0, [pc, #48]	@ (8001bc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b92:	490d      	ldr	r1, [pc, #52]	@ (8001bc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b94:	4a0d      	ldr	r2, [pc, #52]	@ (8001bcc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b98:	e002      	b.n	8001ba0 <LoopCopyDataInit>

08001b9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b9e:	3304      	adds	r3, #4

08001ba0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ba0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ba2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ba4:	d3f9      	bcc.n	8001b9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8001bd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ba8:	4c0a      	ldr	r4, [pc, #40]	@ (8001bd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001baa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bac:	e001      	b.n	8001bb2 <LoopFillZerobss>

08001bae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bb0:	3204      	adds	r2, #4

08001bb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bb4:	d3fb      	bcc.n	8001bae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bb6:	f002 fa23 	bl	8004000 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bba:	f7fe fe4f 	bl	800085c <main>
  bx  lr    
 8001bbe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001bc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bc8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001bcc:	08004a60 	.word	0x08004a60
  ldr r2, =_sbss
 8001bd0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001bd4:	200005cc 	.word	0x200005cc

08001bd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bd8:	e7fe      	b.n	8001bd8 <ADC_IRQHandler>
	...

08001bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001be0:	4b0e      	ldr	r3, [pc, #56]	@ (8001c1c <HAL_Init+0x40>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a0d      	ldr	r2, [pc, #52]	@ (8001c1c <HAL_Init+0x40>)
 8001be6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bec:	4b0b      	ldr	r3, [pc, #44]	@ (8001c1c <HAL_Init+0x40>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a0a      	ldr	r2, [pc, #40]	@ (8001c1c <HAL_Init+0x40>)
 8001bf2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bf6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bf8:	4b08      	ldr	r3, [pc, #32]	@ (8001c1c <HAL_Init+0x40>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a07      	ldr	r2, [pc, #28]	@ (8001c1c <HAL_Init+0x40>)
 8001bfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c04:	2003      	movs	r0, #3
 8001c06:	f000 ff8f 	bl	8002b28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c0a:	200f      	movs	r0, #15
 8001c0c:	f000 f808 	bl	8001c20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c10:	f7ff ff46 	bl	8001aa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40023c00 	.word	0x40023c00

08001c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c28:	4b12      	ldr	r3, [pc, #72]	@ (8001c74 <HAL_InitTick+0x54>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4b12      	ldr	r3, [pc, #72]	@ (8001c78 <HAL_InitTick+0x58>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	4619      	mov	r1, r3
 8001c32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 ffa7 	bl	8002b92 <HAL_SYSTICK_Config>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e00e      	b.n	8001c6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2b0f      	cmp	r3, #15
 8001c52:	d80a      	bhi.n	8001c6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c54:	2200      	movs	r2, #0
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	f04f 30ff 	mov.w	r0, #4294967295
 8001c5c:	f000 ff6f 	bl	8002b3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c60:	4a06      	ldr	r2, [pc, #24]	@ (8001c7c <HAL_InitTick+0x5c>)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
 8001c68:	e000      	b.n	8001c6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20000000 	.word	0x20000000
 8001c78:	20000008 	.word	0x20000008
 8001c7c:	20000004 	.word	0x20000004

08001c80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <HAL_IncTick+0x20>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <HAL_IncTick+0x24>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4413      	add	r3, r2
 8001c90:	4a04      	ldr	r2, [pc, #16]	@ (8001ca4 <HAL_IncTick+0x24>)
 8001c92:	6013      	str	r3, [r2, #0]
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	20000008 	.word	0x20000008
 8001ca4:	200004d0 	.word	0x200004d0

08001ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  return uwTick;
 8001cac:	4b03      	ldr	r3, [pc, #12]	@ (8001cbc <HAL_GetTick+0x14>)
 8001cae:	681b      	ldr	r3, [r3, #0]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	200004d0 	.word	0x200004d0

08001cc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cc8:	f7ff ffee 	bl	8001ca8 <HAL_GetTick>
 8001ccc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cd8:	d005      	beq.n	8001ce6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cda:	4b0a      	ldr	r3, [pc, #40]	@ (8001d04 <HAL_Delay+0x44>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	461a      	mov	r2, r3
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ce6:	bf00      	nop
 8001ce8:	f7ff ffde 	bl	8001ca8 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	68fa      	ldr	r2, [r7, #12]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d8f7      	bhi.n	8001ce8 <HAL_Delay+0x28>
  {
  }
}
 8001cf8:	bf00      	nop
 8001cfa:	bf00      	nop
 8001cfc:	3710      	adds	r7, #16
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000008 	.word	0x20000008

08001d08 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e0ed      	b.n	8001ef6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d102      	bne.n	8001d2c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f7fe fc82 	bl	8000630 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f042 0201 	orr.w	r2, r2, #1
 8001d3a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d3c:	f7ff ffb4 	bl	8001ca8 <HAL_GetTick>
 8001d40:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d42:	e012      	b.n	8001d6a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d44:	f7ff ffb0 	bl	8001ca8 <HAL_GetTick>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	1ad3      	subs	r3, r2, r3
 8001d4e:	2b0a      	cmp	r3, #10
 8001d50:	d90b      	bls.n	8001d6a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d56:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2205      	movs	r2, #5
 8001d62:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e0c5      	b.n	8001ef6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d0e5      	beq.n	8001d44 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f022 0202 	bic.w	r2, r2, #2
 8001d86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d88:	f7ff ff8e 	bl	8001ca8 <HAL_GetTick>
 8001d8c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001d8e:	e012      	b.n	8001db6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d90:	f7ff ff8a 	bl	8001ca8 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b0a      	cmp	r3, #10
 8001d9c:	d90b      	bls.n	8001db6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2205      	movs	r2, #5
 8001dae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e09f      	b.n	8001ef6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d1e5      	bne.n	8001d90 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	7e1b      	ldrb	r3, [r3, #24]
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d108      	bne.n	8001dde <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	e007      	b.n	8001dee <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001dec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	7e5b      	ldrb	r3, [r3, #25]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d108      	bne.n	8001e08 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	e007      	b.n	8001e18 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e16:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	7e9b      	ldrb	r3, [r3, #26]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d108      	bne.n	8001e32 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f042 0220 	orr.w	r2, r2, #32
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	e007      	b.n	8001e42 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f022 0220 	bic.w	r2, r2, #32
 8001e40:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	7edb      	ldrb	r3, [r3, #27]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d108      	bne.n	8001e5c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f022 0210 	bic.w	r2, r2, #16
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	e007      	b.n	8001e6c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f042 0210 	orr.w	r2, r2, #16
 8001e6a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	7f1b      	ldrb	r3, [r3, #28]
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d108      	bne.n	8001e86 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f042 0208 	orr.w	r2, r2, #8
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	e007      	b.n	8001e96 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f022 0208 	bic.w	r2, r2, #8
 8001e94:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	7f5b      	ldrb	r3, [r3, #29]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d108      	bne.n	8001eb0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f042 0204 	orr.w	r2, r2, #4
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	e007      	b.n	8001ec0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f022 0204 	bic.w	r2, r2, #4
 8001ebe:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	431a      	orrs	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	431a      	orrs	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	695b      	ldr	r3, [r3, #20]
 8001ed4:	ea42 0103 	orr.w	r1, r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	1e5a      	subs	r2, r3, #1
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
	...

08001f00 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b087      	sub	sp, #28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f10:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8001f12:	7dfb      	ldrb	r3, [r7, #23]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d003      	beq.n	8001f20 <HAL_CAN_ConfigFilter+0x20>
 8001f18:	7dfb      	ldrb	r3, [r7, #23]
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	f040 80be 	bne.w	800209c <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001f20:	4b65      	ldr	r3, [pc, #404]	@ (80020b8 <HAL_CAN_ConfigFilter+0x1b8>)
 8001f22:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001f2a:	f043 0201 	orr.w	r2, r3, #1
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001f3a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f4e:	021b      	lsls	r3, r3, #8
 8001f50:	431a      	orrs	r2, r3
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	695b      	ldr	r3, [r3, #20]
 8001f5c:	f003 031f 	and.w	r3, r3, #31
 8001f60:	2201      	movs	r2, #1
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	401a      	ands	r2, r3
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	69db      	ldr	r3, [r3, #28]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d123      	bne.n	8001fca <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	401a      	ands	r2, r3
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001fa4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	3248      	adds	r2, #72	@ 0x48
 8001faa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001fbe:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001fc0:	6939      	ldr	r1, [r7, #16]
 8001fc2:	3348      	adds	r3, #72	@ 0x48
 8001fc4:	00db      	lsls	r3, r3, #3
 8001fc6:	440b      	add	r3, r1
 8001fc8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d122      	bne.n	8002018 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001fee:	683a      	ldr	r2, [r7, #0]
 8001ff0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001ff2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	3248      	adds	r2, #72	@ 0x48
 8001ff8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800200c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800200e:	6939      	ldr	r1, [r7, #16]
 8002010:	3348      	adds	r3, #72	@ 0x48
 8002012:	00db      	lsls	r3, r3, #3
 8002014:	440b      	add	r3, r1
 8002016:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d109      	bne.n	8002034 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	43db      	mvns	r3, r3
 800202a:	401a      	ands	r2, r3
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002032:	e007      	b.n	8002044 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	431a      	orrs	r2, r3
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	691b      	ldr	r3, [r3, #16]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d109      	bne.n	8002060 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	43db      	mvns	r3, r3
 8002056:	401a      	ands	r2, r3
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800205e:	e007      	b.n	8002070 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	431a      	orrs	r2, r3
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d107      	bne.n	8002088 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	431a      	orrs	r2, r3
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800208e:	f023 0201 	bic.w	r2, r3, #1
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002098:	2300      	movs	r3, #0
 800209a:	e006      	b.n	80020aa <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
  }
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	371c      	adds	r7, #28
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	40006400 	.word	0x40006400

080020bc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d12e      	bne.n	800212e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2202      	movs	r2, #2
 80020d4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f022 0201 	bic.w	r2, r2, #1
 80020e6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80020e8:	f7ff fdde 	bl	8001ca8 <HAL_GetTick>
 80020ec:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80020ee:	e012      	b.n	8002116 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80020f0:	f7ff fdda 	bl	8001ca8 <HAL_GetTick>
 80020f4:	4602      	mov	r2, r0
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	2b0a      	cmp	r3, #10
 80020fc:	d90b      	bls.n	8002116 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002102:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2205      	movs	r2, #5
 800210e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e012      	b.n	800213c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	2b00      	cmp	r3, #0
 8002122:	d1e5      	bne.n	80020f0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2200      	movs	r2, #0
 8002128:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800212a:	2300      	movs	r3, #0
 800212c:	e006      	b.n	800213c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002132:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
  }
}
 800213c:	4618      	mov	r0, r3
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002144:	b480      	push	{r7}
 8002146:	b089      	sub	sp, #36	@ 0x24
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
 8002150:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002158:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002162:	7ffb      	ldrb	r3, [r7, #31]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d003      	beq.n	8002170 <HAL_CAN_AddTxMessage+0x2c>
 8002168:	7ffb      	ldrb	r3, [r7, #31]
 800216a:	2b02      	cmp	r3, #2
 800216c:	f040 80ad 	bne.w	80022ca <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10a      	bne.n	8002190 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002180:	2b00      	cmp	r3, #0
 8002182:	d105      	bne.n	8002190 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800218a:	2b00      	cmp	r3, #0
 800218c:	f000 8095 	beq.w	80022ba <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	0e1b      	lsrs	r3, r3, #24
 8002194:	f003 0303 	and.w	r3, r3, #3
 8002198:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800219a:	2201      	movs	r2, #1
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	409a      	lsls	r2, r3
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10d      	bne.n	80021c8 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80021b6:	68f9      	ldr	r1, [r7, #12]
 80021b8:	6809      	ldr	r1, [r1, #0]
 80021ba:	431a      	orrs	r2, r3
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	3318      	adds	r3, #24
 80021c0:	011b      	lsls	r3, r3, #4
 80021c2:	440b      	add	r3, r1
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	e00f      	b.n	80021e8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021d2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021d8:	68f9      	ldr	r1, [r7, #12]
 80021da:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80021dc:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	3318      	adds	r3, #24
 80021e2:	011b      	lsls	r3, r3, #4
 80021e4:	440b      	add	r3, r1
 80021e6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6819      	ldr	r1, [r3, #0]
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	691a      	ldr	r2, [r3, #16]
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	3318      	adds	r3, #24
 80021f4:	011b      	lsls	r3, r3, #4
 80021f6:	440b      	add	r3, r1
 80021f8:	3304      	adds	r3, #4
 80021fa:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	7d1b      	ldrb	r3, [r3, #20]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d111      	bne.n	8002228 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	3318      	adds	r3, #24
 800220c:	011b      	lsls	r3, r3, #4
 800220e:	4413      	add	r3, r2
 8002210:	3304      	adds	r3, #4
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68fa      	ldr	r2, [r7, #12]
 8002216:	6811      	ldr	r1, [r2, #0]
 8002218:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	3318      	adds	r3, #24
 8002220:	011b      	lsls	r3, r3, #4
 8002222:	440b      	add	r3, r1
 8002224:	3304      	adds	r3, #4
 8002226:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	3307      	adds	r3, #7
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	061a      	lsls	r2, r3, #24
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3306      	adds	r3, #6
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	041b      	lsls	r3, r3, #16
 8002238:	431a      	orrs	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3305      	adds	r3, #5
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	021b      	lsls	r3, r3, #8
 8002242:	4313      	orrs	r3, r2
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	3204      	adds	r2, #4
 8002248:	7812      	ldrb	r2, [r2, #0]
 800224a:	4610      	mov	r0, r2
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	6811      	ldr	r1, [r2, #0]
 8002250:	ea43 0200 	orr.w	r2, r3, r0
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	011b      	lsls	r3, r3, #4
 8002258:	440b      	add	r3, r1
 800225a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800225e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	3303      	adds	r3, #3
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	061a      	lsls	r2, r3, #24
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	3302      	adds	r3, #2
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	041b      	lsls	r3, r3, #16
 8002270:	431a      	orrs	r2, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	3301      	adds	r3, #1
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	021b      	lsls	r3, r3, #8
 800227a:	4313      	orrs	r3, r2
 800227c:	687a      	ldr	r2, [r7, #4]
 800227e:	7812      	ldrb	r2, [r2, #0]
 8002280:	4610      	mov	r0, r2
 8002282:	68fa      	ldr	r2, [r7, #12]
 8002284:	6811      	ldr	r1, [r2, #0]
 8002286:	ea43 0200 	orr.w	r2, r3, r0
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	011b      	lsls	r3, r3, #4
 800228e:	440b      	add	r3, r1
 8002290:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002294:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	3318      	adds	r3, #24
 800229e:	011b      	lsls	r3, r3, #4
 80022a0:	4413      	add	r3, r2
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68fa      	ldr	r2, [r7, #12]
 80022a6:	6811      	ldr	r1, [r2, #0]
 80022a8:	f043 0201 	orr.w	r2, r3, #1
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	3318      	adds	r3, #24
 80022b0:	011b      	lsls	r3, r3, #4
 80022b2:	440b      	add	r3, r1
 80022b4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80022b6:	2300      	movs	r3, #0
 80022b8:	e00e      	b.n	80022d8 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022be:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e006      	b.n	80022d8 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ce:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
  }
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3724      	adds	r7, #36	@ 0x24
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80022e4:	b480      	push	{r7}
 80022e6:	b087      	sub	sp, #28
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
 80022f0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022f8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80022fa:	7dfb      	ldrb	r3, [r7, #23]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d003      	beq.n	8002308 <HAL_CAN_GetRxMessage+0x24>
 8002300:	7dfb      	ldrb	r3, [r7, #23]
 8002302:	2b02      	cmp	r3, #2
 8002304:	f040 8103 	bne.w	800250e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d10e      	bne.n	800232c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	f003 0303 	and.w	r3, r3, #3
 8002318:	2b00      	cmp	r3, #0
 800231a:	d116      	bne.n	800234a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002320:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e0f7      	b.n	800251c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	691b      	ldr	r3, [r3, #16]
 8002332:	f003 0303 	and.w	r3, r3, #3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d107      	bne.n	800234a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e0e8      	b.n	800251c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	331b      	adds	r3, #27
 8002352:	011b      	lsls	r3, r3, #4
 8002354:	4413      	add	r3, r2
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 0204 	and.w	r2, r3, #4
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d10c      	bne.n	8002382 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	331b      	adds	r3, #27
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	4413      	add	r3, r2
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	0d5b      	lsrs	r3, r3, #21
 8002378:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	e00b      	b.n	800239a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	331b      	adds	r3, #27
 800238a:	011b      	lsls	r3, r3, #4
 800238c:	4413      	add	r3, r2
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	08db      	lsrs	r3, r3, #3
 8002392:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	331b      	adds	r3, #27
 80023a2:	011b      	lsls	r3, r3, #4
 80023a4:	4413      	add	r3, r2
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0202 	and.w	r2, r3, #2
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	331b      	adds	r3, #27
 80023b8:	011b      	lsls	r3, r3, #4
 80023ba:	4413      	add	r3, r2
 80023bc:	3304      	adds	r3, #4
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0308 	and.w	r3, r3, #8
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d003      	beq.n	80023d0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2208      	movs	r2, #8
 80023cc:	611a      	str	r2, [r3, #16]
 80023ce:	e00b      	b.n	80023e8 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	331b      	adds	r3, #27
 80023d8:	011b      	lsls	r3, r3, #4
 80023da:	4413      	add	r3, r2
 80023dc:	3304      	adds	r3, #4
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 020f 	and.w	r2, r3, #15
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	331b      	adds	r3, #27
 80023f0:	011b      	lsls	r3, r3, #4
 80023f2:	4413      	add	r3, r2
 80023f4:	3304      	adds	r3, #4
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	0a1b      	lsrs	r3, r3, #8
 80023fa:	b2da      	uxtb	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	331b      	adds	r3, #27
 8002408:	011b      	lsls	r3, r3, #4
 800240a:	4413      	add	r3, r2
 800240c:	3304      	adds	r3, #4
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	0c1b      	lsrs	r3, r3, #16
 8002412:	b29a      	uxth	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	011b      	lsls	r3, r3, #4
 8002420:	4413      	add	r3, r2
 8002422:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	b2da      	uxtb	r2, r3
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	011b      	lsls	r3, r3, #4
 8002436:	4413      	add	r3, r2
 8002438:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	0a1a      	lsrs	r2, r3, #8
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	3301      	adds	r3, #1
 8002444:	b2d2      	uxtb	r2, r2
 8002446:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	011b      	lsls	r3, r3, #4
 8002450:	4413      	add	r3, r2
 8002452:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	0c1a      	lsrs	r2, r3, #16
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	3302      	adds	r3, #2
 800245e:	b2d2      	uxtb	r2, r2
 8002460:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	011b      	lsls	r3, r3, #4
 800246a:	4413      	add	r3, r2
 800246c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	0e1a      	lsrs	r2, r3, #24
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	3303      	adds	r3, #3
 8002478:	b2d2      	uxtb	r2, r2
 800247a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	011b      	lsls	r3, r3, #4
 8002484:	4413      	add	r3, r2
 8002486:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	3304      	adds	r3, #4
 8002490:	b2d2      	uxtb	r2, r2
 8002492:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	011b      	lsls	r3, r3, #4
 800249c:	4413      	add	r3, r2
 800249e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	0a1a      	lsrs	r2, r3, #8
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	3305      	adds	r3, #5
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	011b      	lsls	r3, r3, #4
 80024b6:	4413      	add	r3, r2
 80024b8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	0c1a      	lsrs	r2, r3, #16
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	3306      	adds	r3, #6
 80024c4:	b2d2      	uxtb	r2, r2
 80024c6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	011b      	lsls	r3, r3, #4
 80024d0:	4413      	add	r3, r2
 80024d2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	0e1a      	lsrs	r2, r3, #24
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	3307      	adds	r3, #7
 80024de:	b2d2      	uxtb	r2, r2
 80024e0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d108      	bne.n	80024fa <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	68da      	ldr	r2, [r3, #12]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f042 0220 	orr.w	r2, r2, #32
 80024f6:	60da      	str	r2, [r3, #12]
 80024f8:	e007      	b.n	800250a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	691a      	ldr	r2, [r3, #16]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f042 0220 	orr.w	r2, r2, #32
 8002508:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800250a:	2300      	movs	r3, #0
 800250c:	e006      	b.n	800251c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002512:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
  }
}
 800251c:	4618      	mov	r0, r3
 800251e:	371c      	adds	r7, #28
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08a      	sub	sp, #40	@ 0x28
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002530:	2300      	movs	r3, #0
 8002532:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002564:	6a3b      	ldr	r3, [r7, #32]
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	2b00      	cmp	r3, #0
 800256c:	d07c      	beq.n	8002668 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	f003 0301 	and.w	r3, r3, #1
 8002574:	2b00      	cmp	r3, #0
 8002576:	d023      	beq.n	80025c0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2201      	movs	r2, #1
 800257e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	2b00      	cmp	r3, #0
 8002588:	d003      	beq.n	8002592 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 f983 	bl	8002896 <HAL_CAN_TxMailbox0CompleteCallback>
 8002590:	e016      	b.n	80025c0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	f003 0304 	and.w	r3, r3, #4
 8002598:	2b00      	cmp	r3, #0
 800259a:	d004      	beq.n	80025a6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800259c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80025a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80025a4:	e00c      	b.n	80025c0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	f003 0308 	and.w	r3, r3, #8
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d004      	beq.n	80025ba <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80025b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80025b8:	e002      	b.n	80025c0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f000 f989 	bl	80028d2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d024      	beq.n	8002614 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025d2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d003      	beq.n	80025e6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f000 f963 	bl	80028aa <HAL_CAN_TxMailbox1CompleteCallback>
 80025e4:	e016      	b.n	8002614 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d004      	beq.n	80025fa <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80025f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80025f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80025f8:	e00c      	b.n	8002614 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002600:	2b00      	cmp	r3, #0
 8002602:	d004      	beq.n	800260e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002606:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800260a:	627b      	str	r3, [r7, #36]	@ 0x24
 800260c:	e002      	b.n	8002614 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f000 f969 	bl	80028e6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d024      	beq.n	8002668 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002626:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d003      	beq.n	800263a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f000 f943 	bl	80028be <HAL_CAN_TxMailbox2CompleteCallback>
 8002638:	e016      	b.n	8002668 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d004      	beq.n	800264e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002646:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800264a:	627b      	str	r3, [r7, #36]	@ 0x24
 800264c:	e00c      	b.n	8002668 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d004      	beq.n	8002662 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800265e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002660:	e002      	b.n	8002668 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 f949 	bl	80028fa <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002668:	6a3b      	ldr	r3, [r7, #32]
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	2b00      	cmp	r3, #0
 8002670:	d00c      	beq.n	800268c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	f003 0310 	and.w	r3, r3, #16
 8002678:	2b00      	cmp	r3, #0
 800267a:	d007      	beq.n	800268c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800267c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002682:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2210      	movs	r2, #16
 800268a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800268c:	6a3b      	ldr	r3, [r7, #32]
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	2b00      	cmp	r3, #0
 8002694:	d00b      	beq.n	80026ae <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	f003 0308 	and.w	r3, r3, #8
 800269c:	2b00      	cmp	r3, #0
 800269e:	d006      	beq.n	80026ae <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2208      	movs	r2, #8
 80026a6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f000 f930 	bl	800290e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80026ae:	6a3b      	ldr	r3, [r7, #32]
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d009      	beq.n	80026cc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	f003 0303 	and.w	r3, r3, #3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d002      	beq.n	80026cc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7fe f814 	bl	80006f4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80026cc:	6a3b      	ldr	r3, [r7, #32]
 80026ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d00c      	beq.n	80026f0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	f003 0310 	and.w	r3, r3, #16
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d007      	beq.n	80026f0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80026e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026e6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2210      	movs	r2, #16
 80026ee:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80026f0:	6a3b      	ldr	r3, [r7, #32]
 80026f2:	f003 0320 	and.w	r3, r3, #32
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d00b      	beq.n	8002712 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	f003 0308 	and.w	r3, r3, #8
 8002700:	2b00      	cmp	r3, #0
 8002702:	d006      	beq.n	8002712 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2208      	movs	r2, #8
 800270a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 f912 	bl	8002936 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002712:	6a3b      	ldr	r3, [r7, #32]
 8002714:	f003 0310 	and.w	r3, r3, #16
 8002718:	2b00      	cmp	r3, #0
 800271a:	d009      	beq.n	8002730 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	f003 0303 	and.w	r3, r3, #3
 8002726:	2b00      	cmp	r3, #0
 8002728:	d002      	beq.n	8002730 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f000 f8f9 	bl	8002922 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002730:	6a3b      	ldr	r3, [r7, #32]
 8002732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d00b      	beq.n	8002752 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	f003 0310 	and.w	r3, r3, #16
 8002740:	2b00      	cmp	r3, #0
 8002742:	d006      	beq.n	8002752 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2210      	movs	r2, #16
 800274a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f000 f8fc 	bl	800294a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002752:	6a3b      	ldr	r3, [r7, #32]
 8002754:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d00b      	beq.n	8002774 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	f003 0308 	and.w	r3, r3, #8
 8002762:	2b00      	cmp	r3, #0
 8002764:	d006      	beq.n	8002774 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	2208      	movs	r2, #8
 800276c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f000 f8f5 	bl	800295e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002774:	6a3b      	ldr	r3, [r7, #32]
 8002776:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d07b      	beq.n	8002876 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	f003 0304 	and.w	r3, r3, #4
 8002784:	2b00      	cmp	r3, #0
 8002786:	d072      	beq.n	800286e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002788:	6a3b      	ldr	r3, [r7, #32]
 800278a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800278e:	2b00      	cmp	r3, #0
 8002790:	d008      	beq.n	80027a4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002798:	2b00      	cmp	r3, #0
 800279a:	d003      	beq.n	80027a4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800279c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279e:	f043 0301 	orr.w	r3, r3, #1
 80027a2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80027a4:	6a3b      	ldr	r3, [r7, #32]
 80027a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d008      	beq.n	80027c0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d003      	beq.n	80027c0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80027b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ba:	f043 0302 	orr.w	r3, r3, #2
 80027be:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80027c0:	6a3b      	ldr	r3, [r7, #32]
 80027c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d008      	beq.n	80027dc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d003      	beq.n	80027dc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80027d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d6:	f043 0304 	orr.w	r3, r3, #4
 80027da:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80027dc:	6a3b      	ldr	r3, [r7, #32]
 80027de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d043      	beq.n	800286e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d03e      	beq.n	800286e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027f6:	2b60      	cmp	r3, #96	@ 0x60
 80027f8:	d02b      	beq.n	8002852 <HAL_CAN_IRQHandler+0x32a>
 80027fa:	2b60      	cmp	r3, #96	@ 0x60
 80027fc:	d82e      	bhi.n	800285c <HAL_CAN_IRQHandler+0x334>
 80027fe:	2b50      	cmp	r3, #80	@ 0x50
 8002800:	d022      	beq.n	8002848 <HAL_CAN_IRQHandler+0x320>
 8002802:	2b50      	cmp	r3, #80	@ 0x50
 8002804:	d82a      	bhi.n	800285c <HAL_CAN_IRQHandler+0x334>
 8002806:	2b40      	cmp	r3, #64	@ 0x40
 8002808:	d019      	beq.n	800283e <HAL_CAN_IRQHandler+0x316>
 800280a:	2b40      	cmp	r3, #64	@ 0x40
 800280c:	d826      	bhi.n	800285c <HAL_CAN_IRQHandler+0x334>
 800280e:	2b30      	cmp	r3, #48	@ 0x30
 8002810:	d010      	beq.n	8002834 <HAL_CAN_IRQHandler+0x30c>
 8002812:	2b30      	cmp	r3, #48	@ 0x30
 8002814:	d822      	bhi.n	800285c <HAL_CAN_IRQHandler+0x334>
 8002816:	2b10      	cmp	r3, #16
 8002818:	d002      	beq.n	8002820 <HAL_CAN_IRQHandler+0x2f8>
 800281a:	2b20      	cmp	r3, #32
 800281c:	d005      	beq.n	800282a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800281e:	e01d      	b.n	800285c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002822:	f043 0308 	orr.w	r3, r3, #8
 8002826:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002828:	e019      	b.n	800285e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800282a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282c:	f043 0310 	orr.w	r3, r3, #16
 8002830:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002832:	e014      	b.n	800285e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002836:	f043 0320 	orr.w	r3, r3, #32
 800283a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800283c:	e00f      	b.n	800285e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800283e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002840:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002844:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002846:	e00a      	b.n	800285e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800284a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800284e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002850:	e005      	b.n	800285e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002854:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002858:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800285a:	e000      	b.n	800285e <HAL_CAN_IRQHandler+0x336>
            break;
 800285c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	699a      	ldr	r2, [r3, #24]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800286c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2204      	movs	r2, #4
 8002874:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002878:	2b00      	cmp	r3, #0
 800287a:	d008      	beq.n	800288e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002882:	431a      	orrs	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f000 f872 	bl	8002972 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800288e:	bf00      	nop
 8002890:	3728      	adds	r7, #40	@ 0x28
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002896:	b480      	push	{r7}
 8002898:	b083      	sub	sp, #12
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800289e:	bf00      	nop
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr

080028aa <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80028aa:	b480      	push	{r7}
 80028ac:	b083      	sub	sp, #12
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr

080028be <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80028be:	b480      	push	{r7}
 80028c0:	b083      	sub	sp, #12
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80028c6:	bf00      	nop
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80028d2:	b480      	push	{r7}
 80028d4:	b083      	sub	sp, #12
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80028da:	bf00      	nop
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr

080028e6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80028e6:	b480      	push	{r7}
 80028e8:	b083      	sub	sp, #12
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr

080028fa <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80028fa:	b480      	push	{r7}
 80028fc:	b083      	sub	sp, #12
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr

0800290e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800290e:	b480      	push	{r7}
 8002910:	b083      	sub	sp, #12
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002916:	bf00      	nop
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr

08002922 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002922:	b480      	push	{r7}
 8002924:	b083      	sub	sp, #12
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800292a:	bf00      	nop
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr

08002936 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002936:	b480      	push	{r7}
 8002938:	b083      	sub	sp, #12
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800293e:	bf00      	nop
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr

0800294a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800294a:	b480      	push	{r7}
 800294c:	b083      	sub	sp, #12
 800294e:	af00      	add	r7, sp, #0
 8002950:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002952:	bf00      	nop
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr

0800295e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800295e:	b480      	push	{r7}
 8002960:	b083      	sub	sp, #12
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002970:	4770      	bx	lr

08002972 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002972:	b480      	push	{r7}
 8002974:	b083      	sub	sp, #12
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800297a:	bf00      	nop
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
	...

08002988 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f003 0307 	and.w	r3, r3, #7
 8002996:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002998:	4b0c      	ldr	r3, [pc, #48]	@ (80029cc <__NVIC_SetPriorityGrouping+0x44>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800299e:	68ba      	ldr	r2, [r7, #8]
 80029a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029a4:	4013      	ands	r3, r2
 80029a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029ba:	4a04      	ldr	r2, [pc, #16]	@ (80029cc <__NVIC_SetPriorityGrouping+0x44>)
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	60d3      	str	r3, [r2, #12]
}
 80029c0:	bf00      	nop
 80029c2:	3714      	adds	r7, #20
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	e000ed00 	.word	0xe000ed00

080029d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029d4:	4b04      	ldr	r3, [pc, #16]	@ (80029e8 <__NVIC_GetPriorityGrouping+0x18>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	0a1b      	lsrs	r3, r3, #8
 80029da:	f003 0307 	and.w	r3, r3, #7
}
 80029de:	4618      	mov	r0, r3
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr
 80029e8:	e000ed00 	.word	0xe000ed00

080029ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	4603      	mov	r3, r0
 80029f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	db0b      	blt.n	8002a16 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029fe:	79fb      	ldrb	r3, [r7, #7]
 8002a00:	f003 021f 	and.w	r2, r3, #31
 8002a04:	4907      	ldr	r1, [pc, #28]	@ (8002a24 <__NVIC_EnableIRQ+0x38>)
 8002a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a0a:	095b      	lsrs	r3, r3, #5
 8002a0c:	2001      	movs	r0, #1
 8002a0e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a16:	bf00      	nop
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	e000e100 	.word	0xe000e100

08002a28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	4603      	mov	r3, r0
 8002a30:	6039      	str	r1, [r7, #0]
 8002a32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	db0a      	blt.n	8002a52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	490c      	ldr	r1, [pc, #48]	@ (8002a74 <__NVIC_SetPriority+0x4c>)
 8002a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a46:	0112      	lsls	r2, r2, #4
 8002a48:	b2d2      	uxtb	r2, r2
 8002a4a:	440b      	add	r3, r1
 8002a4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a50:	e00a      	b.n	8002a68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	b2da      	uxtb	r2, r3
 8002a56:	4908      	ldr	r1, [pc, #32]	@ (8002a78 <__NVIC_SetPriority+0x50>)
 8002a58:	79fb      	ldrb	r3, [r7, #7]
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	3b04      	subs	r3, #4
 8002a60:	0112      	lsls	r2, r2, #4
 8002a62:	b2d2      	uxtb	r2, r2
 8002a64:	440b      	add	r3, r1
 8002a66:	761a      	strb	r2, [r3, #24]
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	e000e100 	.word	0xe000e100
 8002a78:	e000ed00 	.word	0xe000ed00

08002a7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b089      	sub	sp, #36	@ 0x24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	f1c3 0307 	rsb	r3, r3, #7
 8002a96:	2b04      	cmp	r3, #4
 8002a98:	bf28      	it	cs
 8002a9a:	2304      	movcs	r3, #4
 8002a9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	3304      	adds	r3, #4
 8002aa2:	2b06      	cmp	r3, #6
 8002aa4:	d902      	bls.n	8002aac <NVIC_EncodePriority+0x30>
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	3b03      	subs	r3, #3
 8002aaa:	e000      	b.n	8002aae <NVIC_EncodePriority+0x32>
 8002aac:	2300      	movs	r3, #0
 8002aae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	43da      	mvns	r2, r3
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	401a      	ands	r2, r3
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ac4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	fa01 f303 	lsl.w	r3, r1, r3
 8002ace:	43d9      	mvns	r1, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ad4:	4313      	orrs	r3, r2
         );
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3724      	adds	r7, #36	@ 0x24
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr
	...

08002ae4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	3b01      	subs	r3, #1
 8002af0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002af4:	d301      	bcc.n	8002afa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002af6:	2301      	movs	r3, #1
 8002af8:	e00f      	b.n	8002b1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002afa:	4a0a      	ldr	r2, [pc, #40]	@ (8002b24 <SysTick_Config+0x40>)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	3b01      	subs	r3, #1
 8002b00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b02:	210f      	movs	r1, #15
 8002b04:	f04f 30ff 	mov.w	r0, #4294967295
 8002b08:	f7ff ff8e 	bl	8002a28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b0c:	4b05      	ldr	r3, [pc, #20]	@ (8002b24 <SysTick_Config+0x40>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b12:	4b04      	ldr	r3, [pc, #16]	@ (8002b24 <SysTick_Config+0x40>)
 8002b14:	2207      	movs	r2, #7
 8002b16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	e000e010 	.word	0xe000e010

08002b28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f7ff ff29 	bl	8002988 <__NVIC_SetPriorityGrouping>
}
 8002b36:	bf00      	nop
 8002b38:	3708      	adds	r7, #8
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	b086      	sub	sp, #24
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	4603      	mov	r3, r0
 8002b46:	60b9      	str	r1, [r7, #8]
 8002b48:	607a      	str	r2, [r7, #4]
 8002b4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b50:	f7ff ff3e 	bl	80029d0 <__NVIC_GetPriorityGrouping>
 8002b54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	68b9      	ldr	r1, [r7, #8]
 8002b5a:	6978      	ldr	r0, [r7, #20]
 8002b5c:	f7ff ff8e 	bl	8002a7c <NVIC_EncodePriority>
 8002b60:	4602      	mov	r2, r0
 8002b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b66:	4611      	mov	r1, r2
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff ff5d 	bl	8002a28 <__NVIC_SetPriority>
}
 8002b6e:	bf00      	nop
 8002b70:	3718      	adds	r7, #24
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b082      	sub	sp, #8
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff ff31 	bl	80029ec <__NVIC_EnableIRQ>
}
 8002b8a:	bf00      	nop
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b082      	sub	sp, #8
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f7ff ffa2 	bl	8002ae4 <SysTick_Config>
 8002ba0:	4603      	mov	r3, r0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
	...

08002bac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b089      	sub	sp, #36	@ 0x24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	61fb      	str	r3, [r7, #28]
 8002bc6:	e16b      	b.n	8002ea0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bc8:	2201      	movs	r2, #1
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	4013      	ands	r3, r2
 8002bda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bdc:	693a      	ldr	r2, [r7, #16]
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	f040 815a 	bne.w	8002e9a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d005      	beq.n	8002bfe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d130      	bne.n	8002c60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	005b      	lsls	r3, r3, #1
 8002c08:	2203      	movs	r2, #3
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	43db      	mvns	r3, r3
 8002c10:	69ba      	ldr	r2, [r7, #24]
 8002c12:	4013      	ands	r3, r2
 8002c14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	68da      	ldr	r2, [r3, #12]
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	69ba      	ldr	r2, [r7, #24]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	69ba      	ldr	r2, [r7, #24]
 8002c2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c34:	2201      	movs	r2, #1
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	43db      	mvns	r3, r3
 8002c3e:	69ba      	ldr	r2, [r7, #24]
 8002c40:	4013      	ands	r3, r2
 8002c42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	091b      	lsrs	r3, r3, #4
 8002c4a:	f003 0201 	and.w	r2, r3, #1
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f003 0303 	and.w	r3, r3, #3
 8002c68:	2b03      	cmp	r3, #3
 8002c6a:	d017      	beq.n	8002c9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	005b      	lsls	r3, r3, #1
 8002c76:	2203      	movs	r2, #3
 8002c78:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7c:	43db      	mvns	r3, r3
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	4013      	ands	r3, r2
 8002c82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	689a      	ldr	r2, [r3, #8]
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	005b      	lsls	r3, r3, #1
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f003 0303 	and.w	r3, r3, #3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d123      	bne.n	8002cf0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	08da      	lsrs	r2, r3, #3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	3208      	adds	r2, #8
 8002cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	f003 0307 	and.w	r3, r3, #7
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	220f      	movs	r2, #15
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	691a      	ldr	r2, [r3, #16]
 8002cd0:	69fb      	ldr	r3, [r7, #28]
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	08da      	lsrs	r2, r3, #3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	3208      	adds	r2, #8
 8002cea:	69b9      	ldr	r1, [r7, #24]
 8002cec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	2203      	movs	r2, #3
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	43db      	mvns	r3, r3
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4013      	ands	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f003 0203 	and.w	r2, r3, #3
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f000 80b4 	beq.w	8002e9a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	60fb      	str	r3, [r7, #12]
 8002d36:	4b60      	ldr	r3, [pc, #384]	@ (8002eb8 <HAL_GPIO_Init+0x30c>)
 8002d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d3a:	4a5f      	ldr	r2, [pc, #380]	@ (8002eb8 <HAL_GPIO_Init+0x30c>)
 8002d3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d40:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d42:	4b5d      	ldr	r3, [pc, #372]	@ (8002eb8 <HAL_GPIO_Init+0x30c>)
 8002d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d4a:	60fb      	str	r3, [r7, #12]
 8002d4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d4e:	4a5b      	ldr	r2, [pc, #364]	@ (8002ebc <HAL_GPIO_Init+0x310>)
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	089b      	lsrs	r3, r3, #2
 8002d54:	3302      	adds	r3, #2
 8002d56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	220f      	movs	r2, #15
 8002d66:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a52      	ldr	r2, [pc, #328]	@ (8002ec0 <HAL_GPIO_Init+0x314>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d02b      	beq.n	8002dd2 <HAL_GPIO_Init+0x226>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a51      	ldr	r2, [pc, #324]	@ (8002ec4 <HAL_GPIO_Init+0x318>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d025      	beq.n	8002dce <HAL_GPIO_Init+0x222>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a50      	ldr	r2, [pc, #320]	@ (8002ec8 <HAL_GPIO_Init+0x31c>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d01f      	beq.n	8002dca <HAL_GPIO_Init+0x21e>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a4f      	ldr	r2, [pc, #316]	@ (8002ecc <HAL_GPIO_Init+0x320>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d019      	beq.n	8002dc6 <HAL_GPIO_Init+0x21a>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a4e      	ldr	r2, [pc, #312]	@ (8002ed0 <HAL_GPIO_Init+0x324>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d013      	beq.n	8002dc2 <HAL_GPIO_Init+0x216>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a4d      	ldr	r2, [pc, #308]	@ (8002ed4 <HAL_GPIO_Init+0x328>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d00d      	beq.n	8002dbe <HAL_GPIO_Init+0x212>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a4c      	ldr	r2, [pc, #304]	@ (8002ed8 <HAL_GPIO_Init+0x32c>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d007      	beq.n	8002dba <HAL_GPIO_Init+0x20e>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a4b      	ldr	r2, [pc, #300]	@ (8002edc <HAL_GPIO_Init+0x330>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d101      	bne.n	8002db6 <HAL_GPIO_Init+0x20a>
 8002db2:	2307      	movs	r3, #7
 8002db4:	e00e      	b.n	8002dd4 <HAL_GPIO_Init+0x228>
 8002db6:	2308      	movs	r3, #8
 8002db8:	e00c      	b.n	8002dd4 <HAL_GPIO_Init+0x228>
 8002dba:	2306      	movs	r3, #6
 8002dbc:	e00a      	b.n	8002dd4 <HAL_GPIO_Init+0x228>
 8002dbe:	2305      	movs	r3, #5
 8002dc0:	e008      	b.n	8002dd4 <HAL_GPIO_Init+0x228>
 8002dc2:	2304      	movs	r3, #4
 8002dc4:	e006      	b.n	8002dd4 <HAL_GPIO_Init+0x228>
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e004      	b.n	8002dd4 <HAL_GPIO_Init+0x228>
 8002dca:	2302      	movs	r3, #2
 8002dcc:	e002      	b.n	8002dd4 <HAL_GPIO_Init+0x228>
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e000      	b.n	8002dd4 <HAL_GPIO_Init+0x228>
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	69fa      	ldr	r2, [r7, #28]
 8002dd6:	f002 0203 	and.w	r2, r2, #3
 8002dda:	0092      	lsls	r2, r2, #2
 8002ddc:	4093      	lsls	r3, r2
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002de4:	4935      	ldr	r1, [pc, #212]	@ (8002ebc <HAL_GPIO_Init+0x310>)
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	089b      	lsrs	r3, r3, #2
 8002dea:	3302      	adds	r3, #2
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002df2:	4b3b      	ldr	r3, [pc, #236]	@ (8002ee0 <HAL_GPIO_Init+0x334>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	43db      	mvns	r3, r3
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	4013      	ands	r3, r2
 8002e00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d003      	beq.n	8002e16 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002e0e:	69ba      	ldr	r2, [r7, #24]
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e16:	4a32      	ldr	r2, [pc, #200]	@ (8002ee0 <HAL_GPIO_Init+0x334>)
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e1c:	4b30      	ldr	r3, [pc, #192]	@ (8002ee0 <HAL_GPIO_Init+0x334>)
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	43db      	mvns	r3, r3
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d003      	beq.n	8002e40 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002e38:	69ba      	ldr	r2, [r7, #24]
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e40:	4a27      	ldr	r2, [pc, #156]	@ (8002ee0 <HAL_GPIO_Init+0x334>)
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e46:	4b26      	ldr	r3, [pc, #152]	@ (8002ee0 <HAL_GPIO_Init+0x334>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	4013      	ands	r3, r2
 8002e54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002e62:	69ba      	ldr	r2, [r7, #24]
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e6a:	4a1d      	ldr	r2, [pc, #116]	@ (8002ee0 <HAL_GPIO_Init+0x334>)
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e70:	4b1b      	ldr	r3, [pc, #108]	@ (8002ee0 <HAL_GPIO_Init+0x334>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d003      	beq.n	8002e94 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e94:	4a12      	ldr	r2, [pc, #72]	@ (8002ee0 <HAL_GPIO_Init+0x334>)
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	61fb      	str	r3, [r7, #28]
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	2b0f      	cmp	r3, #15
 8002ea4:	f67f ae90 	bls.w	8002bc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ea8:	bf00      	nop
 8002eaa:	bf00      	nop
 8002eac:	3724      	adds	r7, #36	@ 0x24
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	40013800 	.word	0x40013800
 8002ec0:	40020000 	.word	0x40020000
 8002ec4:	40020400 	.word	0x40020400
 8002ec8:	40020800 	.word	0x40020800
 8002ecc:	40020c00 	.word	0x40020c00
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	40021400 	.word	0x40021400
 8002ed8:	40021800 	.word	0x40021800
 8002edc:	40021c00 	.word	0x40021c00
 8002ee0:	40013c00 	.word	0x40013c00

08002ee4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b085      	sub	sp, #20
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	460b      	mov	r3, r1
 8002eee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	691a      	ldr	r2, [r3, #16]
 8002ef4:	887b      	ldrh	r3, [r7, #2]
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d002      	beq.n	8002f02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002efc:	2301      	movs	r3, #1
 8002efe:	73fb      	strb	r3, [r7, #15]
 8002f00:	e001      	b.n	8002f06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f02:	2300      	movs	r3, #0
 8002f04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3714      	adds	r7, #20
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	807b      	strh	r3, [r7, #2]
 8002f20:	4613      	mov	r3, r2
 8002f22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f24:	787b      	ldrb	r3, [r7, #1]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f2a:	887a      	ldrh	r2, [r7, #2]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f30:	e003      	b.n	8002f3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f32:	887b      	ldrh	r3, [r7, #2]
 8002f34:	041a      	lsls	r2, r3, #16
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	619a      	str	r2, [r3, #24]
}
 8002f3a:	bf00      	nop
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
	...

08002f48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d101      	bne.n	8002f5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e267      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d075      	beq.n	8003052 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f66:	4b88      	ldr	r3, [pc, #544]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f003 030c 	and.w	r3, r3, #12
 8002f6e:	2b04      	cmp	r3, #4
 8002f70:	d00c      	beq.n	8002f8c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f72:	4b85      	ldr	r3, [pc, #532]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002f7a:	2b08      	cmp	r3, #8
 8002f7c:	d112      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f7e:	4b82      	ldr	r3, [pc, #520]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f8a:	d10b      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f8c:	4b7e      	ldr	r3, [pc, #504]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d05b      	beq.n	8003050 <HAL_RCC_OscConfig+0x108>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d157      	bne.n	8003050 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e242      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fac:	d106      	bne.n	8002fbc <HAL_RCC_OscConfig+0x74>
 8002fae:	4b76      	ldr	r3, [pc, #472]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a75      	ldr	r2, [pc, #468]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002fb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fb8:	6013      	str	r3, [r2, #0]
 8002fba:	e01d      	b.n	8002ff8 <HAL_RCC_OscConfig+0xb0>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fc4:	d10c      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x98>
 8002fc6:	4b70      	ldr	r3, [pc, #448]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a6f      	ldr	r2, [pc, #444]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002fcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fd0:	6013      	str	r3, [r2, #0]
 8002fd2:	4b6d      	ldr	r3, [pc, #436]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a6c      	ldr	r2, [pc, #432]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002fd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fdc:	6013      	str	r3, [r2, #0]
 8002fde:	e00b      	b.n	8002ff8 <HAL_RCC_OscConfig+0xb0>
 8002fe0:	4b69      	ldr	r3, [pc, #420]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a68      	ldr	r2, [pc, #416]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002fe6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fea:	6013      	str	r3, [r2, #0]
 8002fec:	4b66      	ldr	r3, [pc, #408]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a65      	ldr	r2, [pc, #404]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8002ff2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ff6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d013      	beq.n	8003028 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003000:	f7fe fe52 	bl	8001ca8 <HAL_GetTick>
 8003004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003006:	e008      	b.n	800301a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003008:	f7fe fe4e 	bl	8001ca8 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b64      	cmp	r3, #100	@ 0x64
 8003014:	d901      	bls.n	800301a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e207      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800301a:	4b5b      	ldr	r3, [pc, #364]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d0f0      	beq.n	8003008 <HAL_RCC_OscConfig+0xc0>
 8003026:	e014      	b.n	8003052 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003028:	f7fe fe3e 	bl	8001ca8 <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003030:	f7fe fe3a 	bl	8001ca8 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b64      	cmp	r3, #100	@ 0x64
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e1f3      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003042:	4b51      	ldr	r3, [pc, #324]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1f0      	bne.n	8003030 <HAL_RCC_OscConfig+0xe8>
 800304e:	e000      	b.n	8003052 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003050:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	2b00      	cmp	r3, #0
 800305c:	d063      	beq.n	8003126 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800305e:	4b4a      	ldr	r3, [pc, #296]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	f003 030c 	and.w	r3, r3, #12
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00b      	beq.n	8003082 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800306a:	4b47      	ldr	r3, [pc, #284]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003072:	2b08      	cmp	r3, #8
 8003074:	d11c      	bne.n	80030b0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003076:	4b44      	ldr	r3, [pc, #272]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d116      	bne.n	80030b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003082:	4b41      	ldr	r3, [pc, #260]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d005      	beq.n	800309a <HAL_RCC_OscConfig+0x152>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d001      	beq.n	800309a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e1c7      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800309a:	4b3b      	ldr	r3, [pc, #236]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	00db      	lsls	r3, r3, #3
 80030a8:	4937      	ldr	r1, [pc, #220]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ae:	e03a      	b.n	8003126 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d020      	beq.n	80030fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030b8:	4b34      	ldr	r3, [pc, #208]	@ (800318c <HAL_RCC_OscConfig+0x244>)
 80030ba:	2201      	movs	r2, #1
 80030bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030be:	f7fe fdf3 	bl	8001ca8 <HAL_GetTick>
 80030c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030c4:	e008      	b.n	80030d8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030c6:	f7fe fdef 	bl	8001ca8 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d901      	bls.n	80030d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e1a8      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d0f0      	beq.n	80030c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e4:	4b28      	ldr	r3, [pc, #160]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	00db      	lsls	r3, r3, #3
 80030f2:	4925      	ldr	r1, [pc, #148]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	600b      	str	r3, [r1, #0]
 80030f8:	e015      	b.n	8003126 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030fa:	4b24      	ldr	r3, [pc, #144]	@ (800318c <HAL_RCC_OscConfig+0x244>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003100:	f7fe fdd2 	bl	8001ca8 <HAL_GetTick>
 8003104:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003106:	e008      	b.n	800311a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003108:	f7fe fdce 	bl	8001ca8 <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	2b02      	cmp	r3, #2
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e187      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800311a:	4b1b      	ldr	r3, [pc, #108]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1f0      	bne.n	8003108 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0308 	and.w	r3, r3, #8
 800312e:	2b00      	cmp	r3, #0
 8003130:	d036      	beq.n	80031a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d016      	beq.n	8003168 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800313a:	4b15      	ldr	r3, [pc, #84]	@ (8003190 <HAL_RCC_OscConfig+0x248>)
 800313c:	2201      	movs	r2, #1
 800313e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003140:	f7fe fdb2 	bl	8001ca8 <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003148:	f7fe fdae 	bl	8001ca8 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e167      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800315a:	4b0b      	ldr	r3, [pc, #44]	@ (8003188 <HAL_RCC_OscConfig+0x240>)
 800315c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d0f0      	beq.n	8003148 <HAL_RCC_OscConfig+0x200>
 8003166:	e01b      	b.n	80031a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003168:	4b09      	ldr	r3, [pc, #36]	@ (8003190 <HAL_RCC_OscConfig+0x248>)
 800316a:	2200      	movs	r2, #0
 800316c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800316e:	f7fe fd9b 	bl	8001ca8 <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003174:	e00e      	b.n	8003194 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003176:	f7fe fd97 	bl	8001ca8 <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d907      	bls.n	8003194 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e150      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
 8003188:	40023800 	.word	0x40023800
 800318c:	42470000 	.word	0x42470000
 8003190:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003194:	4b88      	ldr	r3, [pc, #544]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 8003196:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d1ea      	bne.n	8003176 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0304 	and.w	r3, r3, #4
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	f000 8097 	beq.w	80032dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031ae:	2300      	movs	r3, #0
 80031b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031b2:	4b81      	ldr	r3, [pc, #516]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 80031b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10f      	bne.n	80031de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031be:	2300      	movs	r3, #0
 80031c0:	60bb      	str	r3, [r7, #8]
 80031c2:	4b7d      	ldr	r3, [pc, #500]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 80031c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c6:	4a7c      	ldr	r2, [pc, #496]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 80031c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80031ce:	4b7a      	ldr	r3, [pc, #488]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 80031d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031d6:	60bb      	str	r3, [r7, #8]
 80031d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031da:	2301      	movs	r3, #1
 80031dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031de:	4b77      	ldr	r3, [pc, #476]	@ (80033bc <HAL_RCC_OscConfig+0x474>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d118      	bne.n	800321c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031ea:	4b74      	ldr	r3, [pc, #464]	@ (80033bc <HAL_RCC_OscConfig+0x474>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a73      	ldr	r2, [pc, #460]	@ (80033bc <HAL_RCC_OscConfig+0x474>)
 80031f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031f6:	f7fe fd57 	bl	8001ca8 <HAL_GetTick>
 80031fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031fc:	e008      	b.n	8003210 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031fe:	f7fe fd53 	bl	8001ca8 <HAL_GetTick>
 8003202:	4602      	mov	r2, r0
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	2b02      	cmp	r3, #2
 800320a:	d901      	bls.n	8003210 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	e10c      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003210:	4b6a      	ldr	r3, [pc, #424]	@ (80033bc <HAL_RCC_OscConfig+0x474>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003218:	2b00      	cmp	r3, #0
 800321a:	d0f0      	beq.n	80031fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d106      	bne.n	8003232 <HAL_RCC_OscConfig+0x2ea>
 8003224:	4b64      	ldr	r3, [pc, #400]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 8003226:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003228:	4a63      	ldr	r2, [pc, #396]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 800322a:	f043 0301 	orr.w	r3, r3, #1
 800322e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003230:	e01c      	b.n	800326c <HAL_RCC_OscConfig+0x324>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	2b05      	cmp	r3, #5
 8003238:	d10c      	bne.n	8003254 <HAL_RCC_OscConfig+0x30c>
 800323a:	4b5f      	ldr	r3, [pc, #380]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 800323c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800323e:	4a5e      	ldr	r2, [pc, #376]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 8003240:	f043 0304 	orr.w	r3, r3, #4
 8003244:	6713      	str	r3, [r2, #112]	@ 0x70
 8003246:	4b5c      	ldr	r3, [pc, #368]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 8003248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800324a:	4a5b      	ldr	r2, [pc, #364]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 800324c:	f043 0301 	orr.w	r3, r3, #1
 8003250:	6713      	str	r3, [r2, #112]	@ 0x70
 8003252:	e00b      	b.n	800326c <HAL_RCC_OscConfig+0x324>
 8003254:	4b58      	ldr	r3, [pc, #352]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 8003256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003258:	4a57      	ldr	r2, [pc, #348]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 800325a:	f023 0301 	bic.w	r3, r3, #1
 800325e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003260:	4b55      	ldr	r3, [pc, #340]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 8003262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003264:	4a54      	ldr	r2, [pc, #336]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 8003266:	f023 0304 	bic.w	r3, r3, #4
 800326a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d015      	beq.n	80032a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003274:	f7fe fd18 	bl	8001ca8 <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327a:	e00a      	b.n	8003292 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800327c:	f7fe fd14 	bl	8001ca8 <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	f241 3288 	movw	r2, #5000	@ 0x1388
 800328a:	4293      	cmp	r3, r2
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e0cb      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003292:	4b49      	ldr	r3, [pc, #292]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 8003294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	2b00      	cmp	r3, #0
 800329c:	d0ee      	beq.n	800327c <HAL_RCC_OscConfig+0x334>
 800329e:	e014      	b.n	80032ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a0:	f7fe fd02 	bl	8001ca8 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a6:	e00a      	b.n	80032be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032a8:	f7fe fcfe 	bl	8001ca8 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e0b5      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032be:	4b3e      	ldr	r3, [pc, #248]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 80032c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1ee      	bne.n	80032a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80032ca:	7dfb      	ldrb	r3, [r7, #23]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d105      	bne.n	80032dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032d0:	4b39      	ldr	r3, [pc, #228]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 80032d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d4:	4a38      	ldr	r2, [pc, #224]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 80032d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	f000 80a1 	beq.w	8003428 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032e6:	4b34      	ldr	r3, [pc, #208]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f003 030c 	and.w	r3, r3, #12
 80032ee:	2b08      	cmp	r3, #8
 80032f0:	d05c      	beq.n	80033ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d141      	bne.n	800337e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032fa:	4b31      	ldr	r3, [pc, #196]	@ (80033c0 <HAL_RCC_OscConfig+0x478>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003300:	f7fe fcd2 	bl	8001ca8 <HAL_GetTick>
 8003304:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003306:	e008      	b.n	800331a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003308:	f7fe fcce 	bl	8001ca8 <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e087      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800331a:	4b27      	ldr	r3, [pc, #156]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1f0      	bne.n	8003308 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	69da      	ldr	r2, [r3, #28]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a1b      	ldr	r3, [r3, #32]
 800332e:	431a      	orrs	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003334:	019b      	lsls	r3, r3, #6
 8003336:	431a      	orrs	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800333c:	085b      	lsrs	r3, r3, #1
 800333e:	3b01      	subs	r3, #1
 8003340:	041b      	lsls	r3, r3, #16
 8003342:	431a      	orrs	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003348:	061b      	lsls	r3, r3, #24
 800334a:	491b      	ldr	r1, [pc, #108]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 800334c:	4313      	orrs	r3, r2
 800334e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003350:	4b1b      	ldr	r3, [pc, #108]	@ (80033c0 <HAL_RCC_OscConfig+0x478>)
 8003352:	2201      	movs	r2, #1
 8003354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003356:	f7fe fca7 	bl	8001ca8 <HAL_GetTick>
 800335a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800335c:	e008      	b.n	8003370 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800335e:	f7fe fca3 	bl	8001ca8 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d901      	bls.n	8003370 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e05c      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003370:	4b11      	ldr	r3, [pc, #68]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d0f0      	beq.n	800335e <HAL_RCC_OscConfig+0x416>
 800337c:	e054      	b.n	8003428 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800337e:	4b10      	ldr	r3, [pc, #64]	@ (80033c0 <HAL_RCC_OscConfig+0x478>)
 8003380:	2200      	movs	r2, #0
 8003382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003384:	f7fe fc90 	bl	8001ca8 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800338a:	e008      	b.n	800339e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800338c:	f7fe fc8c 	bl	8001ca8 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2b02      	cmp	r3, #2
 8003398:	d901      	bls.n	800339e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e045      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800339e:	4b06      	ldr	r3, [pc, #24]	@ (80033b8 <HAL_RCC_OscConfig+0x470>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1f0      	bne.n	800338c <HAL_RCC_OscConfig+0x444>
 80033aa:	e03d      	b.n	8003428 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d107      	bne.n	80033c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e038      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
 80033b8:	40023800 	.word	0x40023800
 80033bc:	40007000 	.word	0x40007000
 80033c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003434 <HAL_RCC_OscConfig+0x4ec>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d028      	beq.n	8003424 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033dc:	429a      	cmp	r2, r3
 80033de:	d121      	bne.n	8003424 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d11a      	bne.n	8003424 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80033f4:	4013      	ands	r3, r2
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d111      	bne.n	8003424 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340a:	085b      	lsrs	r3, r3, #1
 800340c:	3b01      	subs	r3, #1
 800340e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003410:	429a      	cmp	r2, r3
 8003412:	d107      	bne.n	8003424 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003420:	429a      	cmp	r2, r3
 8003422:	d001      	beq.n	8003428 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e000      	b.n	800342a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3718      	adds	r7, #24
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	40023800 	.word	0x40023800

08003438 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e0cc      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800344c:	4b68      	ldr	r3, [pc, #416]	@ (80035f0 <HAL_RCC_ClockConfig+0x1b8>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0307 	and.w	r3, r3, #7
 8003454:	683a      	ldr	r2, [r7, #0]
 8003456:	429a      	cmp	r2, r3
 8003458:	d90c      	bls.n	8003474 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800345a:	4b65      	ldr	r3, [pc, #404]	@ (80035f0 <HAL_RCC_ClockConfig+0x1b8>)
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	b2d2      	uxtb	r2, r2
 8003460:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003462:	4b63      	ldr	r3, [pc, #396]	@ (80035f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0307 	and.w	r3, r3, #7
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	429a      	cmp	r2, r3
 800346e:	d001      	beq.n	8003474 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e0b8      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0302 	and.w	r3, r3, #2
 800347c:	2b00      	cmp	r3, #0
 800347e:	d020      	beq.n	80034c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0304 	and.w	r3, r3, #4
 8003488:	2b00      	cmp	r3, #0
 800348a:	d005      	beq.n	8003498 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800348c:	4b59      	ldr	r3, [pc, #356]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	4a58      	ldr	r2, [pc, #352]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003492:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003496:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0308 	and.w	r3, r3, #8
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d005      	beq.n	80034b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034a4:	4b53      	ldr	r3, [pc, #332]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	4a52      	ldr	r2, [pc, #328]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 80034aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80034ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034b0:	4b50      	ldr	r3, [pc, #320]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	494d      	ldr	r1, [pc, #308]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d044      	beq.n	8003558 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d107      	bne.n	80034e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034d6:	4b47      	ldr	r3, [pc, #284]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d119      	bne.n	8003516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e07f      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d003      	beq.n	80034f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034f2:	2b03      	cmp	r3, #3
 80034f4:	d107      	bne.n	8003506 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034f6:	4b3f      	ldr	r3, [pc, #252]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d109      	bne.n	8003516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e06f      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003506:	4b3b      	ldr	r3, [pc, #236]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e067      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003516:	4b37      	ldr	r3, [pc, #220]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f023 0203 	bic.w	r2, r3, #3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	4934      	ldr	r1, [pc, #208]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003524:	4313      	orrs	r3, r2
 8003526:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003528:	f7fe fbbe 	bl	8001ca8 <HAL_GetTick>
 800352c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800352e:	e00a      	b.n	8003546 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003530:	f7fe fbba 	bl	8001ca8 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800353e:	4293      	cmp	r3, r2
 8003540:	d901      	bls.n	8003546 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e04f      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003546:	4b2b      	ldr	r3, [pc, #172]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f003 020c 	and.w	r2, r3, #12
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	429a      	cmp	r2, r3
 8003556:	d1eb      	bne.n	8003530 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003558:	4b25      	ldr	r3, [pc, #148]	@ (80035f0 <HAL_RCC_ClockConfig+0x1b8>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0307 	and.w	r3, r3, #7
 8003560:	683a      	ldr	r2, [r7, #0]
 8003562:	429a      	cmp	r2, r3
 8003564:	d20c      	bcs.n	8003580 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003566:	4b22      	ldr	r3, [pc, #136]	@ (80035f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	b2d2      	uxtb	r2, r2
 800356c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800356e:	4b20      	ldr	r3, [pc, #128]	@ (80035f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	683a      	ldr	r2, [r7, #0]
 8003578:	429a      	cmp	r2, r3
 800357a:	d001      	beq.n	8003580 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e032      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	2b00      	cmp	r3, #0
 800358a:	d008      	beq.n	800359e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800358c:	4b19      	ldr	r3, [pc, #100]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	4916      	ldr	r1, [pc, #88]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 800359a:	4313      	orrs	r3, r2
 800359c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0308 	and.w	r3, r3, #8
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d009      	beq.n	80035be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035aa:	4b12      	ldr	r3, [pc, #72]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	691b      	ldr	r3, [r3, #16]
 80035b6:	00db      	lsls	r3, r3, #3
 80035b8:	490e      	ldr	r1, [pc, #56]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035be:	f000 f821 	bl	8003604 <HAL_RCC_GetSysClockFreq>
 80035c2:	4602      	mov	r2, r0
 80035c4:	4b0b      	ldr	r3, [pc, #44]	@ (80035f4 <HAL_RCC_ClockConfig+0x1bc>)
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	091b      	lsrs	r3, r3, #4
 80035ca:	f003 030f 	and.w	r3, r3, #15
 80035ce:	490a      	ldr	r1, [pc, #40]	@ (80035f8 <HAL_RCC_ClockConfig+0x1c0>)
 80035d0:	5ccb      	ldrb	r3, [r1, r3]
 80035d2:	fa22 f303 	lsr.w	r3, r2, r3
 80035d6:	4a09      	ldr	r2, [pc, #36]	@ (80035fc <HAL_RCC_ClockConfig+0x1c4>)
 80035d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80035da:	4b09      	ldr	r3, [pc, #36]	@ (8003600 <HAL_RCC_ClockConfig+0x1c8>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4618      	mov	r0, r3
 80035e0:	f7fe fb1e 	bl	8001c20 <HAL_InitTick>

  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40023c00 	.word	0x40023c00
 80035f4:	40023800 	.word	0x40023800
 80035f8:	08004a40 	.word	0x08004a40
 80035fc:	20000000 	.word	0x20000000
 8003600:	20000004 	.word	0x20000004

08003604 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003604:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003608:	b094      	sub	sp, #80	@ 0x50
 800360a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800360c:	2300      	movs	r3, #0
 800360e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003610:	2300      	movs	r3, #0
 8003612:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003614:	2300      	movs	r3, #0
 8003616:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003618:	2300      	movs	r3, #0
 800361a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800361c:	4b79      	ldr	r3, [pc, #484]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x200>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 030c 	and.w	r3, r3, #12
 8003624:	2b08      	cmp	r3, #8
 8003626:	d00d      	beq.n	8003644 <HAL_RCC_GetSysClockFreq+0x40>
 8003628:	2b08      	cmp	r3, #8
 800362a:	f200 80e1 	bhi.w	80037f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800362e:	2b00      	cmp	r3, #0
 8003630:	d002      	beq.n	8003638 <HAL_RCC_GetSysClockFreq+0x34>
 8003632:	2b04      	cmp	r3, #4
 8003634:	d003      	beq.n	800363e <HAL_RCC_GetSysClockFreq+0x3a>
 8003636:	e0db      	b.n	80037f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003638:	4b73      	ldr	r3, [pc, #460]	@ (8003808 <HAL_RCC_GetSysClockFreq+0x204>)
 800363a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800363c:	e0db      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800363e:	4b73      	ldr	r3, [pc, #460]	@ (800380c <HAL_RCC_GetSysClockFreq+0x208>)
 8003640:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003642:	e0d8      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003644:	4b6f      	ldr	r3, [pc, #444]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x200>)
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800364c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800364e:	4b6d      	ldr	r3, [pc, #436]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x200>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d063      	beq.n	8003722 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800365a:	4b6a      	ldr	r3, [pc, #424]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x200>)
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	099b      	lsrs	r3, r3, #6
 8003660:	2200      	movs	r2, #0
 8003662:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003664:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800366c:	633b      	str	r3, [r7, #48]	@ 0x30
 800366e:	2300      	movs	r3, #0
 8003670:	637b      	str	r3, [r7, #52]	@ 0x34
 8003672:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003676:	4622      	mov	r2, r4
 8003678:	462b      	mov	r3, r5
 800367a:	f04f 0000 	mov.w	r0, #0
 800367e:	f04f 0100 	mov.w	r1, #0
 8003682:	0159      	lsls	r1, r3, #5
 8003684:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003688:	0150      	lsls	r0, r2, #5
 800368a:	4602      	mov	r2, r0
 800368c:	460b      	mov	r3, r1
 800368e:	4621      	mov	r1, r4
 8003690:	1a51      	subs	r1, r2, r1
 8003692:	6139      	str	r1, [r7, #16]
 8003694:	4629      	mov	r1, r5
 8003696:	eb63 0301 	sbc.w	r3, r3, r1
 800369a:	617b      	str	r3, [r7, #20]
 800369c:	f04f 0200 	mov.w	r2, #0
 80036a0:	f04f 0300 	mov.w	r3, #0
 80036a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036a8:	4659      	mov	r1, fp
 80036aa:	018b      	lsls	r3, r1, #6
 80036ac:	4651      	mov	r1, sl
 80036ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036b2:	4651      	mov	r1, sl
 80036b4:	018a      	lsls	r2, r1, #6
 80036b6:	4651      	mov	r1, sl
 80036b8:	ebb2 0801 	subs.w	r8, r2, r1
 80036bc:	4659      	mov	r1, fp
 80036be:	eb63 0901 	sbc.w	r9, r3, r1
 80036c2:	f04f 0200 	mov.w	r2, #0
 80036c6:	f04f 0300 	mov.w	r3, #0
 80036ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036d6:	4690      	mov	r8, r2
 80036d8:	4699      	mov	r9, r3
 80036da:	4623      	mov	r3, r4
 80036dc:	eb18 0303 	adds.w	r3, r8, r3
 80036e0:	60bb      	str	r3, [r7, #8]
 80036e2:	462b      	mov	r3, r5
 80036e4:	eb49 0303 	adc.w	r3, r9, r3
 80036e8:	60fb      	str	r3, [r7, #12]
 80036ea:	f04f 0200 	mov.w	r2, #0
 80036ee:	f04f 0300 	mov.w	r3, #0
 80036f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80036f6:	4629      	mov	r1, r5
 80036f8:	024b      	lsls	r3, r1, #9
 80036fa:	4621      	mov	r1, r4
 80036fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003700:	4621      	mov	r1, r4
 8003702:	024a      	lsls	r2, r1, #9
 8003704:	4610      	mov	r0, r2
 8003706:	4619      	mov	r1, r3
 8003708:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800370a:	2200      	movs	r2, #0
 800370c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800370e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003710:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003714:	f7fc fd62 	bl	80001dc <__aeabi_uldivmod>
 8003718:	4602      	mov	r2, r0
 800371a:	460b      	mov	r3, r1
 800371c:	4613      	mov	r3, r2
 800371e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003720:	e058      	b.n	80037d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003722:	4b38      	ldr	r3, [pc, #224]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x200>)
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	099b      	lsrs	r3, r3, #6
 8003728:	2200      	movs	r2, #0
 800372a:	4618      	mov	r0, r3
 800372c:	4611      	mov	r1, r2
 800372e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003732:	623b      	str	r3, [r7, #32]
 8003734:	2300      	movs	r3, #0
 8003736:	627b      	str	r3, [r7, #36]	@ 0x24
 8003738:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800373c:	4642      	mov	r2, r8
 800373e:	464b      	mov	r3, r9
 8003740:	f04f 0000 	mov.w	r0, #0
 8003744:	f04f 0100 	mov.w	r1, #0
 8003748:	0159      	lsls	r1, r3, #5
 800374a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800374e:	0150      	lsls	r0, r2, #5
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	4641      	mov	r1, r8
 8003756:	ebb2 0a01 	subs.w	sl, r2, r1
 800375a:	4649      	mov	r1, r9
 800375c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003760:	f04f 0200 	mov.w	r2, #0
 8003764:	f04f 0300 	mov.w	r3, #0
 8003768:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800376c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003770:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003774:	ebb2 040a 	subs.w	r4, r2, sl
 8003778:	eb63 050b 	sbc.w	r5, r3, fp
 800377c:	f04f 0200 	mov.w	r2, #0
 8003780:	f04f 0300 	mov.w	r3, #0
 8003784:	00eb      	lsls	r3, r5, #3
 8003786:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800378a:	00e2      	lsls	r2, r4, #3
 800378c:	4614      	mov	r4, r2
 800378e:	461d      	mov	r5, r3
 8003790:	4643      	mov	r3, r8
 8003792:	18e3      	adds	r3, r4, r3
 8003794:	603b      	str	r3, [r7, #0]
 8003796:	464b      	mov	r3, r9
 8003798:	eb45 0303 	adc.w	r3, r5, r3
 800379c:	607b      	str	r3, [r7, #4]
 800379e:	f04f 0200 	mov.w	r2, #0
 80037a2:	f04f 0300 	mov.w	r3, #0
 80037a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037aa:	4629      	mov	r1, r5
 80037ac:	028b      	lsls	r3, r1, #10
 80037ae:	4621      	mov	r1, r4
 80037b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80037b4:	4621      	mov	r1, r4
 80037b6:	028a      	lsls	r2, r1, #10
 80037b8:	4610      	mov	r0, r2
 80037ba:	4619      	mov	r1, r3
 80037bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037be:	2200      	movs	r2, #0
 80037c0:	61bb      	str	r3, [r7, #24]
 80037c2:	61fa      	str	r2, [r7, #28]
 80037c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037c8:	f7fc fd08 	bl	80001dc <__aeabi_uldivmod>
 80037cc:	4602      	mov	r2, r0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4613      	mov	r3, r2
 80037d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80037d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x200>)
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	0c1b      	lsrs	r3, r3, #16
 80037da:	f003 0303 	and.w	r3, r3, #3
 80037de:	3301      	adds	r3, #1
 80037e0:	005b      	lsls	r3, r3, #1
 80037e2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80037e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037ee:	e002      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037f0:	4b05      	ldr	r3, [pc, #20]	@ (8003808 <HAL_RCC_GetSysClockFreq+0x204>)
 80037f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3750      	adds	r7, #80	@ 0x50
 80037fc:	46bd      	mov	sp, r7
 80037fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003802:	bf00      	nop
 8003804:	40023800 	.word	0x40023800
 8003808:	00f42400 	.word	0x00f42400
 800380c:	007a1200 	.word	0x007a1200

08003810 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e07b      	b.n	800391a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003826:	2b00      	cmp	r3, #0
 8003828:	d108      	bne.n	800383c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003832:	d009      	beq.n	8003848 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	61da      	str	r2, [r3, #28]
 800383a:	e005      	b.n	8003848 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2200      	movs	r2, #0
 8003846:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d106      	bne.n	8003868 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7fe f8d4 	bl	8001a10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2202      	movs	r2, #2
 800386c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800387e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003890:	431a      	orrs	r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800389a:	431a      	orrs	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	691b      	ldr	r3, [r3, #16]
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	431a      	orrs	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	f003 0301 	and.w	r3, r3, #1
 80038ae:	431a      	orrs	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038b8:	431a      	orrs	r2, r3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	69db      	ldr	r3, [r3, #28]
 80038be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80038c2:	431a      	orrs	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a1b      	ldr	r3, [r3, #32]
 80038c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038cc:	ea42 0103 	orr.w	r1, r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	430a      	orrs	r2, r1
 80038de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	0c1b      	lsrs	r3, r3, #16
 80038e6:	f003 0104 	and.w	r1, r3, #4
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ee:	f003 0210 	and.w	r2, r3, #16
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	430a      	orrs	r2, r1
 80038f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	69da      	ldr	r2, [r3, #28]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003908:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	3708      	adds	r7, #8
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b088      	sub	sp, #32
 8003926:	af00      	add	r7, sp, #0
 8003928:	60f8      	str	r0, [r7, #12]
 800392a:	60b9      	str	r1, [r7, #8]
 800392c:	603b      	str	r3, [r7, #0]
 800392e:	4613      	mov	r3, r2
 8003930:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003932:	f7fe f9b9 	bl	8001ca8 <HAL_GetTick>
 8003936:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003938:	88fb      	ldrh	r3, [r7, #6]
 800393a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b01      	cmp	r3, #1
 8003946:	d001      	beq.n	800394c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003948:	2302      	movs	r3, #2
 800394a:	e12a      	b.n	8003ba2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d002      	beq.n	8003958 <HAL_SPI_Transmit+0x36>
 8003952:	88fb      	ldrh	r3, [r7, #6]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e122      	b.n	8003ba2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003962:	2b01      	cmp	r3, #1
 8003964:	d101      	bne.n	800396a <HAL_SPI_Transmit+0x48>
 8003966:	2302      	movs	r3, #2
 8003968:	e11b      	b.n	8003ba2 <HAL_SPI_Transmit+0x280>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2203      	movs	r2, #3
 8003976:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	88fa      	ldrh	r2, [r7, #6]
 800398a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	88fa      	ldrh	r2, [r7, #6]
 8003990:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2200      	movs	r2, #0
 8003996:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039b8:	d10f      	bne.n	80039da <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039e4:	2b40      	cmp	r3, #64	@ 0x40
 80039e6:	d007      	beq.n	80039f8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a00:	d152      	bne.n	8003aa8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d002      	beq.n	8003a10 <HAL_SPI_Transmit+0xee>
 8003a0a:	8b7b      	ldrh	r3, [r7, #26]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d145      	bne.n	8003a9c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a14:	881a      	ldrh	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a20:	1c9a      	adds	r2, r3, #2
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003a34:	e032      	b.n	8003a9c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d112      	bne.n	8003a6a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a48:	881a      	ldrh	r2, [r3, #0]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a54:	1c9a      	adds	r2, r3, #2
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	3b01      	subs	r3, #1
 8003a62:	b29a      	uxth	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003a68:	e018      	b.n	8003a9c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a6a:	f7fe f91d 	bl	8001ca8 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d803      	bhi.n	8003a82 <HAL_SPI_Transmit+0x160>
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a80:	d102      	bne.n	8003a88 <HAL_SPI_Transmit+0x166>
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d109      	bne.n	8003a9c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e082      	b.n	8003ba2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1c7      	bne.n	8003a36 <HAL_SPI_Transmit+0x114>
 8003aa6:	e053      	b.n	8003b50 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d002      	beq.n	8003ab6 <HAL_SPI_Transmit+0x194>
 8003ab0:	8b7b      	ldrh	r3, [r7, #26]
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d147      	bne.n	8003b46 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	330c      	adds	r3, #12
 8003ac0:	7812      	ldrb	r2, [r2, #0]
 8003ac2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac8:	1c5a      	adds	r2, r3, #1
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003adc:	e033      	b.n	8003b46 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d113      	bne.n	8003b14 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	330c      	adds	r3, #12
 8003af6:	7812      	ldrb	r2, [r2, #0]
 8003af8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afe:	1c5a      	adds	r2, r3, #1
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	b29a      	uxth	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b12:	e018      	b.n	8003b46 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b14:	f7fe f8c8 	bl	8001ca8 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	683a      	ldr	r2, [r7, #0]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d803      	bhi.n	8003b2c <HAL_SPI_Transmit+0x20a>
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b2a:	d102      	bne.n	8003b32 <HAL_SPI_Transmit+0x210>
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d109      	bne.n	8003b46 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2201      	movs	r2, #1
 8003b36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e02d      	b.n	8003ba2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1c6      	bne.n	8003ade <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b50:	69fa      	ldr	r2, [r7, #28]
 8003b52:	6839      	ldr	r1, [r7, #0]
 8003b54:	68f8      	ldr	r0, [r7, #12]
 8003b56:	f000 f8b1 	bl	8003cbc <SPI_EndRxTxTransaction>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d002      	beq.n	8003b66 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2220      	movs	r2, #32
 8003b64:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10a      	bne.n	8003b84 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b6e:	2300      	movs	r3, #0
 8003b70:	617b      	str	r3, [r7, #20]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	617b      	str	r3, [r7, #20]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	617b      	str	r3, [r7, #20]
 8003b82:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d001      	beq.n	8003ba0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e000      	b.n	8003ba2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
  }
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3720      	adds	r7, #32
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
	...

08003bac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b088      	sub	sp, #32
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	603b      	str	r3, [r7, #0]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003bbc:	f7fe f874 	bl	8001ca8 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bc4:	1a9b      	subs	r3, r3, r2
 8003bc6:	683a      	ldr	r2, [r7, #0]
 8003bc8:	4413      	add	r3, r2
 8003bca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003bcc:	f7fe f86c 	bl	8001ca8 <HAL_GetTick>
 8003bd0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003bd2:	4b39      	ldr	r3, [pc, #228]	@ (8003cb8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	015b      	lsls	r3, r3, #5
 8003bd8:	0d1b      	lsrs	r3, r3, #20
 8003bda:	69fa      	ldr	r2, [r7, #28]
 8003bdc:	fb02 f303 	mul.w	r3, r2, r3
 8003be0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003be2:	e055      	b.n	8003c90 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bea:	d051      	beq.n	8003c90 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003bec:	f7fe f85c 	bl	8001ca8 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	69fa      	ldr	r2, [r7, #28]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d902      	bls.n	8003c02 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003bfc:	69fb      	ldr	r3, [r7, #28]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d13d      	bne.n	8003c7e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	685a      	ldr	r2, [r3, #4]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003c10:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c1a:	d111      	bne.n	8003c40 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c24:	d004      	beq.n	8003c30 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c2e:	d107      	bne.n	8003c40 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c3e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c48:	d10f      	bne.n	8003c6a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c58:	601a      	str	r2, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c68:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e018      	b.n	8003cb0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d102      	bne.n	8003c8a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003c84:	2300      	movs	r3, #0
 8003c86:	61fb      	str	r3, [r7, #28]
 8003c88:	e002      	b.n	8003c90 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	3b01      	subs	r3, #1
 8003c8e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689a      	ldr	r2, [r3, #8]
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	68ba      	ldr	r2, [r7, #8]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	bf0c      	ite	eq
 8003ca0:	2301      	moveq	r3, #1
 8003ca2:	2300      	movne	r3, #0
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d19a      	bne.n	8003be4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3720      	adds	r7, #32
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	20000000 	.word	0x20000000

08003cbc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b088      	sub	sp, #32
 8003cc0:	af02      	add	r7, sp, #8
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	9300      	str	r3, [sp, #0]
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	2102      	movs	r1, #2
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	f7ff ff6a 	bl	8003bac <SPI_WaitFlagStateUntilTimeout>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d007      	beq.n	8003cee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ce2:	f043 0220 	orr.w	r2, r3, #32
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e032      	b.n	8003d54 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003cee:	4b1b      	ldr	r3, [pc, #108]	@ (8003d5c <SPI_EndRxTxTransaction+0xa0>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a1b      	ldr	r2, [pc, #108]	@ (8003d60 <SPI_EndRxTxTransaction+0xa4>)
 8003cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf8:	0d5b      	lsrs	r3, r3, #21
 8003cfa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003cfe:	fb02 f303 	mul.w	r3, r2, r3
 8003d02:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d0c:	d112      	bne.n	8003d34 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	9300      	str	r3, [sp, #0]
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	2200      	movs	r2, #0
 8003d16:	2180      	movs	r1, #128	@ 0x80
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f7ff ff47 	bl	8003bac <SPI_WaitFlagStateUntilTimeout>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d016      	beq.n	8003d52 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d28:	f043 0220 	orr.w	r2, r3, #32
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e00f      	b.n	8003d54 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00a      	beq.n	8003d50 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d4a:	2b80      	cmp	r3, #128	@ 0x80
 8003d4c:	d0f2      	beq.n	8003d34 <SPI_EndRxTxTransaction+0x78>
 8003d4e:	e000      	b.n	8003d52 <SPI_EndRxTxTransaction+0x96>
        break;
 8003d50:	bf00      	nop
  }

  return HAL_OK;
 8003d52:	2300      	movs	r3, #0
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3718      	adds	r7, #24
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}
 8003d5c:	20000000 	.word	0x20000000
 8003d60:	165e9f81 	.word	0x165e9f81

08003d64 <CanRx_Loop>:
函数功能：CAN接收-识别指定设备数据，将数据存储到指定数组中,再进行数据处理
入口参数：无
返回  值：无
**************************************************************************/
void CanRx_Loop(void)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	af00      	add	r7, sp, #0
	if(MyCAN_RxFlag == 1) /*中断接收到CAN数据标志位MyCAN_RxFlag*/
 8003d68:	4b7e      	ldr	r3, [pc, #504]	@ (8003f64 <CanRx_Loop+0x200>)
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	f040 80f7 	bne.w	8003f60 <CanRx_Loop+0x1fc>
	{
		MyCAN_RxFlag = 0; /*清除中断接收到CAN数据标志位MyCAN_RxFlag*/
 8003d72:	4b7c      	ldr	r3, [pc, #496]	@ (8003f64 <CanRx_Loop+0x200>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	701a      	strb	r2, [r3, #0]

		switch(RxMsgArray.FilterMatchIndex)		//判断消息邮箱索引
 8003d78:	4b7b      	ldr	r3, [pc, #492]	@ (8003f68 <CanRx_Loop+0x204>)
 8003d7a:	699b      	ldr	r3, [r3, #24]
 8003d7c:	2b06      	cmp	r3, #6
 8003d7e:	f200 80ef 	bhi.w	8003f60 <CanRx_Loop+0x1fc>
 8003d82:	a201      	add	r2, pc, #4	@ (adr r2, 8003d88 <CanRx_Loop+0x24>)
 8003d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d88:	08003da5 	.word	0x08003da5
 8003d8c:	08003db5 	.word	0x08003db5
 8003d90:	08003dc5 	.word	0x08003dc5
 8003d94:	08003dd5 	.word	0x08003dd5
 8003d98:	08003df5 	.word	0x08003df5
 8003d9c:	08003e39 	.word	0x08003e39
 8003da0:	08003f4f 	.word	0x08003f4f
		{
			case 0:			/*disp*/
				memcpy(FifoBuf_Info, RxData, RxMsgArray.DLC);
 8003da4:	4b70      	ldr	r3, [pc, #448]	@ (8003f68 <CanRx_Loop+0x204>)
 8003da6:	691b      	ldr	r3, [r3, #16]
 8003da8:	461a      	mov	r2, r3
 8003daa:	4970      	ldr	r1, [pc, #448]	@ (8003f6c <CanRx_Loop+0x208>)
 8003dac:	4870      	ldr	r0, [pc, #448]	@ (8003f70 <CanRx_Loop+0x20c>)
 8003dae:	f000 f94b 	bl	8004048 <memcpy>
				break;
 8003db2:	e0d5      	b.n	8003f60 <CanRx_Loop+0x1fc>

			case 1:			/*wifi rx*/
				memcpy(FifoBuf_WifiRx, RxData, RxMsgArray.DLC);
 8003db4:	4b6c      	ldr	r3, [pc, #432]	@ (8003f68 <CanRx_Loop+0x204>)
 8003db6:	691b      	ldr	r3, [r3, #16]
 8003db8:	461a      	mov	r2, r3
 8003dba:	496c      	ldr	r1, [pc, #432]	@ (8003f6c <CanRx_Loop+0x208>)
 8003dbc:	486d      	ldr	r0, [pc, #436]	@ (8003f74 <CanRx_Loop+0x210>)
 8003dbe:	f000 f943 	bl	8004048 <memcpy>
				break;
 8003dc2:	e0cd      	b.n	8003f60 <CanRx_Loop+0x1fc>

			case 2:			/*zigbee rx*/
				memcpy(FifoBuf_ZigbRx, RxData, RxMsgArray.DLC);
 8003dc4:	4b68      	ldr	r3, [pc, #416]	@ (8003f68 <CanRx_Loop+0x204>)
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	461a      	mov	r2, r3
 8003dca:	4968      	ldr	r1, [pc, #416]	@ (8003f6c <CanRx_Loop+0x208>)
 8003dcc:	486a      	ldr	r0, [pc, #424]	@ (8003f78 <CanRx_Loop+0x214>)
 8003dce:	f000 f93b 	bl	8004048 <memcpy>
				break;
 8003dd2:	e0c5      	b.n	8003f60 <CanRx_Loop+0x1fc>

			case 3:			/*Track*/
				memcpy(FifoBuf_Track, RxData, RxMsgArray.DLC);
 8003dd4:	4b64      	ldr	r3, [pc, #400]	@ (8003f68 <CanRx_Loop+0x204>)
 8003dd6:	691b      	ldr	r3, [r3, #16]
 8003dd8:	461a      	mov	r2, r3
 8003dda:	4964      	ldr	r1, [pc, #400]	@ (8003f6c <CanRx_Loop+0x208>)
 8003ddc:	4867      	ldr	r0, [pc, #412]	@ (8003f7c <CanRx_Loop+0x218>)
 8003dde:	f000 f933 	bl	8004048 <memcpy>

				x1 = FifoBuf_Track[0];
 8003de2:	4b66      	ldr	r3, [pc, #408]	@ (8003f7c <CanRx_Loop+0x218>)
 8003de4:	781a      	ldrb	r2, [r3, #0]
 8003de6:	4b66      	ldr	r3, [pc, #408]	@ (8003f80 <CanRx_Loop+0x21c>)
 8003de8:	701a      	strb	r2, [r3, #0]
				x2 = FifoBuf_Track[1];
 8003dea:	4b64      	ldr	r3, [pc, #400]	@ (8003f7c <CanRx_Loop+0x218>)
 8003dec:	785a      	ldrb	r2, [r3, #1]
 8003dee:	4b65      	ldr	r3, [pc, #404]	@ (8003f84 <CanRx_Loop+0x220>)
 8003df0:	701a      	strb	r2, [r3, #0]

				break;
 8003df2:	e0b5      	b.n	8003f60 <CanRx_Loop+0x1fc>

			case 4:			/*Navig*/
				memcpy(FifoBuf_Navig, RxData, RxMsgArray.DLC);
 8003df4:	4b5c      	ldr	r3, [pc, #368]	@ (8003f68 <CanRx_Loop+0x204>)
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	461a      	mov	r2, r3
 8003dfa:	495c      	ldr	r1, [pc, #368]	@ (8003f6c <CanRx_Loop+0x208>)
 8003dfc:	4862      	ldr	r0, [pc, #392]	@ (8003f88 <CanRx_Loop+0x224>)
 8003dfe:	f000 f923 	bl	8004048 <memcpy>

				Current_Navig = (FifoBuf_Navig[0]<<8)|FifoBuf_Navig[1];	/*高位在前，低位在后*/
 8003e02:	4b61      	ldr	r3, [pc, #388]	@ (8003f88 <CanRx_Loop+0x224>)
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	b21b      	sxth	r3, r3
 8003e08:	021b      	lsls	r3, r3, #8
 8003e0a:	b21a      	sxth	r2, r3
 8003e0c:	4b5e      	ldr	r3, [pc, #376]	@ (8003f88 <CanRx_Loop+0x224>)
 8003e0e:	785b      	ldrb	r3, [r3, #1]
 8003e10:	b21b      	sxth	r3, r3
 8003e12:	4313      	orrs	r3, r2
 8003e14:	b21b      	sxth	r3, r3
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	4b5c      	ldr	r3, [pc, #368]	@ (8003f8c <CanRx_Loop+0x228>)
 8003e1a:	801a      	strh	r2, [r3, #0]
				while(Current_Navig >= 3600){Current_Navig -= 3600;}
 8003e1c:	e006      	b.n	8003e2c <CanRx_Loop+0xc8>
 8003e1e:	4b5b      	ldr	r3, [pc, #364]	@ (8003f8c <CanRx_Loop+0x228>)
 8003e20:	881b      	ldrh	r3, [r3, #0]
 8003e22:	f5a3 6361 	sub.w	r3, r3, #3600	@ 0xe10
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	4b58      	ldr	r3, [pc, #352]	@ (8003f8c <CanRx_Loop+0x228>)
 8003e2a:	801a      	strh	r2, [r3, #0]
 8003e2c:	4b57      	ldr	r3, [pc, #348]	@ (8003f8c <CanRx_Loop+0x228>)
 8003e2e:	881b      	ldrh	r3, [r3, #0]
 8003e30:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8003e34:	d2f3      	bcs.n	8003e1e <CanRx_Loop+0xba>

				break;
 8003e36:	e093      	b.n	8003f60 <CanRx_Loop+0x1fc>

			case 5:			/*HOST*/
				memcpy(FifoBuf_HOST, RxData, RxMsgArray.DLC);
 8003e38:	4b4b      	ldr	r3, [pc, #300]	@ (8003f68 <CanRx_Loop+0x204>)
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	494b      	ldr	r1, [pc, #300]	@ (8003f6c <CanRx_Loop+0x208>)
 8003e40:	4853      	ldr	r0, [pc, #332]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003e42:	f000 f901 	bl	8004048 <memcpy>
				if(FifoBuf_HOST[0] == 0x02)
 8003e46:	4b52      	ldr	r3, [pc, #328]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d117      	bne.n	8003e7e <CanRx_Loop+0x11a>
				{
					CanHost_Mp  =  (FifoBuf_HOST[2]<<8) | FifoBuf_HOST[1];//a
 8003e4e:	4b50      	ldr	r3, [pc, #320]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003e50:	789b      	ldrb	r3, [r3, #2]
 8003e52:	b21b      	sxth	r3, r3
 8003e54:	021b      	lsls	r3, r3, #8
 8003e56:	b21a      	sxth	r2, r3
 8003e58:	4b4d      	ldr	r3, [pc, #308]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003e5a:	785b      	ldrb	r3, [r3, #1]
 8003e5c:	b21b      	sxth	r3, r3
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	b21a      	sxth	r2, r3
 8003e62:	4b4c      	ldr	r3, [pc, #304]	@ (8003f94 <CanRx_Loop+0x230>)
 8003e64:	801a      	strh	r2, [r3, #0]
					CanHost_Mp1 = (FifoBuf_HOST[4]<<8) | FifoBuf_HOST[3];//b
 8003e66:	4b4a      	ldr	r3, [pc, #296]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003e68:	791b      	ldrb	r3, [r3, #4]
 8003e6a:	b21b      	sxth	r3, r3
 8003e6c:	021b      	lsls	r3, r3, #8
 8003e6e:	b21a      	sxth	r2, r3
 8003e70:	4b47      	ldr	r3, [pc, #284]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003e72:	78db      	ldrb	r3, [r3, #3]
 8003e74:	b21b      	sxth	r3, r3
 8003e76:	4313      	orrs	r3, r2
 8003e78:	b21a      	sxth	r2, r3
 8003e7a:	4b47      	ldr	r3, [pc, #284]	@ (8003f98 <CanRx_Loop+0x234>)
 8003e7c:	801a      	strh	r2, [r3, #0]

				}
				if(FifoBuf_HOST[0] == 0x04)
 8003e7e:	4b44      	ldr	r3, [pc, #272]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	2b04      	cmp	r3, #4
 8003e84:	d117      	bne.n	8003eb6 <CanRx_Loop+0x152>
				{
					CanHost_Mp2 = (FifoBuf_HOST[2]<<8) | FifoBuf_HOST[1];//c
 8003e86:	4b42      	ldr	r3, [pc, #264]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003e88:	789b      	ldrb	r3, [r3, #2]
 8003e8a:	b21b      	sxth	r3, r3
 8003e8c:	021b      	lsls	r3, r3, #8
 8003e8e:	b21a      	sxth	r2, r3
 8003e90:	4b3f      	ldr	r3, [pc, #252]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003e92:	785b      	ldrb	r3, [r3, #1]
 8003e94:	b21b      	sxth	r3, r3
 8003e96:	4313      	orrs	r3, r2
 8003e98:	b21a      	sxth	r2, r3
 8003e9a:	4b40      	ldr	r3, [pc, #256]	@ (8003f9c <CanRx_Loop+0x238>)
 8003e9c:	801a      	strh	r2, [r3, #0]
					CanHost_Mp3 = (FifoBuf_HOST[4]<<8) | FifoBuf_HOST[3];//d
 8003e9e:	4b3c      	ldr	r3, [pc, #240]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003ea0:	791b      	ldrb	r3, [r3, #4]
 8003ea2:	b21b      	sxth	r3, r3
 8003ea4:	021b      	lsls	r3, r3, #8
 8003ea6:	b21a      	sxth	r2, r3
 8003ea8:	4b39      	ldr	r3, [pc, #228]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003eaa:	78db      	ldrb	r3, [r3, #3]
 8003eac:	b21b      	sxth	r3, r3
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	b21a      	sxth	r2, r3
 8003eb2:	4b3b      	ldr	r3, [pc, #236]	@ (8003fa0 <CanRx_Loop+0x23c>)
 8003eb4:	801a      	strh	r2, [r3, #0]
				}
				/*陀螺仪数据*/
				if(FifoBuf_HOST[0] == 0x21)
 8003eb6:	4b36      	ldr	r3, [pc, #216]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	2b21      	cmp	r3, #33	@ 0x21
 8003ebc:	d114      	bne.n	8003ee8 <CanRx_Loop+0x184>
				{
					/*pitch是围绕X轴旋转，也叫做俯仰角*/
					pitch = (float)((FifoBuf_HOST[1] << 24) | (FifoBuf_HOST[2] << 16) | (FifoBuf_HOST[3] << 8) | FifoBuf_HOST[4]);
 8003ebe:	4b34      	ldr	r3, [pc, #208]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003ec0:	785b      	ldrb	r3, [r3, #1]
 8003ec2:	061a      	lsls	r2, r3, #24
 8003ec4:	4b32      	ldr	r3, [pc, #200]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003ec6:	789b      	ldrb	r3, [r3, #2]
 8003ec8:	041b      	lsls	r3, r3, #16
 8003eca:	431a      	orrs	r2, r3
 8003ecc:	4b30      	ldr	r3, [pc, #192]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003ece:	78db      	ldrb	r3, [r3, #3]
 8003ed0:	021b      	lsls	r3, r3, #8
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	4a2e      	ldr	r2, [pc, #184]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003ed6:	7912      	ldrb	r2, [r2, #4]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	ee07 3a90 	vmov	s15, r3
 8003ede:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ee2:	4b30      	ldr	r3, [pc, #192]	@ (8003fa4 <CanRx_Loop+0x240>)
 8003ee4:	edc3 7a00 	vstr	s15, [r3]
				}
				if(FifoBuf_HOST[0] == 0x22)
 8003ee8:	4b29      	ldr	r3, [pc, #164]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	2b22      	cmp	r3, #34	@ 0x22
 8003eee:	d114      	bne.n	8003f1a <CanRx_Loop+0x1b6>
				{
					/*yaw是围绕Y轴旋转，也叫偏航角*/
					yaw = (float)((FifoBuf_HOST[1] << 24) | (FifoBuf_HOST[2] << 16) | (FifoBuf_HOST[3] << 8) | FifoBuf_HOST[4]);
 8003ef0:	4b27      	ldr	r3, [pc, #156]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003ef2:	785b      	ldrb	r3, [r3, #1]
 8003ef4:	061a      	lsls	r2, r3, #24
 8003ef6:	4b26      	ldr	r3, [pc, #152]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003ef8:	789b      	ldrb	r3, [r3, #2]
 8003efa:	041b      	lsls	r3, r3, #16
 8003efc:	431a      	orrs	r2, r3
 8003efe:	4b24      	ldr	r3, [pc, #144]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003f00:	78db      	ldrb	r3, [r3, #3]
 8003f02:	021b      	lsls	r3, r3, #8
 8003f04:	4313      	orrs	r3, r2
 8003f06:	4a22      	ldr	r2, [pc, #136]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003f08:	7912      	ldrb	r2, [r2, #4]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	ee07 3a90 	vmov	s15, r3
 8003f10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f14:	4b24      	ldr	r3, [pc, #144]	@ (8003fa8 <CanRx_Loop+0x244>)
 8003f16:	edc3 7a00 	vstr	s15, [r3]
				}
				if(FifoBuf_HOST[0] == 0x23)
 8003f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	2b23      	cmp	r3, #35	@ 0x23
 8003f20:	d11d      	bne.n	8003f5e <CanRx_Loop+0x1fa>
				{
					/*roll是围绕Z轴旋转，也叫翻滚角*/
					roll = (float)((FifoBuf_HOST[1] << 24) | (FifoBuf_HOST[2] << 16) | (FifoBuf_HOST[3] << 8) | FifoBuf_HOST[4]);
 8003f22:	4b1b      	ldr	r3, [pc, #108]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003f24:	785b      	ldrb	r3, [r3, #1]
 8003f26:	061a      	lsls	r2, r3, #24
 8003f28:	4b19      	ldr	r3, [pc, #100]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003f2a:	789b      	ldrb	r3, [r3, #2]
 8003f2c:	041b      	lsls	r3, r3, #16
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	4b17      	ldr	r3, [pc, #92]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003f32:	78db      	ldrb	r3, [r3, #3]
 8003f34:	021b      	lsls	r3, r3, #8
 8003f36:	4313      	orrs	r3, r2
 8003f38:	4a15      	ldr	r2, [pc, #84]	@ (8003f90 <CanRx_Loop+0x22c>)
 8003f3a:	7912      	ldrb	r2, [r2, #4]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	ee07 3a90 	vmov	s15, r3
 8003f42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f46:	4b19      	ldr	r3, [pc, #100]	@ (8003fac <CanRx_Loop+0x248>)
 8003f48:	edc3 7a00 	vstr	s15, [r3]
				}

				break;
 8003f4c:	e007      	b.n	8003f5e <CanRx_Loop+0x1fa>

			case 6:			/*Anything*/
				memcpy(FifoBuf_Anything, RxData, RxMsgArray.DLC);
 8003f4e:	4b06      	ldr	r3, [pc, #24]	@ (8003f68 <CanRx_Loop+0x204>)
 8003f50:	691b      	ldr	r3, [r3, #16]
 8003f52:	461a      	mov	r2, r3
 8003f54:	4905      	ldr	r1, [pc, #20]	@ (8003f6c <CanRx_Loop+0x208>)
 8003f56:	4816      	ldr	r0, [pc, #88]	@ (8003fb0 <CanRx_Loop+0x24c>)
 8003f58:	f000 f876 	bl	8004048 <memcpy>
				break;
 8003f5c:	e000      	b.n	8003f60 <CanRx_Loop+0x1fc>
				break;
 8003f5e:	bf00      	nop
		}

	}
}
 8003f60:	bf00      	nop
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	2000004e 	.word	0x2000004e
 8003f68:	20000028 	.word	0x20000028
 8003f6c:	20000044 	.word	0x20000044
 8003f70:	200004d4 	.word	0x200004d4
 8003f74:	200004e0 	.word	0x200004e0
 8003f78:	200004ec 	.word	0x200004ec
 8003f7c:	200004f8 	.word	0x200004f8
 8003f80:	20000526 	.word	0x20000526
 8003f84:	20000527 	.word	0x20000527
 8003f88:	20000504 	.word	0x20000504
 8003f8c:	20000528 	.word	0x20000528
 8003f90:	20000510 	.word	0x20000510
 8003f94:	2000052a 	.word	0x2000052a
 8003f98:	2000052c 	.word	0x2000052c
 8003f9c:	2000052e 	.word	0x2000052e
 8003fa0:	20000530 	.word	0x20000530
 8003fa4:	20000534 	.word	0x20000534
 8003fa8:	20000538 	.word	0x20000538
 8003fac:	2000053c 	.word	0x2000053c
 8003fb0:	2000051c 	.word	0x2000051c

08003fb4 <CanP_Cmd_Init>:
函数功能：CAN发送结构体初始化 - 将结构体有效长度l值0
入口参数：无
返回  值：无
**************************************************************************/
void CanP_Cmd_Init(void)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
	for(uint8_t i = 0;i < CANP_CMD_ID_SIZE;i++)
 8003fba:	2300      	movs	r3, #0
 8003fbc:	71fb      	strb	r3, [r7, #7]
 8003fbe:	e00b      	b.n	8003fd8 <CanP_Cmd_Init+0x24>
		CanP_Cmd_SBuf[i].l = 0;
 8003fc0:	79fa      	ldrb	r2, [r7, #7]
 8003fc2:	490a      	ldr	r1, [pc, #40]	@ (8003fec <CanP_Cmd_Init+0x38>)
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	4413      	add	r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	440b      	add	r3, r1
 8003fce:	2200      	movs	r2, #0
 8003fd0:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0;i < CANP_CMD_ID_SIZE;i++)
 8003fd2:	79fb      	ldrb	r3, [r7, #7]
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	71fb      	strb	r3, [r7, #7]
 8003fd8:	79fb      	ldrb	r3, [r7, #7]
 8003fda:	2b06      	cmp	r3, #6
 8003fdc:	d9f0      	bls.n	8003fc0 <CanP_Cmd_Init+0xc>
}
 8003fde:	bf00      	nop
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr
 8003fec:	20000540 	.word	0x20000540

08003ff0 <memset>:
 8003ff0:	4402      	add	r2, r0
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d100      	bne.n	8003ffa <memset+0xa>
 8003ff8:	4770      	bx	lr
 8003ffa:	f803 1b01 	strb.w	r1, [r3], #1
 8003ffe:	e7f9      	b.n	8003ff4 <memset+0x4>

08004000 <__libc_init_array>:
 8004000:	b570      	push	{r4, r5, r6, lr}
 8004002:	4d0d      	ldr	r5, [pc, #52]	@ (8004038 <__libc_init_array+0x38>)
 8004004:	4c0d      	ldr	r4, [pc, #52]	@ (800403c <__libc_init_array+0x3c>)
 8004006:	1b64      	subs	r4, r4, r5
 8004008:	10a4      	asrs	r4, r4, #2
 800400a:	2600      	movs	r6, #0
 800400c:	42a6      	cmp	r6, r4
 800400e:	d109      	bne.n	8004024 <__libc_init_array+0x24>
 8004010:	4d0b      	ldr	r5, [pc, #44]	@ (8004040 <__libc_init_array+0x40>)
 8004012:	4c0c      	ldr	r4, [pc, #48]	@ (8004044 <__libc_init_array+0x44>)
 8004014:	f000 f826 	bl	8004064 <_init>
 8004018:	1b64      	subs	r4, r4, r5
 800401a:	10a4      	asrs	r4, r4, #2
 800401c:	2600      	movs	r6, #0
 800401e:	42a6      	cmp	r6, r4
 8004020:	d105      	bne.n	800402e <__libc_init_array+0x2e>
 8004022:	bd70      	pop	{r4, r5, r6, pc}
 8004024:	f855 3b04 	ldr.w	r3, [r5], #4
 8004028:	4798      	blx	r3
 800402a:	3601      	adds	r6, #1
 800402c:	e7ee      	b.n	800400c <__libc_init_array+0xc>
 800402e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004032:	4798      	blx	r3
 8004034:	3601      	adds	r6, #1
 8004036:	e7f2      	b.n	800401e <__libc_init_array+0x1e>
 8004038:	08004a58 	.word	0x08004a58
 800403c:	08004a58 	.word	0x08004a58
 8004040:	08004a58 	.word	0x08004a58
 8004044:	08004a5c 	.word	0x08004a5c

08004048 <memcpy>:
 8004048:	440a      	add	r2, r1
 800404a:	4291      	cmp	r1, r2
 800404c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004050:	d100      	bne.n	8004054 <memcpy+0xc>
 8004052:	4770      	bx	lr
 8004054:	b510      	push	{r4, lr}
 8004056:	f811 4b01 	ldrb.w	r4, [r1], #1
 800405a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800405e:	4291      	cmp	r1, r2
 8004060:	d1f9      	bne.n	8004056 <memcpy+0xe>
 8004062:	bd10      	pop	{r4, pc}

08004064 <_init>:
 8004064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004066:	bf00      	nop
 8004068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800406a:	bc08      	pop	{r3}
 800406c:	469e      	mov	lr, r3
 800406e:	4770      	bx	lr

08004070 <_fini>:
 8004070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004072:	bf00      	nop
 8004074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004076:	bc08      	pop	{r3}
 8004078:	469e      	mov	lr, r3
 800407a:	4770      	bx	lr
