Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec 30 12:47:52 2025
| Host         : LAPTOP-DSFFK1DP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-9    Warning   Small multiplier                4           
TIMING-18  Warning   Missing input or output delay   19          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dac/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dac/current_bit_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.685        0.000                      0                  274        0.166        0.000                      0                  274        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             3.685        0.000                      0                  274        0.166        0.000                      0                  274        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.262ns (21.928%)  route 4.493ns (78.072%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.564     5.085    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart_rx_inst/baud_cnt_reg[15]/Q
                         net (fo=2, routed)           0.736     6.339    uart_rx_inst/baud_cnt_reg_n_0_[15]
    SLICE_X43Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.405     6.868    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.432     7.424    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.710     8.259    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.383 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.434     8.817    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.941 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.840     9.781    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124     9.905 r  uart_rx_inst/baud_cnt[15]_i_1/O
                         net (fo=10, routed)          0.936    10.840    uart_rx_inst/baud_cnt0_in[0]
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445    14.786    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[13]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X42Y10         FDRE (Setup_fdre_C_R)       -0.524    14.526    uart_rx_inst/baud_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.262ns (21.928%)  route 4.493ns (78.072%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.564     5.085    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart_rx_inst/baud_cnt_reg[15]/Q
                         net (fo=2, routed)           0.736     6.339    uart_rx_inst/baud_cnt_reg_n_0_[15]
    SLICE_X43Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.405     6.868    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.432     7.424    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.710     8.259    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.383 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.434     8.817    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.941 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.840     9.781    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124     9.905 r  uart_rx_inst/baud_cnt[15]_i_1/O
                         net (fo=10, routed)          0.936    10.840    uart_rx_inst/baud_cnt0_in[0]
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445    14.786    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[14]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X42Y10         FDRE (Setup_fdre_C_R)       -0.524    14.526    uart_rx_inst/baud_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.262ns (21.928%)  route 4.493ns (78.072%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.564     5.085    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart_rx_inst/baud_cnt_reg[15]/Q
                         net (fo=2, routed)           0.736     6.339    uart_rx_inst/baud_cnt_reg_n_0_[15]
    SLICE_X43Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.405     6.868    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.432     7.424    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.710     8.259    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.383 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.434     8.817    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.941 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.840     9.781    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124     9.905 r  uart_rx_inst/baud_cnt[15]_i_1/O
                         net (fo=10, routed)          0.936    10.840    uart_rx_inst/baud_cnt0_in[0]
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445    14.786    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[15]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X42Y10         FDRE (Setup_fdre_C_R)       -0.524    14.526    uart_rx_inst/baud_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 1.262ns (22.482%)  route 4.351ns (77.518%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.564     5.085    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart_rx_inst/baud_cnt_reg[15]/Q
                         net (fo=2, routed)           0.736     6.339    uart_rx_inst/baud_cnt_reg_n_0_[15]
    SLICE_X43Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.405     6.868    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.432     7.424    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.710     8.259    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.383 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.434     8.817    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.941 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.840     9.781    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124     9.905 r  uart_rx_inst/baud_cnt[15]_i_1/O
                         net (fo=10, routed)          0.794    10.699    uart_rx_inst/baud_cnt0_in[0]
    SLICE_X42Y9          FDRE                                         r  uart_rx_inst/baud_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445    14.786    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  uart_rx_inst/baud_cnt_reg[11]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X42Y9          FDRE (Setup_fdre_C_R)       -0.524    14.501    uart_rx_inst/baud_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 1.262ns (22.482%)  route 4.351ns (77.518%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.564     5.085    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart_rx_inst/baud_cnt_reg[15]/Q
                         net (fo=2, routed)           0.736     6.339    uart_rx_inst/baud_cnt_reg_n_0_[15]
    SLICE_X43Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.405     6.868    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.432     7.424    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.710     8.259    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.383 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.434     8.817    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.941 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.840     9.781    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124     9.905 r  uart_rx_inst/baud_cnt[15]_i_1/O
                         net (fo=10, routed)          0.794    10.699    uart_rx_inst/baud_cnt0_in[0]
    SLICE_X42Y9          FDRE                                         r  uart_rx_inst/baud_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445    14.786    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  uart_rx_inst/baud_cnt_reg[12]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X42Y9          FDRE (Setup_fdre_C_R)       -0.524    14.501    uart_rx_inst/baud_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 1.262ns (22.563%)  route 4.331ns (77.437%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.564     5.085    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart_rx_inst/baud_cnt_reg[15]/Q
                         net (fo=2, routed)           0.736     6.339    uart_rx_inst/baud_cnt_reg_n_0_[15]
    SLICE_X43Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.405     6.868    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.432     7.424    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.710     8.259    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.383 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.434     8.817    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.941 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.840     9.781    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124     9.905 r  uart_rx_inst/baud_cnt[15]_i_1/O
                         net (fo=10, routed)          0.774    10.678    uart_rx_inst/baud_cnt0_in[0]
    SLICE_X42Y8          FDRE                                         r  uart_rx_inst/baud_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.446    14.787    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  uart_rx_inst/baud_cnt_reg[7]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X42Y8          FDRE (Setup_fdre_C_R)       -0.524    14.502    uart_rx_inst/baud_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 1.262ns (22.563%)  route 4.331ns (77.437%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.564     5.085    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart_rx_inst/baud_cnt_reg[15]/Q
                         net (fo=2, routed)           0.736     6.339    uart_rx_inst/baud_cnt_reg_n_0_[15]
    SLICE_X43Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.405     6.868    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.432     7.424    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.710     8.259    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.383 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.434     8.817    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.941 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.840     9.781    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124     9.905 r  uart_rx_inst/baud_cnt[15]_i_1/O
                         net (fo=10, routed)          0.774    10.678    uart_rx_inst/baud_cnt0_in[0]
    SLICE_X42Y8          FDSE                                         r  uart_rx_inst/baud_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.446    14.787    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y8          FDSE                                         r  uart_rx_inst/baud_cnt_reg[8]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X42Y8          FDSE (Setup_fdse_C_S)       -0.524    14.502    uart_rx_inst/baud_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.262ns (23.074%)  route 4.207ns (76.926%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.564     5.085    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart_rx_inst/baud_cnt_reg[15]/Q
                         net (fo=2, routed)           0.736     6.339    uart_rx_inst/baud_cnt_reg_n_0_[15]
    SLICE_X43Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.405     6.868    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.432     7.424    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.710     8.259    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.383 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.434     8.817    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.941 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.840     9.781    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124     9.905 r  uart_rx_inst/baud_cnt[15]_i_1/O
                         net (fo=10, routed)          0.650    10.555    uart_rx_inst/baud_cnt0_in[0]
    SLICE_X42Y7          FDSE                                         r  uart_rx_inst/baud_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.446    14.787    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y7          FDSE                                         r  uart_rx_inst/baud_cnt_reg[2]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X42Y7          FDSE (Setup_fdse_C_S)       -0.524    14.502    uart_rx_inst/baud_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.262ns (23.074%)  route 4.207ns (76.926%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.564     5.085    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart_rx_inst/baud_cnt_reg[15]/Q
                         net (fo=2, routed)           0.736     6.339    uart_rx_inst/baud_cnt_reg_n_0_[15]
    SLICE_X43Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.405     6.868    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.432     7.424    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.710     8.259    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.383 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.434     8.817    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.941 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.840     9.781    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124     9.905 r  uart_rx_inst/baud_cnt[15]_i_1/O
                         net (fo=10, routed)          0.650    10.555    uart_rx_inst/baud_cnt0_in[0]
    SLICE_X42Y7          FDRE                                         r  uart_rx_inst/baud_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.446    14.787    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y7          FDRE                                         r  uart_rx_inst/baud_cnt_reg[3]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X42Y7          FDRE (Setup_fdre_C_R)       -0.524    14.502    uart_rx_inst/baud_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.262ns (23.074%)  route 4.207ns (76.926%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.564     5.085    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X42Y10         FDRE                                         r  uart_rx_inst/baud_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart_rx_inst/baud_cnt_reg[15]/Q
                         net (fo=2, routed)           0.736     6.339    uart_rx_inst/baud_cnt_reg_n_0_[15]
    SLICE_X43Y9          LUT4 (Prop_lut4_I0_O)        0.124     6.463 f  uart_rx_inst/baud_cnt[15]_i_6/O
                         net (fo=1, routed)           0.405     6.868    uart_rx_inst/baud_cnt[15]_i_6_n_0
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.124     6.992 f  uart_rx_inst/baud_cnt[15]_i_5/O
                         net (fo=1, routed)           0.432     7.424    uart_rx_inst/baud_cnt[15]_i_5_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  uart_rx_inst/baud_cnt[15]_i_3/O
                         net (fo=3, routed)           0.710     8.259    uart_rx_inst/baud_cnt[15]_i_3_n_0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124     8.383 f  uart_rx_inst/rx_buffer[4]_i_2/O
                         net (fo=6, routed)           0.434     8.817    uart_rx_inst/rx_buffer[4]_i_2_n_0
    SLICE_X53Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.941 r  uart_rx_inst/bit_idx[3]_i_1/O
                         net (fo=19, routed)          0.840     9.781    uart_rx_inst/bit_idx[3]_i_1_n_0
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124     9.905 r  uart_rx_inst/baud_cnt[15]_i_1/O
                         net (fo=10, routed)          0.650    10.555    uart_rx_inst/baud_cnt0_in[0]
    SLICE_X43Y7          FDRE                                         r  uart_rx_inst/baud_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.446    14.787    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X43Y7          FDRE                                         r  uart_rx_inst/baud_cnt_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X43Y7          FDRE (Setup_fdre_C_R)       -0.429    14.597    uart_rx_inst/baud_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.271%)  route 0.113ns (40.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.568     1.451    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X56Y3          FDRE                                         r  uart_rx_inst/data_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  uart_rx_inst/data_buffer_reg[2]/Q
                         net (fo=1, routed)           0.113     1.728    uart_rx_inst/data_buffer_reg_n_0_[2]
    SLICE_X54Y3          FDRE                                         r  uart_rx_inst/o_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.837     1.964    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X54Y3          FDRE                                         r  uart_rx_inst/o_data_reg[2]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X54Y3          FDRE (Hold_fdre_C_D)         0.076     1.562    uart_rx_inst/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dac/scale_stage_reg__20/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/output_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.664     1.548    dac/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  dac/scale_stage_reg__20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  dac/scale_stage_reg__20/Q
                         net (fo=1, routed)           0.116     1.804    dac/scale_stage_reg[4]
    SLICE_X5Y121         FDRE                                         r  dac/output_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.936     2.064    dac/clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  dac/output_data_reg[10]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.070     1.631    dac/output_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/data_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X51Y3          FDRE                                         r  uart_rx_inst/rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_rx_inst/rx_buffer_reg[7]/Q
                         net (fo=2, routed)           0.113     1.703    uart_rx_inst/rx_buffer[7]
    SLICE_X52Y3          FDRE                                         r  uart_rx_inst/data_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.837     1.964    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X52Y3          FDRE                                         r  uart_rx_inst/data_buffer_reg[7]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X52Y3          FDRE (Hold_fdre_C_D)         0.063     1.528    uart_rx_inst/data_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dac/scale_stage_reg__24/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/output_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.661     1.545    dac/clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  dac/scale_stage_reg__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  dac/scale_stage_reg__24/Q
                         net (fo=1, routed)           0.118     1.804    dac/scale_stage_reg[0]
    SLICE_X5Y124         FDRE                                         r  dac/output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.932     2.060    dac/clk_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  dac/output_data_reg[6]/C
                         clock pessimism             -0.502     1.558    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.070     1.628    dac/output_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.568     1.451    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X56Y3          FDRE                                         r  uart_rx_inst/data_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164     1.615 r  uart_rx_inst/data_buffer_reg[6]/Q
                         net (fo=1, routed)           0.117     1.732    uart_rx_inst/data_buffer_reg_n_0_[6]
    SLICE_X54Y3          FDRE                                         r  uart_rx_inst/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.837     1.964    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X54Y3          FDRE                                         r  uart_rx_inst/o_data_reg[6]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X54Y3          FDRE (Hold_fdre_C_D)         0.064     1.550    uart_rx_inst/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X52Y5          FDRE                                         r  uart_rx_inst/data_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uart_rx_inst/data_buffer_reg[3]/Q
                         net (fo=1, routed)           0.101     1.714    uart_rx_inst/data_buffer_reg_n_0_[3]
    SLICE_X51Y5          FDRE                                         r  uart_rx_inst/o_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.837     1.964    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X51Y5          FDRE                                         r  uart_rx_inst/o_data_reg[3]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X51Y5          FDRE (Hold_fdre_C_D)         0.066     1.531    uart_rx_inst/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dac/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/cs_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.572%)  route 0.132ns (41.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.665     1.549    dac/clk_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  dac/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  dac/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.132     1.821    dac/state[1]
    SLICE_X2Y122         LUT5 (Prop_lut5_I2_O)        0.045     1.866 r  dac/cs_reg_i_1/O
                         net (fo=1, routed)           0.000     1.866    dac/cs_reg_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  dac/cs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.937     2.065    dac/clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  dac/cs_reg_reg/C
                         clock pessimism             -0.503     1.562    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.121     1.683    dac/cs_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X52Y3          FDRE                                         r  uart_rx_inst/data_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uart_rx_inst/data_buffer_reg[1]/Q
                         net (fo=1, routed)           0.110     1.723    uart_rx_inst/data_buffer_reg_n_0_[1]
    SLICE_X53Y2          FDRE                                         r  uart_rx_inst/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.838     1.965    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X53Y2          FDRE                                         r  uart_rx_inst/o_data_reg[1]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X53Y2          FDRE (Hold_fdre_C_D)         0.070     1.536    uart_rx_inst/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X52Y3          FDRE                                         r  uart_rx_inst/data_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uart_rx_inst/data_buffer_reg[7]/Q
                         net (fo=1, routed)           0.112     1.725    uart_rx_inst/data_buffer_reg_n_0_[7]
    SLICE_X53Y4          FDRE                                         r  uart_rx_inst/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.837     1.964    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X53Y4          FDRE                                         r  uart_rx_inst/o_data_reg[7]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X53Y4          FDRE (Hold_fdre_C_D)         0.070     1.535    uart_rx_inst/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.879%)  route 0.153ns (52.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X53Y3          FDRE                                         r  uart_rx_inst/rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_rx_inst/rx_buffer_reg[0]/Q
                         net (fo=3, routed)           0.153     1.744    uart_rx_inst/rx_buffer[0]
    SLICE_X54Y3          FDRE                                         r  uart_rx_inst/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.837     1.964    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X54Y3          FDRE                                         r  uart_rx_inst/o_data_reg[8]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X54Y3          FDRE (Hold_fdre_C_D)         0.064     1.550    uart_rx_inst/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y2    received_voltage_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y4    received_voltage_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y5    received_voltage_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y4    received_voltage_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y5    received_voltage_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y3    received_voltage_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y2    received_voltage_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y2    received_voltage_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y2    received_voltage_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y2    received_voltage_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y2    received_voltage_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    received_voltage_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    received_voltage_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    received_voltage_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    received_voltage_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    received_voltage_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    received_voltage_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    received_voltage_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    received_voltage_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y2    received_voltage_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y2    received_voltage_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    received_voltage_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    received_voltage_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    received_voltage_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    received_voltage_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    received_voltage_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y4    received_voltage_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    received_voltage_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y5    received_voltage_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 received_voltage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        76.111ns  (logic 25.477ns (33.473%)  route 50.635ns (66.527%))
  Logic Levels:           75  (CARRY4=42 LUT2=6 LUT3=7 LUT4=6 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  received_voltage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  received_voltage_reg[2]/Q
                         net (fo=3, routed)           1.008     6.619    display_inst/Q[2]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  display_inst/seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     6.743    display_inst/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  display_inst/seg_OBUF[6]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.293    display_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.407    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.720 r  display_inst/seg_OBUF[5]_inst_i_89/O[3]
                         net (fo=85, routed)          2.051     9.771    display_inst/seg_OBUF[5]_inst_i_89_n_4
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.306    10.077 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          2.007    12.084    display_inst/p_1_in__0[9]
    SLICE_X58Y3          LUT6 (Prop_lut6_I3_O)        0.124    12.208 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.666    12.874    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.124    12.998 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.092    14.089    display_inst/p_1_in__0[5]
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.213 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          2.130    16.344    display_inst/p_1_in__0[4]
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.468 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          1.494    17.961    display_inst/p_1_in[2]
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.124    18.085 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.319    20.404    display_inst/p_1_in[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I2_O)        0.153    20.557 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           1.158    21.715    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    22.316 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    22.316    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.430 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    22.430    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.743 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           0.806    23.549    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.336    23.885 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           1.117    25.002    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X49Y8          LUT4 (Prop_lut4_I3_O)        0.327    25.329 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    25.329    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.730 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    25.730    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.844 r  display_inst/seg_OBUF[5]_inst_i_119/CO[3]
                         net (fo=1, routed)           0.000    25.844    display_inst/seg_OBUF[5]_inst_i_119_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.958 r  display_inst/seg_OBUF[5]_inst_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.958    display_inst/seg_OBUF[5]_inst_i_117_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.072 r  display_inst/seg_OBUF[6]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.072    display_inst/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.186 r  display_inst/seg_OBUF[7]_inst_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.186    display_inst/seg_OBUF[7]_inst_i_720_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.300 r  display_inst/seg_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000    26.300    display_inst/seg_OBUF[7]_inst_i_721_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.414 r  display_inst/seg_OBUF[5]_inst_i_414/CO[3]
                         net (fo=1, routed)           0.000    26.414    display_inst/seg_OBUF[5]_inst_i_414_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.636 r  display_inst/seg_OBUF[5]_inst_i_277/O[0]
                         net (fo=2, routed)           0.585    27.221    display_inst/seg_OBUF[5]_inst_i_277_n_7
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.325    27.546 r  display_inst/seg_OBUF[5]_inst_i_271/O
                         net (fo=2, routed)           1.048    28.594    display_inst/seg_OBUF[5]_inst_i_271_n_0
    SLICE_X51Y15         LUT4 (Prop_lut4_I3_O)        0.326    28.920 r  display_inst/seg_OBUF[5]_inst_i_275/O
                         net (fo=1, routed)           0.000    28.920    display_inst/seg_OBUF[5]_inst_i_275_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.470 r  display_inst/seg_OBUF[5]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    29.470    display_inst/seg_OBUF[5]_inst_i_133_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.804 r  display_inst/seg_OBUF[5]_inst_i_76/O[1]
                         net (fo=14, routed)          1.003    30.807    display_inst/seg_OBUF[5]_inst_i_76_n_6
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.303    31.110 r  display_inst/seg_OBUF[5]_inst_i_129/O
                         net (fo=1, routed)           0.000    31.110    display_inst/seg_OBUF[5]_inst_i_129_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.508 r  display_inst/seg_OBUF[5]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.508    display_inst/seg_OBUF[5]_inst_i_72_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.842 r  display_inst/seg_OBUF[5]_inst_i_40/O[1]
                         net (fo=138, routed)         0.918    32.760    display_inst/seg_OBUF[5]_inst_i_40_n_6
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.303    33.063 r  display_inst/seg_OBUF[5]_inst_i_73/O
                         net (fo=1, routed)           0.000    33.063    display_inst/seg_OBUF[5]_inst_i_73_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    33.555 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.958    36.513    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X45Y12         LUT4 (Prop_lut4_I1_O)        0.332    36.845 f  display_inst/seg_OBUF[7]_inst_i_344/O
                         net (fo=60, routed)          2.555    39.400    display_inst/seg80_in[7]
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.524 r  display_inst/seg_OBUF[7]_inst_i_382/O
                         net (fo=2, routed)           0.580    40.104    display_inst/seg_OBUF[7]_inst_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.630 r  display_inst/seg_OBUF[7]_inst_i_871/CO[3]
                         net (fo=1, routed)           0.000    40.630    display_inst/seg_OBUF[7]_inst_i_871_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.744 r  display_inst/seg_OBUF[7]_inst_i_740/CO[3]
                         net (fo=1, routed)           0.000    40.744    display_inst/seg_OBUF[7]_inst_i_740_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.858 r  display_inst/seg_OBUF[7]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    40.858    display_inst/seg_OBUF[7]_inst_i_591_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.972 r  display_inst/seg_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    40.972    display_inst/seg_OBUF[7]_inst_i_398_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.086 r  display_inst/seg_OBUF[7]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.086    display_inst/seg_OBUF[7]_inst_i_355_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.200 r  display_inst/seg_OBUF[7]_inst_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.200    display_inst/seg_OBUF[7]_inst_i_329_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.428 f  display_inst/seg_OBUF[7]_inst_i_332/CO[2]
                         net (fo=27, routed)          1.448    42.875    display_inst/seg_OBUF[7]_inst_i_332_n_1
    SLICE_X46Y26         LUT3 (Prop_lut3_I1_O)        0.342    43.217 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.061    44.279    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I0_O)        0.331    44.610 r  display_inst/seg_OBUF[7]_inst_i_496/O
                         net (fo=1, routed)           0.000    44.610    display_inst/seg_OBUF[7]_inst_i_496_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.253 r  display_inst/seg_OBUF[7]_inst_i_304/O[3]
                         net (fo=2, routed)           1.060    46.313    display_inst/seg_OBUF[7]_inst_i_304_n_4
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.333    46.646 r  display_inst/seg_OBUF[7]_inst_i_125/O
                         net (fo=2, routed)           1.060    47.706    display_inst/seg_OBUF[7]_inst_i_125_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I3_O)        0.355    48.061 r  display_inst/seg_OBUF[7]_inst_i_129/O
                         net (fo=1, routed)           0.000    48.061    display_inst/seg_OBUF[7]_inst_i_129_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.574 r  display_inst/seg_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    48.574    display_inst/seg_OBUF[7]_inst_i_61_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.897 r  display_inst/seg_OBUF[7]_inst_i_23/O[1]
                         net (fo=10, routed)          2.309    51.207    display_inst/seg_OBUF[7]_inst_i_23_n_6
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    51.513 r  display_inst/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.000    51.513    display_inst/seg_OBUF[7]_inst_i_59_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    51.760 r  display_inst/seg_OBUF[7]_inst_i_21/O[0]
                         net (fo=3, routed)           1.280    53.040    display_inst/seg_OBUF[7]_inst_i_21_n_7
    SLICE_X56Y22         LUT5 (Prop_lut5_I0_O)        0.325    53.365 r  display_inst/seg_OBUF[7]_inst_i_73/O
                         net (fo=1, routed)           0.647    54.012    display_inst/seg_OBUF[7]_inst_i_73_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    54.723 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.723    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.315    56.195    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.355    56.550 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.985    59.534    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.326    59.860 r  display_inst/seg_OBUF[7]_inst_i_668/O
                         net (fo=2, routed)           0.555    60.415    display_inst/seg_OBUF[7]_inst_i_668_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.800 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.009    60.809    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.143 r  display_inst/seg_OBUF[7]_inst_i_771/O[1]
                         net (fo=3, routed)           0.688    61.831    display_inst/seg_OBUF[7]_inst_i_771_n_6
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.303    62.134 r  display_inst/seg_OBUF[7]_inst_i_617/O
                         net (fo=1, routed)           0.754    62.888    display_inst/seg_OBUF[7]_inst_i_617_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    63.395 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.009    63.404    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.518    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.852 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.528    65.380    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.303    65.683 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.324    66.007    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    66.405 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.405    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.739 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.649    67.388    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.118 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.812    68.931    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X64Y17         LUT5 (Prop_lut5_I4_O)        0.306    69.237 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.237    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.613 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.613    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.832 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          0.947    70.779    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X62Y14         LUT4 (Prop_lut4_I3_O)        0.289    71.068 r  display_inst/seg_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.808    71.876    display_inst/seg_OBUF[5]_inst_i_28_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.326    72.202 r  display_inst/seg_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.814    73.016    display_inst/seg_OBUF[5]_inst_i_10_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.124    73.140 r  display_inst/seg_OBUF[5]_inst_i_4/O
                         net (fo=8, routed)           1.141    74.281    display_inst/sel0[2]
    SLICE_X64Y14         LUT6 (Prop_lut6_I2_O)        0.124    74.405 r  display_inst/seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.871    75.276    display_inst/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y15         LUT2 (Prop_lut2_I0_O)        0.148    75.424 r  display_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.066    77.490    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    81.205 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    81.205    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        75.867ns  (logic 25.274ns (33.313%)  route 50.594ns (66.687%))
  Logic Levels:           75  (CARRY4=42 LUT2=5 LUT3=8 LUT4=6 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  received_voltage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  received_voltage_reg[2]/Q
                         net (fo=3, routed)           1.008     6.619    display_inst/Q[2]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  display_inst/seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     6.743    display_inst/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  display_inst/seg_OBUF[6]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.293    display_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.407    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.720 r  display_inst/seg_OBUF[5]_inst_i_89/O[3]
                         net (fo=85, routed)          2.051     9.771    display_inst/seg_OBUF[5]_inst_i_89_n_4
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.306    10.077 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          2.007    12.084    display_inst/p_1_in__0[9]
    SLICE_X58Y3          LUT6 (Prop_lut6_I3_O)        0.124    12.208 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.666    12.874    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.124    12.998 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.092    14.089    display_inst/p_1_in__0[5]
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.213 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          2.130    16.344    display_inst/p_1_in__0[4]
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.468 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          1.494    17.961    display_inst/p_1_in[2]
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.124    18.085 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.319    20.404    display_inst/p_1_in[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I2_O)        0.153    20.557 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           1.158    21.715    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    22.316 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    22.316    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.430 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    22.430    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.743 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           0.806    23.549    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.336    23.885 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           1.117    25.002    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X49Y8          LUT4 (Prop_lut4_I3_O)        0.327    25.329 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    25.329    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.730 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    25.730    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.844 r  display_inst/seg_OBUF[5]_inst_i_119/CO[3]
                         net (fo=1, routed)           0.000    25.844    display_inst/seg_OBUF[5]_inst_i_119_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.958 r  display_inst/seg_OBUF[5]_inst_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.958    display_inst/seg_OBUF[5]_inst_i_117_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.072 r  display_inst/seg_OBUF[6]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.072    display_inst/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.186 r  display_inst/seg_OBUF[7]_inst_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.186    display_inst/seg_OBUF[7]_inst_i_720_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.300 r  display_inst/seg_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000    26.300    display_inst/seg_OBUF[7]_inst_i_721_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.414 r  display_inst/seg_OBUF[5]_inst_i_414/CO[3]
                         net (fo=1, routed)           0.000    26.414    display_inst/seg_OBUF[5]_inst_i_414_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.636 r  display_inst/seg_OBUF[5]_inst_i_277/O[0]
                         net (fo=2, routed)           0.585    27.221    display_inst/seg_OBUF[5]_inst_i_277_n_7
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.325    27.546 r  display_inst/seg_OBUF[5]_inst_i_271/O
                         net (fo=2, routed)           1.048    28.594    display_inst/seg_OBUF[5]_inst_i_271_n_0
    SLICE_X51Y15         LUT4 (Prop_lut4_I3_O)        0.326    28.920 r  display_inst/seg_OBUF[5]_inst_i_275/O
                         net (fo=1, routed)           0.000    28.920    display_inst/seg_OBUF[5]_inst_i_275_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.470 r  display_inst/seg_OBUF[5]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    29.470    display_inst/seg_OBUF[5]_inst_i_133_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.804 r  display_inst/seg_OBUF[5]_inst_i_76/O[1]
                         net (fo=14, routed)          1.003    30.807    display_inst/seg_OBUF[5]_inst_i_76_n_6
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.303    31.110 r  display_inst/seg_OBUF[5]_inst_i_129/O
                         net (fo=1, routed)           0.000    31.110    display_inst/seg_OBUF[5]_inst_i_129_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.508 r  display_inst/seg_OBUF[5]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.508    display_inst/seg_OBUF[5]_inst_i_72_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.842 r  display_inst/seg_OBUF[5]_inst_i_40/O[1]
                         net (fo=138, routed)         0.918    32.760    display_inst/seg_OBUF[5]_inst_i_40_n_6
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.303    33.063 r  display_inst/seg_OBUF[5]_inst_i_73/O
                         net (fo=1, routed)           0.000    33.063    display_inst/seg_OBUF[5]_inst_i_73_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    33.555 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.958    36.513    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X45Y12         LUT4 (Prop_lut4_I1_O)        0.332    36.845 f  display_inst/seg_OBUF[7]_inst_i_344/O
                         net (fo=60, routed)          2.555    39.400    display_inst/seg80_in[7]
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.524 r  display_inst/seg_OBUF[7]_inst_i_382/O
                         net (fo=2, routed)           0.580    40.104    display_inst/seg_OBUF[7]_inst_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.630 r  display_inst/seg_OBUF[7]_inst_i_871/CO[3]
                         net (fo=1, routed)           0.000    40.630    display_inst/seg_OBUF[7]_inst_i_871_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.744 r  display_inst/seg_OBUF[7]_inst_i_740/CO[3]
                         net (fo=1, routed)           0.000    40.744    display_inst/seg_OBUF[7]_inst_i_740_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.858 r  display_inst/seg_OBUF[7]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    40.858    display_inst/seg_OBUF[7]_inst_i_591_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.972 r  display_inst/seg_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    40.972    display_inst/seg_OBUF[7]_inst_i_398_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.086 r  display_inst/seg_OBUF[7]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.086    display_inst/seg_OBUF[7]_inst_i_355_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.200 r  display_inst/seg_OBUF[7]_inst_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.200    display_inst/seg_OBUF[7]_inst_i_329_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.428 f  display_inst/seg_OBUF[7]_inst_i_332/CO[2]
                         net (fo=27, routed)          1.448    42.875    display_inst/seg_OBUF[7]_inst_i_332_n_1
    SLICE_X46Y26         LUT3 (Prop_lut3_I1_O)        0.342    43.217 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.061    44.279    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I0_O)        0.331    44.610 r  display_inst/seg_OBUF[7]_inst_i_496/O
                         net (fo=1, routed)           0.000    44.610    display_inst/seg_OBUF[7]_inst_i_496_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.253 r  display_inst/seg_OBUF[7]_inst_i_304/O[3]
                         net (fo=2, routed)           1.060    46.313    display_inst/seg_OBUF[7]_inst_i_304_n_4
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.333    46.646 r  display_inst/seg_OBUF[7]_inst_i_125/O
                         net (fo=2, routed)           1.060    47.706    display_inst/seg_OBUF[7]_inst_i_125_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I3_O)        0.355    48.061 r  display_inst/seg_OBUF[7]_inst_i_129/O
                         net (fo=1, routed)           0.000    48.061    display_inst/seg_OBUF[7]_inst_i_129_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.574 r  display_inst/seg_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    48.574    display_inst/seg_OBUF[7]_inst_i_61_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.897 r  display_inst/seg_OBUF[7]_inst_i_23/O[1]
                         net (fo=10, routed)          2.309    51.207    display_inst/seg_OBUF[7]_inst_i_23_n_6
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    51.513 r  display_inst/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.000    51.513    display_inst/seg_OBUF[7]_inst_i_59_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    51.760 r  display_inst/seg_OBUF[7]_inst_i_21/O[0]
                         net (fo=3, routed)           1.280    53.040    display_inst/seg_OBUF[7]_inst_i_21_n_7
    SLICE_X56Y22         LUT5 (Prop_lut5_I0_O)        0.325    53.365 r  display_inst/seg_OBUF[7]_inst_i_73/O
                         net (fo=1, routed)           0.647    54.012    display_inst/seg_OBUF[7]_inst_i_73_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    54.723 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.723    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.315    56.195    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.355    56.550 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.985    59.534    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.326    59.860 r  display_inst/seg_OBUF[7]_inst_i_668/O
                         net (fo=2, routed)           0.555    60.415    display_inst/seg_OBUF[7]_inst_i_668_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.800 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.009    60.809    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.143 r  display_inst/seg_OBUF[7]_inst_i_771/O[1]
                         net (fo=3, routed)           0.688    61.831    display_inst/seg_OBUF[7]_inst_i_771_n_6
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.303    62.134 r  display_inst/seg_OBUF[7]_inst_i_617/O
                         net (fo=1, routed)           0.754    62.888    display_inst/seg_OBUF[7]_inst_i_617_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    63.395 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.009    63.404    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.518    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.852 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.528    65.380    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.303    65.683 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.324    66.007    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    66.405 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.405    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.739 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.649    67.388    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.118 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.812    68.931    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X64Y17         LUT5 (Prop_lut5_I4_O)        0.306    69.237 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.237    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.613 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.613    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.832 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          0.947    70.779    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X62Y14         LUT4 (Prop_lut4_I3_O)        0.289    71.068 r  display_inst/seg_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.808    71.876    display_inst/seg_OBUF[5]_inst_i_28_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.326    72.202 r  display_inst/seg_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.814    73.016    display_inst/seg_OBUF[5]_inst_i_10_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.124    73.140 r  display_inst/seg_OBUF[5]_inst_i_4/O
                         net (fo=8, routed)           1.128    74.268    display_inst/sel0[2]
    SLICE_X65Y14         LUT6 (Prop_lut6_I5_O)        0.124    74.392 r  display_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           1.047    75.440    display_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.124    75.564 r  display_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.861    77.425    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    80.960 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    80.960    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        75.643ns  (logic 25.269ns (33.406%)  route 50.374ns (66.594%))
  Logic Levels:           75  (CARRY4=42 LUT2=6 LUT3=7 LUT4=6 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  received_voltage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  received_voltage_reg[2]/Q
                         net (fo=3, routed)           1.008     6.619    display_inst/Q[2]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  display_inst/seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     6.743    display_inst/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  display_inst/seg_OBUF[6]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.293    display_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.407    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.720 r  display_inst/seg_OBUF[5]_inst_i_89/O[3]
                         net (fo=85, routed)          2.051     9.771    display_inst/seg_OBUF[5]_inst_i_89_n_4
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.306    10.077 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          2.007    12.084    display_inst/p_1_in__0[9]
    SLICE_X58Y3          LUT6 (Prop_lut6_I3_O)        0.124    12.208 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.666    12.874    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.124    12.998 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.092    14.089    display_inst/p_1_in__0[5]
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.213 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          2.130    16.344    display_inst/p_1_in__0[4]
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.468 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          1.494    17.961    display_inst/p_1_in[2]
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.124    18.085 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.319    20.404    display_inst/p_1_in[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I2_O)        0.153    20.557 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           1.158    21.715    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    22.316 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    22.316    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.430 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    22.430    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.743 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           0.806    23.549    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.336    23.885 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           1.117    25.002    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X49Y8          LUT4 (Prop_lut4_I3_O)        0.327    25.329 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    25.329    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.730 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    25.730    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.844 r  display_inst/seg_OBUF[5]_inst_i_119/CO[3]
                         net (fo=1, routed)           0.000    25.844    display_inst/seg_OBUF[5]_inst_i_119_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.958 r  display_inst/seg_OBUF[5]_inst_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.958    display_inst/seg_OBUF[5]_inst_i_117_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.072 r  display_inst/seg_OBUF[6]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.072    display_inst/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.186 r  display_inst/seg_OBUF[7]_inst_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.186    display_inst/seg_OBUF[7]_inst_i_720_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.300 r  display_inst/seg_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000    26.300    display_inst/seg_OBUF[7]_inst_i_721_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.414 r  display_inst/seg_OBUF[5]_inst_i_414/CO[3]
                         net (fo=1, routed)           0.000    26.414    display_inst/seg_OBUF[5]_inst_i_414_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.636 r  display_inst/seg_OBUF[5]_inst_i_277/O[0]
                         net (fo=2, routed)           0.585    27.221    display_inst/seg_OBUF[5]_inst_i_277_n_7
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.325    27.546 r  display_inst/seg_OBUF[5]_inst_i_271/O
                         net (fo=2, routed)           1.048    28.594    display_inst/seg_OBUF[5]_inst_i_271_n_0
    SLICE_X51Y15         LUT4 (Prop_lut4_I3_O)        0.326    28.920 r  display_inst/seg_OBUF[5]_inst_i_275/O
                         net (fo=1, routed)           0.000    28.920    display_inst/seg_OBUF[5]_inst_i_275_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.470 r  display_inst/seg_OBUF[5]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    29.470    display_inst/seg_OBUF[5]_inst_i_133_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.804 r  display_inst/seg_OBUF[5]_inst_i_76/O[1]
                         net (fo=14, routed)          1.003    30.807    display_inst/seg_OBUF[5]_inst_i_76_n_6
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.303    31.110 r  display_inst/seg_OBUF[5]_inst_i_129/O
                         net (fo=1, routed)           0.000    31.110    display_inst/seg_OBUF[5]_inst_i_129_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.508 r  display_inst/seg_OBUF[5]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.508    display_inst/seg_OBUF[5]_inst_i_72_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.842 r  display_inst/seg_OBUF[5]_inst_i_40/O[1]
                         net (fo=138, routed)         0.918    32.760    display_inst/seg_OBUF[5]_inst_i_40_n_6
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.303    33.063 r  display_inst/seg_OBUF[5]_inst_i_73/O
                         net (fo=1, routed)           0.000    33.063    display_inst/seg_OBUF[5]_inst_i_73_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    33.555 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.958    36.513    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X45Y12         LUT4 (Prop_lut4_I1_O)        0.332    36.845 f  display_inst/seg_OBUF[7]_inst_i_344/O
                         net (fo=60, routed)          2.555    39.400    display_inst/seg80_in[7]
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.524 r  display_inst/seg_OBUF[7]_inst_i_382/O
                         net (fo=2, routed)           0.580    40.104    display_inst/seg_OBUF[7]_inst_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.630 r  display_inst/seg_OBUF[7]_inst_i_871/CO[3]
                         net (fo=1, routed)           0.000    40.630    display_inst/seg_OBUF[7]_inst_i_871_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.744 r  display_inst/seg_OBUF[7]_inst_i_740/CO[3]
                         net (fo=1, routed)           0.000    40.744    display_inst/seg_OBUF[7]_inst_i_740_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.858 r  display_inst/seg_OBUF[7]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    40.858    display_inst/seg_OBUF[7]_inst_i_591_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.972 r  display_inst/seg_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    40.972    display_inst/seg_OBUF[7]_inst_i_398_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.086 r  display_inst/seg_OBUF[7]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.086    display_inst/seg_OBUF[7]_inst_i_355_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.200 r  display_inst/seg_OBUF[7]_inst_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.200    display_inst/seg_OBUF[7]_inst_i_329_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.428 f  display_inst/seg_OBUF[7]_inst_i_332/CO[2]
                         net (fo=27, routed)          1.448    42.875    display_inst/seg_OBUF[7]_inst_i_332_n_1
    SLICE_X46Y26         LUT3 (Prop_lut3_I1_O)        0.342    43.217 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.061    44.279    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I0_O)        0.331    44.610 r  display_inst/seg_OBUF[7]_inst_i_496/O
                         net (fo=1, routed)           0.000    44.610    display_inst/seg_OBUF[7]_inst_i_496_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.253 r  display_inst/seg_OBUF[7]_inst_i_304/O[3]
                         net (fo=2, routed)           1.060    46.313    display_inst/seg_OBUF[7]_inst_i_304_n_4
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.333    46.646 r  display_inst/seg_OBUF[7]_inst_i_125/O
                         net (fo=2, routed)           1.060    47.706    display_inst/seg_OBUF[7]_inst_i_125_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I3_O)        0.355    48.061 r  display_inst/seg_OBUF[7]_inst_i_129/O
                         net (fo=1, routed)           0.000    48.061    display_inst/seg_OBUF[7]_inst_i_129_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.574 r  display_inst/seg_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    48.574    display_inst/seg_OBUF[7]_inst_i_61_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.897 r  display_inst/seg_OBUF[7]_inst_i_23/O[1]
                         net (fo=10, routed)          2.309    51.207    display_inst/seg_OBUF[7]_inst_i_23_n_6
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    51.513 r  display_inst/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.000    51.513    display_inst/seg_OBUF[7]_inst_i_59_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    51.760 r  display_inst/seg_OBUF[7]_inst_i_21/O[0]
                         net (fo=3, routed)           1.280    53.040    display_inst/seg_OBUF[7]_inst_i_21_n_7
    SLICE_X56Y22         LUT5 (Prop_lut5_I0_O)        0.325    53.365 r  display_inst/seg_OBUF[7]_inst_i_73/O
                         net (fo=1, routed)           0.647    54.012    display_inst/seg_OBUF[7]_inst_i_73_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    54.723 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.723    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.315    56.195    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.355    56.550 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.985    59.534    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.326    59.860 r  display_inst/seg_OBUF[7]_inst_i_668/O
                         net (fo=2, routed)           0.555    60.415    display_inst/seg_OBUF[7]_inst_i_668_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.800 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.009    60.809    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.143 r  display_inst/seg_OBUF[7]_inst_i_771/O[1]
                         net (fo=3, routed)           0.688    61.831    display_inst/seg_OBUF[7]_inst_i_771_n_6
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.303    62.134 r  display_inst/seg_OBUF[7]_inst_i_617/O
                         net (fo=1, routed)           0.754    62.888    display_inst/seg_OBUF[7]_inst_i_617_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    63.395 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.009    63.404    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.518    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.852 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.528    65.380    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.303    65.683 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.324    66.007    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    66.405 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.405    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.739 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.649    67.388    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.118 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.812    68.931    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X64Y17         LUT5 (Prop_lut5_I4_O)        0.306    69.237 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.237    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.613 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.613    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.832 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          0.947    70.779    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X62Y14         LUT4 (Prop_lut4_I3_O)        0.289    71.068 r  display_inst/seg_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.808    71.876    display_inst/seg_OBUF[5]_inst_i_28_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.326    72.202 r  display_inst/seg_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.814    73.016    display_inst/seg_OBUF[5]_inst_i_10_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.124    73.140 r  display_inst/seg_OBUF[5]_inst_i_4/O
                         net (fo=8, routed)           1.095    74.235    display_inst/sel0[2]
    SLICE_X64Y15         LUT2 (Prop_lut2_I0_O)        0.124    74.359 r  display_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.900    75.259    display_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I2_O)        0.124    75.383 r  display_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.822    77.205    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    80.737 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    80.737    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        75.361ns  (logic 25.267ns (33.528%)  route 50.093ns (66.472%))
  Logic Levels:           75  (CARRY4=42 LUT2=5 LUT3=7 LUT4=6 LUT5=2 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  received_voltage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  received_voltage_reg[2]/Q
                         net (fo=3, routed)           1.008     6.619    display_inst/Q[2]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  display_inst/seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     6.743    display_inst/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  display_inst/seg_OBUF[6]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.293    display_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.407    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.720 r  display_inst/seg_OBUF[5]_inst_i_89/O[3]
                         net (fo=85, routed)          2.051     9.771    display_inst/seg_OBUF[5]_inst_i_89_n_4
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.306    10.077 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          2.007    12.084    display_inst/p_1_in__0[9]
    SLICE_X58Y3          LUT6 (Prop_lut6_I3_O)        0.124    12.208 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.666    12.874    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.124    12.998 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.092    14.089    display_inst/p_1_in__0[5]
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.213 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          2.130    16.344    display_inst/p_1_in__0[4]
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.468 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          1.494    17.961    display_inst/p_1_in[2]
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.124    18.085 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.319    20.404    display_inst/p_1_in[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I2_O)        0.153    20.557 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           1.158    21.715    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    22.316 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    22.316    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.430 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    22.430    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.743 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           0.806    23.549    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.336    23.885 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           1.117    25.002    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X49Y8          LUT4 (Prop_lut4_I3_O)        0.327    25.329 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    25.329    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.730 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    25.730    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.844 r  display_inst/seg_OBUF[5]_inst_i_119/CO[3]
                         net (fo=1, routed)           0.000    25.844    display_inst/seg_OBUF[5]_inst_i_119_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.958 r  display_inst/seg_OBUF[5]_inst_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.958    display_inst/seg_OBUF[5]_inst_i_117_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.072 r  display_inst/seg_OBUF[6]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.072    display_inst/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.186 r  display_inst/seg_OBUF[7]_inst_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.186    display_inst/seg_OBUF[7]_inst_i_720_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.300 r  display_inst/seg_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000    26.300    display_inst/seg_OBUF[7]_inst_i_721_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.414 r  display_inst/seg_OBUF[5]_inst_i_414/CO[3]
                         net (fo=1, routed)           0.000    26.414    display_inst/seg_OBUF[5]_inst_i_414_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.636 r  display_inst/seg_OBUF[5]_inst_i_277/O[0]
                         net (fo=2, routed)           0.585    27.221    display_inst/seg_OBUF[5]_inst_i_277_n_7
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.325    27.546 r  display_inst/seg_OBUF[5]_inst_i_271/O
                         net (fo=2, routed)           1.048    28.594    display_inst/seg_OBUF[5]_inst_i_271_n_0
    SLICE_X51Y15         LUT4 (Prop_lut4_I3_O)        0.326    28.920 r  display_inst/seg_OBUF[5]_inst_i_275/O
                         net (fo=1, routed)           0.000    28.920    display_inst/seg_OBUF[5]_inst_i_275_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.470 r  display_inst/seg_OBUF[5]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    29.470    display_inst/seg_OBUF[5]_inst_i_133_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.804 r  display_inst/seg_OBUF[5]_inst_i_76/O[1]
                         net (fo=14, routed)          1.003    30.807    display_inst/seg_OBUF[5]_inst_i_76_n_6
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.303    31.110 r  display_inst/seg_OBUF[5]_inst_i_129/O
                         net (fo=1, routed)           0.000    31.110    display_inst/seg_OBUF[5]_inst_i_129_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.508 r  display_inst/seg_OBUF[5]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.508    display_inst/seg_OBUF[5]_inst_i_72_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.842 r  display_inst/seg_OBUF[5]_inst_i_40/O[1]
                         net (fo=138, routed)         0.918    32.760    display_inst/seg_OBUF[5]_inst_i_40_n_6
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.303    33.063 r  display_inst/seg_OBUF[5]_inst_i_73/O
                         net (fo=1, routed)           0.000    33.063    display_inst/seg_OBUF[5]_inst_i_73_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    33.555 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.958    36.513    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X45Y12         LUT4 (Prop_lut4_I1_O)        0.332    36.845 f  display_inst/seg_OBUF[7]_inst_i_344/O
                         net (fo=60, routed)          2.555    39.400    display_inst/seg80_in[7]
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.524 r  display_inst/seg_OBUF[7]_inst_i_382/O
                         net (fo=2, routed)           0.580    40.104    display_inst/seg_OBUF[7]_inst_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.630 r  display_inst/seg_OBUF[7]_inst_i_871/CO[3]
                         net (fo=1, routed)           0.000    40.630    display_inst/seg_OBUF[7]_inst_i_871_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.744 r  display_inst/seg_OBUF[7]_inst_i_740/CO[3]
                         net (fo=1, routed)           0.000    40.744    display_inst/seg_OBUF[7]_inst_i_740_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.858 r  display_inst/seg_OBUF[7]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    40.858    display_inst/seg_OBUF[7]_inst_i_591_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.972 r  display_inst/seg_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    40.972    display_inst/seg_OBUF[7]_inst_i_398_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.086 r  display_inst/seg_OBUF[7]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.086    display_inst/seg_OBUF[7]_inst_i_355_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.200 r  display_inst/seg_OBUF[7]_inst_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.200    display_inst/seg_OBUF[7]_inst_i_329_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.428 f  display_inst/seg_OBUF[7]_inst_i_332/CO[2]
                         net (fo=27, routed)          1.448    42.875    display_inst/seg_OBUF[7]_inst_i_332_n_1
    SLICE_X46Y26         LUT3 (Prop_lut3_I1_O)        0.342    43.217 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.061    44.279    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I0_O)        0.331    44.610 r  display_inst/seg_OBUF[7]_inst_i_496/O
                         net (fo=1, routed)           0.000    44.610    display_inst/seg_OBUF[7]_inst_i_496_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.253 r  display_inst/seg_OBUF[7]_inst_i_304/O[3]
                         net (fo=2, routed)           1.060    46.313    display_inst/seg_OBUF[7]_inst_i_304_n_4
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.333    46.646 r  display_inst/seg_OBUF[7]_inst_i_125/O
                         net (fo=2, routed)           1.060    47.706    display_inst/seg_OBUF[7]_inst_i_125_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I3_O)        0.355    48.061 r  display_inst/seg_OBUF[7]_inst_i_129/O
                         net (fo=1, routed)           0.000    48.061    display_inst/seg_OBUF[7]_inst_i_129_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.574 r  display_inst/seg_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    48.574    display_inst/seg_OBUF[7]_inst_i_61_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.897 r  display_inst/seg_OBUF[7]_inst_i_23/O[1]
                         net (fo=10, routed)          2.309    51.207    display_inst/seg_OBUF[7]_inst_i_23_n_6
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    51.513 r  display_inst/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.000    51.513    display_inst/seg_OBUF[7]_inst_i_59_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    51.760 r  display_inst/seg_OBUF[7]_inst_i_21/O[0]
                         net (fo=3, routed)           1.280    53.040    display_inst/seg_OBUF[7]_inst_i_21_n_7
    SLICE_X56Y22         LUT5 (Prop_lut5_I0_O)        0.325    53.365 r  display_inst/seg_OBUF[7]_inst_i_73/O
                         net (fo=1, routed)           0.647    54.012    display_inst/seg_OBUF[7]_inst_i_73_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    54.723 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.723    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.315    56.195    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.355    56.550 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.985    59.534    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.326    59.860 r  display_inst/seg_OBUF[7]_inst_i_668/O
                         net (fo=2, routed)           0.555    60.415    display_inst/seg_OBUF[7]_inst_i_668_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.800 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.009    60.809    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.143 r  display_inst/seg_OBUF[7]_inst_i_771/O[1]
                         net (fo=3, routed)           0.688    61.831    display_inst/seg_OBUF[7]_inst_i_771_n_6
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.303    62.134 r  display_inst/seg_OBUF[7]_inst_i_617/O
                         net (fo=1, routed)           0.754    62.888    display_inst/seg_OBUF[7]_inst_i_617_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    63.395 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.009    63.404    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.518    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.852 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.528    65.380    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.303    65.683 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.324    66.007    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    66.405 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.405    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.739 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.649    67.388    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.118 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.812    68.931    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X64Y17         LUT5 (Prop_lut5_I4_O)        0.306    69.237 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.237    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.613 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.613    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.832 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          0.947    70.779    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X62Y14         LUT4 (Prop_lut4_I3_O)        0.289    71.068 r  display_inst/seg_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.808    71.876    display_inst/seg_OBUF[5]_inst_i_28_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.326    72.202 r  display_inst/seg_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.814    73.016    display_inst/seg_OBUF[5]_inst_i_10_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.124    73.140 r  display_inst/seg_OBUF[5]_inst_i_4/O
                         net (fo=8, routed)           0.668    73.807    display_inst/sel0[2]
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124    73.931 r  display_inst/seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.807    74.738    display_inst/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I4_O)        0.124    74.862 r  display_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.062    76.925    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    80.454 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    80.454    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.891ns  (logic 25.134ns (33.560%)  route 49.758ns (66.440%))
  Logic Levels:           74  (CARRY4=42 LUT2=5 LUT3=7 LUT4=6 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  received_voltage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  received_voltage_reg[2]/Q
                         net (fo=3, routed)           1.008     6.619    display_inst/Q[2]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  display_inst/seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     6.743    display_inst/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  display_inst/seg_OBUF[6]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.293    display_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.407    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.720 r  display_inst/seg_OBUF[5]_inst_i_89/O[3]
                         net (fo=85, routed)          2.051     9.771    display_inst/seg_OBUF[5]_inst_i_89_n_4
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.306    10.077 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          2.007    12.084    display_inst/p_1_in__0[9]
    SLICE_X58Y3          LUT6 (Prop_lut6_I3_O)        0.124    12.208 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.666    12.874    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.124    12.998 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.092    14.089    display_inst/p_1_in__0[5]
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.213 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          2.130    16.344    display_inst/p_1_in__0[4]
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.468 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          1.494    17.961    display_inst/p_1_in[2]
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.124    18.085 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.319    20.404    display_inst/p_1_in[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I2_O)        0.153    20.557 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           1.158    21.715    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    22.316 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    22.316    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.430 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    22.430    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.743 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           0.806    23.549    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.336    23.885 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           1.117    25.002    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X49Y8          LUT4 (Prop_lut4_I3_O)        0.327    25.329 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    25.329    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.730 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    25.730    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.844 r  display_inst/seg_OBUF[5]_inst_i_119/CO[3]
                         net (fo=1, routed)           0.000    25.844    display_inst/seg_OBUF[5]_inst_i_119_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.958 r  display_inst/seg_OBUF[5]_inst_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.958    display_inst/seg_OBUF[5]_inst_i_117_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.072 r  display_inst/seg_OBUF[6]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.072    display_inst/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.186 r  display_inst/seg_OBUF[7]_inst_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.186    display_inst/seg_OBUF[7]_inst_i_720_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.300 r  display_inst/seg_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000    26.300    display_inst/seg_OBUF[7]_inst_i_721_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.414 r  display_inst/seg_OBUF[5]_inst_i_414/CO[3]
                         net (fo=1, routed)           0.000    26.414    display_inst/seg_OBUF[5]_inst_i_414_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.636 r  display_inst/seg_OBUF[5]_inst_i_277/O[0]
                         net (fo=2, routed)           0.585    27.221    display_inst/seg_OBUF[5]_inst_i_277_n_7
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.325    27.546 r  display_inst/seg_OBUF[5]_inst_i_271/O
                         net (fo=2, routed)           1.048    28.594    display_inst/seg_OBUF[5]_inst_i_271_n_0
    SLICE_X51Y15         LUT4 (Prop_lut4_I3_O)        0.326    28.920 r  display_inst/seg_OBUF[5]_inst_i_275/O
                         net (fo=1, routed)           0.000    28.920    display_inst/seg_OBUF[5]_inst_i_275_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.470 r  display_inst/seg_OBUF[5]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    29.470    display_inst/seg_OBUF[5]_inst_i_133_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.804 r  display_inst/seg_OBUF[5]_inst_i_76/O[1]
                         net (fo=14, routed)          1.003    30.807    display_inst/seg_OBUF[5]_inst_i_76_n_6
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.303    31.110 r  display_inst/seg_OBUF[5]_inst_i_129/O
                         net (fo=1, routed)           0.000    31.110    display_inst/seg_OBUF[5]_inst_i_129_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.508 r  display_inst/seg_OBUF[5]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.508    display_inst/seg_OBUF[5]_inst_i_72_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.842 r  display_inst/seg_OBUF[5]_inst_i_40/O[1]
                         net (fo=138, routed)         0.918    32.760    display_inst/seg_OBUF[5]_inst_i_40_n_6
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.303    33.063 r  display_inst/seg_OBUF[5]_inst_i_73/O
                         net (fo=1, routed)           0.000    33.063    display_inst/seg_OBUF[5]_inst_i_73_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    33.555 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.958    36.513    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X45Y12         LUT4 (Prop_lut4_I1_O)        0.332    36.845 f  display_inst/seg_OBUF[7]_inst_i_344/O
                         net (fo=60, routed)          2.555    39.400    display_inst/seg80_in[7]
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.524 r  display_inst/seg_OBUF[7]_inst_i_382/O
                         net (fo=2, routed)           0.580    40.104    display_inst/seg_OBUF[7]_inst_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.630 r  display_inst/seg_OBUF[7]_inst_i_871/CO[3]
                         net (fo=1, routed)           0.000    40.630    display_inst/seg_OBUF[7]_inst_i_871_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.744 r  display_inst/seg_OBUF[7]_inst_i_740/CO[3]
                         net (fo=1, routed)           0.000    40.744    display_inst/seg_OBUF[7]_inst_i_740_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.858 r  display_inst/seg_OBUF[7]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    40.858    display_inst/seg_OBUF[7]_inst_i_591_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.972 r  display_inst/seg_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    40.972    display_inst/seg_OBUF[7]_inst_i_398_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.086 r  display_inst/seg_OBUF[7]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.086    display_inst/seg_OBUF[7]_inst_i_355_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.200 r  display_inst/seg_OBUF[7]_inst_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.200    display_inst/seg_OBUF[7]_inst_i_329_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.428 f  display_inst/seg_OBUF[7]_inst_i_332/CO[2]
                         net (fo=27, routed)          1.448    42.875    display_inst/seg_OBUF[7]_inst_i_332_n_1
    SLICE_X46Y26         LUT3 (Prop_lut3_I1_O)        0.342    43.217 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.061    44.279    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I0_O)        0.331    44.610 r  display_inst/seg_OBUF[7]_inst_i_496/O
                         net (fo=1, routed)           0.000    44.610    display_inst/seg_OBUF[7]_inst_i_496_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.253 r  display_inst/seg_OBUF[7]_inst_i_304/O[3]
                         net (fo=2, routed)           1.060    46.313    display_inst/seg_OBUF[7]_inst_i_304_n_4
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.333    46.646 r  display_inst/seg_OBUF[7]_inst_i_125/O
                         net (fo=2, routed)           1.060    47.706    display_inst/seg_OBUF[7]_inst_i_125_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I3_O)        0.355    48.061 r  display_inst/seg_OBUF[7]_inst_i_129/O
                         net (fo=1, routed)           0.000    48.061    display_inst/seg_OBUF[7]_inst_i_129_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.574 r  display_inst/seg_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    48.574    display_inst/seg_OBUF[7]_inst_i_61_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.897 r  display_inst/seg_OBUF[7]_inst_i_23/O[1]
                         net (fo=10, routed)          2.309    51.207    display_inst/seg_OBUF[7]_inst_i_23_n_6
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    51.513 r  display_inst/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.000    51.513    display_inst/seg_OBUF[7]_inst_i_59_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    51.760 r  display_inst/seg_OBUF[7]_inst_i_21/O[0]
                         net (fo=3, routed)           1.280    53.040    display_inst/seg_OBUF[7]_inst_i_21_n_7
    SLICE_X56Y22         LUT5 (Prop_lut5_I0_O)        0.325    53.365 r  display_inst/seg_OBUF[7]_inst_i_73/O
                         net (fo=1, routed)           0.647    54.012    display_inst/seg_OBUF[7]_inst_i_73_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    54.723 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.723    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.315    56.195    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.355    56.550 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.985    59.534    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.326    59.860 r  display_inst/seg_OBUF[7]_inst_i_668/O
                         net (fo=2, routed)           0.555    60.415    display_inst/seg_OBUF[7]_inst_i_668_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.800 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.009    60.809    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.143 r  display_inst/seg_OBUF[7]_inst_i_771/O[1]
                         net (fo=3, routed)           0.688    61.831    display_inst/seg_OBUF[7]_inst_i_771_n_6
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.303    62.134 r  display_inst/seg_OBUF[7]_inst_i_617/O
                         net (fo=1, routed)           0.754    62.888    display_inst/seg_OBUF[7]_inst_i_617_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    63.395 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.009    63.404    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.518    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.852 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.528    65.380    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.303    65.683 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.324    66.007    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    66.405 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.405    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.739 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.649    67.388    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.118 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.812    68.931    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X64Y17         LUT5 (Prop_lut5_I4_O)        0.306    69.237 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.237    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.613 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.613    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.832 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          0.947    70.779    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X62Y14         LUT4 (Prop_lut4_I3_O)        0.289    71.068 r  display_inst/seg_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.808    71.876    display_inst/seg_OBUF[5]_inst_i_28_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.326    72.202 r  display_inst/seg_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.814    73.016    display_inst/seg_OBUF[5]_inst_i_10_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.124    73.140 r  display_inst/seg_OBUF[5]_inst_i_4/O
                         net (fo=8, routed)           1.489    74.628    display_inst/sel0[2]
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.124    74.752 r  display_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.712    76.465    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    79.985 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    79.985    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.873ns  (logic 25.149ns (33.589%)  route 49.723ns (66.411%))
  Logic Levels:           74  (CARRY4=42 LUT2=5 LUT3=7 LUT4=6 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  received_voltage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  received_voltage_reg[2]/Q
                         net (fo=3, routed)           1.008     6.619    display_inst/Q[2]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  display_inst/seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     6.743    display_inst/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  display_inst/seg_OBUF[6]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.293    display_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.407    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.720 r  display_inst/seg_OBUF[5]_inst_i_89/O[3]
                         net (fo=85, routed)          2.051     9.771    display_inst/seg_OBUF[5]_inst_i_89_n_4
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.306    10.077 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          2.007    12.084    display_inst/p_1_in__0[9]
    SLICE_X58Y3          LUT6 (Prop_lut6_I3_O)        0.124    12.208 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.666    12.874    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.124    12.998 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.092    14.089    display_inst/p_1_in__0[5]
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.213 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          2.130    16.344    display_inst/p_1_in__0[4]
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.468 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          1.494    17.961    display_inst/p_1_in[2]
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.124    18.085 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.319    20.404    display_inst/p_1_in[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I2_O)        0.153    20.557 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           1.158    21.715    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    22.316 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    22.316    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.430 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    22.430    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.743 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           0.806    23.549    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.336    23.885 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           1.117    25.002    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X49Y8          LUT4 (Prop_lut4_I3_O)        0.327    25.329 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    25.329    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.730 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    25.730    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.844 r  display_inst/seg_OBUF[5]_inst_i_119/CO[3]
                         net (fo=1, routed)           0.000    25.844    display_inst/seg_OBUF[5]_inst_i_119_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.958 r  display_inst/seg_OBUF[5]_inst_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.958    display_inst/seg_OBUF[5]_inst_i_117_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.072 r  display_inst/seg_OBUF[6]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.072    display_inst/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.186 r  display_inst/seg_OBUF[7]_inst_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.186    display_inst/seg_OBUF[7]_inst_i_720_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.300 r  display_inst/seg_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000    26.300    display_inst/seg_OBUF[7]_inst_i_721_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.414 r  display_inst/seg_OBUF[5]_inst_i_414/CO[3]
                         net (fo=1, routed)           0.000    26.414    display_inst/seg_OBUF[5]_inst_i_414_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.636 r  display_inst/seg_OBUF[5]_inst_i_277/O[0]
                         net (fo=2, routed)           0.585    27.221    display_inst/seg_OBUF[5]_inst_i_277_n_7
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.325    27.546 r  display_inst/seg_OBUF[5]_inst_i_271/O
                         net (fo=2, routed)           1.048    28.594    display_inst/seg_OBUF[5]_inst_i_271_n_0
    SLICE_X51Y15         LUT4 (Prop_lut4_I3_O)        0.326    28.920 r  display_inst/seg_OBUF[5]_inst_i_275/O
                         net (fo=1, routed)           0.000    28.920    display_inst/seg_OBUF[5]_inst_i_275_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.470 r  display_inst/seg_OBUF[5]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    29.470    display_inst/seg_OBUF[5]_inst_i_133_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.804 r  display_inst/seg_OBUF[5]_inst_i_76/O[1]
                         net (fo=14, routed)          1.003    30.807    display_inst/seg_OBUF[5]_inst_i_76_n_6
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.303    31.110 r  display_inst/seg_OBUF[5]_inst_i_129/O
                         net (fo=1, routed)           0.000    31.110    display_inst/seg_OBUF[5]_inst_i_129_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.508 r  display_inst/seg_OBUF[5]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.508    display_inst/seg_OBUF[5]_inst_i_72_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.842 r  display_inst/seg_OBUF[5]_inst_i_40/O[1]
                         net (fo=138, routed)         0.918    32.760    display_inst/seg_OBUF[5]_inst_i_40_n_6
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.303    33.063 r  display_inst/seg_OBUF[5]_inst_i_73/O
                         net (fo=1, routed)           0.000    33.063    display_inst/seg_OBUF[5]_inst_i_73_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    33.555 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.958    36.513    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X45Y12         LUT4 (Prop_lut4_I1_O)        0.332    36.845 f  display_inst/seg_OBUF[7]_inst_i_344/O
                         net (fo=60, routed)          2.555    39.400    display_inst/seg80_in[7]
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.524 r  display_inst/seg_OBUF[7]_inst_i_382/O
                         net (fo=2, routed)           0.580    40.104    display_inst/seg_OBUF[7]_inst_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.630 r  display_inst/seg_OBUF[7]_inst_i_871/CO[3]
                         net (fo=1, routed)           0.000    40.630    display_inst/seg_OBUF[7]_inst_i_871_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.744 r  display_inst/seg_OBUF[7]_inst_i_740/CO[3]
                         net (fo=1, routed)           0.000    40.744    display_inst/seg_OBUF[7]_inst_i_740_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.858 r  display_inst/seg_OBUF[7]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    40.858    display_inst/seg_OBUF[7]_inst_i_591_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.972 r  display_inst/seg_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    40.972    display_inst/seg_OBUF[7]_inst_i_398_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.086 r  display_inst/seg_OBUF[7]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.086    display_inst/seg_OBUF[7]_inst_i_355_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.200 r  display_inst/seg_OBUF[7]_inst_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.200    display_inst/seg_OBUF[7]_inst_i_329_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.428 f  display_inst/seg_OBUF[7]_inst_i_332/CO[2]
                         net (fo=27, routed)          1.448    42.875    display_inst/seg_OBUF[7]_inst_i_332_n_1
    SLICE_X46Y26         LUT3 (Prop_lut3_I1_O)        0.342    43.217 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.061    44.279    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I0_O)        0.331    44.610 r  display_inst/seg_OBUF[7]_inst_i_496/O
                         net (fo=1, routed)           0.000    44.610    display_inst/seg_OBUF[7]_inst_i_496_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.253 r  display_inst/seg_OBUF[7]_inst_i_304/O[3]
                         net (fo=2, routed)           1.060    46.313    display_inst/seg_OBUF[7]_inst_i_304_n_4
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.333    46.646 r  display_inst/seg_OBUF[7]_inst_i_125/O
                         net (fo=2, routed)           1.060    47.706    display_inst/seg_OBUF[7]_inst_i_125_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I3_O)        0.355    48.061 r  display_inst/seg_OBUF[7]_inst_i_129/O
                         net (fo=1, routed)           0.000    48.061    display_inst/seg_OBUF[7]_inst_i_129_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.574 r  display_inst/seg_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    48.574    display_inst/seg_OBUF[7]_inst_i_61_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.897 r  display_inst/seg_OBUF[7]_inst_i_23/O[1]
                         net (fo=10, routed)          2.309    51.207    display_inst/seg_OBUF[7]_inst_i_23_n_6
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    51.513 r  display_inst/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.000    51.513    display_inst/seg_OBUF[7]_inst_i_59_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    51.760 r  display_inst/seg_OBUF[7]_inst_i_21/O[0]
                         net (fo=3, routed)           1.280    53.040    display_inst/seg_OBUF[7]_inst_i_21_n_7
    SLICE_X56Y22         LUT5 (Prop_lut5_I0_O)        0.325    53.365 r  display_inst/seg_OBUF[7]_inst_i_73/O
                         net (fo=1, routed)           0.647    54.012    display_inst/seg_OBUF[7]_inst_i_73_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    54.723 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.723    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.315    56.195    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.355    56.550 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.985    59.534    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.326    59.860 r  display_inst/seg_OBUF[7]_inst_i_668/O
                         net (fo=2, routed)           0.555    60.415    display_inst/seg_OBUF[7]_inst_i_668_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.800 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.009    60.809    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.143 r  display_inst/seg_OBUF[7]_inst_i_771/O[1]
                         net (fo=3, routed)           0.688    61.831    display_inst/seg_OBUF[7]_inst_i_771_n_6
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.303    62.134 r  display_inst/seg_OBUF[7]_inst_i_617/O
                         net (fo=1, routed)           0.754    62.888    display_inst/seg_OBUF[7]_inst_i_617_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    63.395 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.009    63.404    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.518    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.852 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.528    65.380    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.303    65.683 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.324    66.007    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    66.405 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.405    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.739 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.649    67.388    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.118 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.812    68.931    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X64Y17         LUT5 (Prop_lut5_I4_O)        0.306    69.237 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.237    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.613 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.613    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.832 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          0.947    70.779    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X62Y14         LUT4 (Prop_lut4_I3_O)        0.289    71.068 f  display_inst/seg_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.808    71.876    display_inst/seg_OBUF[5]_inst_i_28_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.326    72.202 f  display_inst/seg_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.814    73.016    display_inst/seg_OBUF[5]_inst_i_10_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.124    73.140 f  display_inst/seg_OBUF[5]_inst_i_4/O
                         net (fo=8, routed)           1.272    74.412    display_inst/sel0[2]
    SLICE_X62Y15         LUT6 (Prop_lut6_I5_O)        0.124    74.536 r  display_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.895    76.431    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    79.966 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    79.966    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.767ns  (logic 25.118ns (33.596%)  route 49.648ns (66.404%))
  Logic Levels:           74  (CARRY4=42 LUT2=5 LUT3=7 LUT4=6 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  received_voltage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  received_voltage_reg[2]/Q
                         net (fo=3, routed)           1.008     6.619    display_inst/Q[2]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  display_inst/seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     6.743    display_inst/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  display_inst/seg_OBUF[6]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.293    display_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.407    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.720 r  display_inst/seg_OBUF[5]_inst_i_89/O[3]
                         net (fo=85, routed)          2.051     9.771    display_inst/seg_OBUF[5]_inst_i_89_n_4
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.306    10.077 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          2.007    12.084    display_inst/p_1_in__0[9]
    SLICE_X58Y3          LUT6 (Prop_lut6_I3_O)        0.124    12.208 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.666    12.874    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.124    12.998 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.092    14.089    display_inst/p_1_in__0[5]
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.213 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          2.130    16.344    display_inst/p_1_in__0[4]
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.468 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          1.494    17.961    display_inst/p_1_in[2]
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.124    18.085 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.319    20.404    display_inst/p_1_in[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I2_O)        0.153    20.557 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           1.158    21.715    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    22.316 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    22.316    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.430 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    22.430    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.743 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           0.806    23.549    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.336    23.885 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           1.117    25.002    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X49Y8          LUT4 (Prop_lut4_I3_O)        0.327    25.329 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    25.329    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.730 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    25.730    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.844 r  display_inst/seg_OBUF[5]_inst_i_119/CO[3]
                         net (fo=1, routed)           0.000    25.844    display_inst/seg_OBUF[5]_inst_i_119_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.958 r  display_inst/seg_OBUF[5]_inst_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.958    display_inst/seg_OBUF[5]_inst_i_117_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.072 r  display_inst/seg_OBUF[6]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.072    display_inst/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.186 r  display_inst/seg_OBUF[7]_inst_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.186    display_inst/seg_OBUF[7]_inst_i_720_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.300 r  display_inst/seg_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000    26.300    display_inst/seg_OBUF[7]_inst_i_721_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.414 r  display_inst/seg_OBUF[5]_inst_i_414/CO[3]
                         net (fo=1, routed)           0.000    26.414    display_inst/seg_OBUF[5]_inst_i_414_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.636 r  display_inst/seg_OBUF[5]_inst_i_277/O[0]
                         net (fo=2, routed)           0.585    27.221    display_inst/seg_OBUF[5]_inst_i_277_n_7
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.325    27.546 r  display_inst/seg_OBUF[5]_inst_i_271/O
                         net (fo=2, routed)           1.048    28.594    display_inst/seg_OBUF[5]_inst_i_271_n_0
    SLICE_X51Y15         LUT4 (Prop_lut4_I3_O)        0.326    28.920 r  display_inst/seg_OBUF[5]_inst_i_275/O
                         net (fo=1, routed)           0.000    28.920    display_inst/seg_OBUF[5]_inst_i_275_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.470 r  display_inst/seg_OBUF[5]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    29.470    display_inst/seg_OBUF[5]_inst_i_133_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.804 r  display_inst/seg_OBUF[5]_inst_i_76/O[1]
                         net (fo=14, routed)          1.003    30.807    display_inst/seg_OBUF[5]_inst_i_76_n_6
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.303    31.110 r  display_inst/seg_OBUF[5]_inst_i_129/O
                         net (fo=1, routed)           0.000    31.110    display_inst/seg_OBUF[5]_inst_i_129_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.508 r  display_inst/seg_OBUF[5]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.508    display_inst/seg_OBUF[5]_inst_i_72_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.842 r  display_inst/seg_OBUF[5]_inst_i_40/O[1]
                         net (fo=138, routed)         0.918    32.760    display_inst/seg_OBUF[5]_inst_i_40_n_6
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.303    33.063 r  display_inst/seg_OBUF[5]_inst_i_73/O
                         net (fo=1, routed)           0.000    33.063    display_inst/seg_OBUF[5]_inst_i_73_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    33.555 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.958    36.513    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X45Y12         LUT4 (Prop_lut4_I1_O)        0.332    36.845 f  display_inst/seg_OBUF[7]_inst_i_344/O
                         net (fo=60, routed)          2.555    39.400    display_inst/seg80_in[7]
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.524 r  display_inst/seg_OBUF[7]_inst_i_382/O
                         net (fo=2, routed)           0.580    40.104    display_inst/seg_OBUF[7]_inst_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.630 r  display_inst/seg_OBUF[7]_inst_i_871/CO[3]
                         net (fo=1, routed)           0.000    40.630    display_inst/seg_OBUF[7]_inst_i_871_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.744 r  display_inst/seg_OBUF[7]_inst_i_740/CO[3]
                         net (fo=1, routed)           0.000    40.744    display_inst/seg_OBUF[7]_inst_i_740_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.858 r  display_inst/seg_OBUF[7]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    40.858    display_inst/seg_OBUF[7]_inst_i_591_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.972 r  display_inst/seg_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    40.972    display_inst/seg_OBUF[7]_inst_i_398_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.086 r  display_inst/seg_OBUF[7]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.086    display_inst/seg_OBUF[7]_inst_i_355_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.200 r  display_inst/seg_OBUF[7]_inst_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.200    display_inst/seg_OBUF[7]_inst_i_329_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.428 f  display_inst/seg_OBUF[7]_inst_i_332/CO[2]
                         net (fo=27, routed)          1.448    42.875    display_inst/seg_OBUF[7]_inst_i_332_n_1
    SLICE_X46Y26         LUT3 (Prop_lut3_I1_O)        0.342    43.217 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.061    44.279    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I0_O)        0.331    44.610 r  display_inst/seg_OBUF[7]_inst_i_496/O
                         net (fo=1, routed)           0.000    44.610    display_inst/seg_OBUF[7]_inst_i_496_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.253 r  display_inst/seg_OBUF[7]_inst_i_304/O[3]
                         net (fo=2, routed)           1.060    46.313    display_inst/seg_OBUF[7]_inst_i_304_n_4
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.333    46.646 r  display_inst/seg_OBUF[7]_inst_i_125/O
                         net (fo=2, routed)           1.060    47.706    display_inst/seg_OBUF[7]_inst_i_125_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I3_O)        0.355    48.061 r  display_inst/seg_OBUF[7]_inst_i_129/O
                         net (fo=1, routed)           0.000    48.061    display_inst/seg_OBUF[7]_inst_i_129_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.574 r  display_inst/seg_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    48.574    display_inst/seg_OBUF[7]_inst_i_61_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.897 r  display_inst/seg_OBUF[7]_inst_i_23/O[1]
                         net (fo=10, routed)          2.309    51.207    display_inst/seg_OBUF[7]_inst_i_23_n_6
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    51.513 r  display_inst/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.000    51.513    display_inst/seg_OBUF[7]_inst_i_59_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    51.760 r  display_inst/seg_OBUF[7]_inst_i_21/O[0]
                         net (fo=3, routed)           1.280    53.040    display_inst/seg_OBUF[7]_inst_i_21_n_7
    SLICE_X56Y22         LUT5 (Prop_lut5_I0_O)        0.325    53.365 r  display_inst/seg_OBUF[7]_inst_i_73/O
                         net (fo=1, routed)           0.647    54.012    display_inst/seg_OBUF[7]_inst_i_73_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    54.723 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.723    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.315    56.195    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.355    56.550 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.985    59.534    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.326    59.860 r  display_inst/seg_OBUF[7]_inst_i_668/O
                         net (fo=2, routed)           0.555    60.415    display_inst/seg_OBUF[7]_inst_i_668_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.800 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.009    60.809    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.143 r  display_inst/seg_OBUF[7]_inst_i_771/O[1]
                         net (fo=3, routed)           0.688    61.831    display_inst/seg_OBUF[7]_inst_i_771_n_6
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.303    62.134 r  display_inst/seg_OBUF[7]_inst_i_617/O
                         net (fo=1, routed)           0.754    62.888    display_inst/seg_OBUF[7]_inst_i_617_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    63.395 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.009    63.404    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.518    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.852 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.528    65.380    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.303    65.683 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.324    66.007    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    66.405 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.405    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.739 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.649    67.388    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.118 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.812    68.931    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X64Y17         LUT5 (Prop_lut5_I4_O)        0.306    69.237 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.237    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.613 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.613    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.832 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          0.947    70.779    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X62Y14         LUT4 (Prop_lut4_I3_O)        0.289    71.068 r  display_inst/seg_OBUF[5]_inst_i_28/O
                         net (fo=1, routed)           0.808    71.876    display_inst/seg_OBUF[5]_inst_i_28_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.326    72.202 r  display_inst/seg_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.814    73.016    display_inst/seg_OBUF[5]_inst_i_10_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I5_O)        0.124    73.140 r  display_inst/seg_OBUF[5]_inst_i_4/O
                         net (fo=8, routed)           1.285    74.425    display_inst/sel0[2]
    SLICE_X65Y15         LUT6 (Prop_lut6_I3_O)        0.124    74.549 r  display_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.807    76.355    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    79.860 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    79.860    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 received_voltage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        71.369ns  (logic 24.544ns (34.390%)  route 46.826ns (65.610%))
  Logic Levels:           71  (CARRY4=42 LUT2=5 LUT3=7 LUT4=5 LUT5=2 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.572     5.093    clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  received_voltage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  received_voltage_reg[2]/Q
                         net (fo=3, routed)           1.008     6.619    display_inst/Q[2]
    SLICE_X55Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  display_inst/seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     6.743    display_inst/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.293 r  display_inst/seg_OBUF[6]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.293    display_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  display_inst/seg_OBUF[5]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.407    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.720 r  display_inst/seg_OBUF[5]_inst_i_89/O[3]
                         net (fo=85, routed)          2.051     9.771    display_inst/seg_OBUF[5]_inst_i_89_n_4
    SLICE_X57Y11         LUT6 (Prop_lut6_I2_O)        0.306    10.077 r  display_inst/seg_OBUF[5]_inst_i_90/O
                         net (fo=50, routed)          2.007    12.084    display_inst/p_1_in__0[9]
    SLICE_X58Y3          LUT6 (Prop_lut6_I3_O)        0.124    12.208 r  display_inst/seg_OBUF[5]_inst_i_47/O
                         net (fo=3, routed)           0.666    12.874    display_inst/seg_OBUF[5]_inst_i_47_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I4_O)        0.124    12.998 r  display_inst/seg_OBUF[5]_inst_i_34/O
                         net (fo=76, routed)          1.092    14.089    display_inst/p_1_in__0[5]
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.124    14.213 r  display_inst/seg_OBUF[6]_inst_i_23/O
                         net (fo=69, routed)          2.130    16.344    display_inst/p_1_in__0[4]
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.468 r  display_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=72, routed)          1.494    17.961    display_inst/p_1_in[2]
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.124    18.085 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=71, routed)          2.319    20.404    display_inst/p_1_in[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I2_O)        0.153    20.557 r  display_inst/seg_OBUF[5]_inst_i_344/O
                         net (fo=6, routed)           1.158    21.715    display_inst/seg_OBUF[5]_inst_i_344_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    22.316 r  display_inst/seg_OBUF[5]_inst_i_767/CO[3]
                         net (fo=1, routed)           0.000    22.316    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.430 r  display_inst/seg_OBUF[5]_inst_i_657/CO[3]
                         net (fo=1, routed)           0.000    22.430    display_inst/seg_OBUF[5]_inst_i_657_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.743 r  display_inst/seg_OBUF[5]_inst_i_509/O[3]
                         net (fo=2, routed)           0.806    23.549    display_inst/seg_OBUF[5]_inst_i_509_n_4
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.336    23.885 r  display_inst/seg_OBUF[5]_inst_i_382/O
                         net (fo=2, routed)           1.117    25.002    display_inst/seg_OBUF[5]_inst_i_382_n_0
    SLICE_X49Y8          LUT4 (Prop_lut4_I3_O)        0.327    25.329 r  display_inst/seg_OBUF[5]_inst_i_386/O
                         net (fo=1, routed)           0.000    25.329    display_inst/seg_OBUF[5]_inst_i_386_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.730 r  display_inst/seg_OBUF[5]_inst_i_219/CO[3]
                         net (fo=1, routed)           0.000    25.730    display_inst/seg_OBUF[5]_inst_i_219_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.844 r  display_inst/seg_OBUF[5]_inst_i_119/CO[3]
                         net (fo=1, routed)           0.000    25.844    display_inst/seg_OBUF[5]_inst_i_119_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.958 r  display_inst/seg_OBUF[5]_inst_i_117/CO[3]
                         net (fo=1, routed)           0.000    25.958    display_inst/seg_OBUF[5]_inst_i_117_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.072 r  display_inst/seg_OBUF[6]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.072    display_inst/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.186 r  display_inst/seg_OBUF[7]_inst_i_720/CO[3]
                         net (fo=1, routed)           0.000    26.186    display_inst/seg_OBUF[7]_inst_i_720_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.300 r  display_inst/seg_OBUF[7]_inst_i_721/CO[3]
                         net (fo=1, routed)           0.000    26.300    display_inst/seg_OBUF[7]_inst_i_721_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.414 r  display_inst/seg_OBUF[5]_inst_i_414/CO[3]
                         net (fo=1, routed)           0.000    26.414    display_inst/seg_OBUF[5]_inst_i_414_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.636 r  display_inst/seg_OBUF[5]_inst_i_277/O[0]
                         net (fo=2, routed)           0.585    27.221    display_inst/seg_OBUF[5]_inst_i_277_n_7
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.325    27.546 r  display_inst/seg_OBUF[5]_inst_i_271/O
                         net (fo=2, routed)           1.048    28.594    display_inst/seg_OBUF[5]_inst_i_271_n_0
    SLICE_X51Y15         LUT4 (Prop_lut4_I3_O)        0.326    28.920 r  display_inst/seg_OBUF[5]_inst_i_275/O
                         net (fo=1, routed)           0.000    28.920    display_inst/seg_OBUF[5]_inst_i_275_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.470 r  display_inst/seg_OBUF[5]_inst_i_133/CO[3]
                         net (fo=1, routed)           0.000    29.470    display_inst/seg_OBUF[5]_inst_i_133_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.804 r  display_inst/seg_OBUF[5]_inst_i_76/O[1]
                         net (fo=14, routed)          1.003    30.807    display_inst/seg_OBUF[5]_inst_i_76_n_6
    SLICE_X53Y16         LUT2 (Prop_lut2_I1_O)        0.303    31.110 r  display_inst/seg_OBUF[5]_inst_i_129/O
                         net (fo=1, routed)           0.000    31.110    display_inst/seg_OBUF[5]_inst_i_129_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.508 r  display_inst/seg_OBUF[5]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    31.508    display_inst/seg_OBUF[5]_inst_i_72_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.842 r  display_inst/seg_OBUF[5]_inst_i_40/O[1]
                         net (fo=138, routed)         0.918    32.760    display_inst/seg_OBUF[5]_inst_i_40_n_6
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.303    33.063 r  display_inst/seg_OBUF[5]_inst_i_73/O
                         net (fo=1, routed)           0.000    33.063    display_inst/seg_OBUF[5]_inst_i_73_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    33.555 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         2.958    36.513    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X45Y12         LUT4 (Prop_lut4_I1_O)        0.332    36.845 f  display_inst/seg_OBUF[7]_inst_i_344/O
                         net (fo=60, routed)          2.555    39.400    display_inst/seg80_in[7]
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.524 r  display_inst/seg_OBUF[7]_inst_i_382/O
                         net (fo=2, routed)           0.580    40.104    display_inst/seg_OBUF[7]_inst_i_382_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.630 r  display_inst/seg_OBUF[7]_inst_i_871/CO[3]
                         net (fo=1, routed)           0.000    40.630    display_inst/seg_OBUF[7]_inst_i_871_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.744 r  display_inst/seg_OBUF[7]_inst_i_740/CO[3]
                         net (fo=1, routed)           0.000    40.744    display_inst/seg_OBUF[7]_inst_i_740_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.858 r  display_inst/seg_OBUF[7]_inst_i_591/CO[3]
                         net (fo=1, routed)           0.000    40.858    display_inst/seg_OBUF[7]_inst_i_591_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.972 r  display_inst/seg_OBUF[7]_inst_i_398/CO[3]
                         net (fo=1, routed)           0.000    40.972    display_inst/seg_OBUF[7]_inst_i_398_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.086 r  display_inst/seg_OBUF[7]_inst_i_355/CO[3]
                         net (fo=1, routed)           0.000    41.086    display_inst/seg_OBUF[7]_inst_i_355_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.200 r  display_inst/seg_OBUF[7]_inst_i_329/CO[3]
                         net (fo=1, routed)           0.000    41.200    display_inst/seg_OBUF[7]_inst_i_329_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.428 f  display_inst/seg_OBUF[7]_inst_i_332/CO[2]
                         net (fo=27, routed)          1.448    42.875    display_inst/seg_OBUF[7]_inst_i_332_n_1
    SLICE_X46Y26         LUT3 (Prop_lut3_I1_O)        0.342    43.217 r  display_inst/seg_OBUF[7]_inst_i_284/O
                         net (fo=25, routed)          1.061    44.279    display_inst/seg_OBUF[7]_inst_i_284_n_0
    SLICE_X46Y24         LUT4 (Prop_lut4_I0_O)        0.331    44.610 r  display_inst/seg_OBUF[7]_inst_i_496/O
                         net (fo=1, routed)           0.000    44.610    display_inst/seg_OBUF[7]_inst_i_496_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    45.253 r  display_inst/seg_OBUF[7]_inst_i_304/O[3]
                         net (fo=2, routed)           1.060    46.313    display_inst/seg_OBUF[7]_inst_i_304_n_4
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.333    46.646 r  display_inst/seg_OBUF[7]_inst_i_125/O
                         net (fo=2, routed)           1.060    47.706    display_inst/seg_OBUF[7]_inst_i_125_n_0
    SLICE_X52Y25         LUT4 (Prop_lut4_I3_O)        0.355    48.061 r  display_inst/seg_OBUF[7]_inst_i_129/O
                         net (fo=1, routed)           0.000    48.061    display_inst/seg_OBUF[7]_inst_i_129_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    48.574 r  display_inst/seg_OBUF[7]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    48.574    display_inst/seg_OBUF[7]_inst_i_61_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    48.897 r  display_inst/seg_OBUF[7]_inst_i_23/O[1]
                         net (fo=10, routed)          2.309    51.207    display_inst/seg_OBUF[7]_inst_i_23_n_6
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.306    51.513 r  display_inst/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.000    51.513    display_inst/seg_OBUF[7]_inst_i_59_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    51.760 r  display_inst/seg_OBUF[7]_inst_i_21/O[0]
                         net (fo=3, routed)           1.280    53.040    display_inst/seg_OBUF[7]_inst_i_21_n_7
    SLICE_X56Y22         LUT5 (Prop_lut5_I0_O)        0.325    53.365 r  display_inst/seg_OBUF[7]_inst_i_73/O
                         net (fo=1, routed)           0.647    54.012    display_inst/seg_OBUF[7]_inst_i_73_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    54.723 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    54.723    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.880 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          1.315    56.195    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.355    56.550 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.985    59.534    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.326    59.860 r  display_inst/seg_OBUF[7]_inst_i_668/O
                         net (fo=2, routed)           0.555    60.415    display_inst/seg_OBUF[7]_inst_i_668_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.800 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.009    60.809    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.143 r  display_inst/seg_OBUF[7]_inst_i_771/O[1]
                         net (fo=3, routed)           0.688    61.831    display_inst/seg_OBUF[7]_inst_i_771_n_6
    SLICE_X63Y24         LUT3 (Prop_lut3_I0_O)        0.303    62.134 r  display_inst/seg_OBUF[7]_inst_i_617/O
                         net (fo=1, routed)           0.754    62.888    display_inst/seg_OBUF[7]_inst_i_617_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    63.395 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.009    63.404    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.518 r  display_inst/seg_OBUF[7]_inst_i_242/CO[3]
                         net (fo=1, routed)           0.000    63.518    display_inst/seg_OBUF[7]_inst_i_242_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.852 r  display_inst/seg_OBUF[7]_inst_i_109/O[1]
                         net (fo=3, routed)           1.528    65.380    display_inst/seg_OBUF[7]_inst_i_109_n_6
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.303    65.683 r  display_inst/seg_OBUF[7]_inst_i_99/O
                         net (fo=1, routed)           0.324    66.007    display_inst/seg_OBUF[7]_inst_i_99_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    66.405 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    66.405    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    66.739 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.649    67.388    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    68.118 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           0.812    68.931    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X64Y17         LUT5 (Prop_lut5_I4_O)        0.306    69.237 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    69.237    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    69.613 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.613    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.832 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          0.983    70.815    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.295    71.110 r  display_inst/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.855    72.965    seg_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    76.462 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    76.462    seg[7]
    V7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/cs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.854ns  (logic 4.039ns (45.622%)  route 4.815ns (54.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.792     5.313    dac/clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  dac/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.831 r  dac/cs_reg_reg/Q
                         net (fo=7, routed)           4.815    10.646    led_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.167 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    14.167    led
    L1                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.806ns  (logic 4.309ns (55.199%)  route 3.497ns (44.801%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.633     5.154    display_inst/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  display_inst/cur_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  display_inst/cur_digit_reg[0]/Q
                         net (fo=21, routed)          1.358     6.968    display_inst/cur_digit[0]
    SLICE_X61Y14         LUT2 (Prop_lut2_I1_O)        0.152     7.120 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.140     9.260    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    12.961 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.961    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/sclk_clock_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.209ns (30.618%)  route 0.474ns (69.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.665     1.549    dac/conversion_wait_timer/clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  dac/conversion_wait_timer/non_zero_delay.delay_counter_reg[0]/Q
                         net (fo=4, routed)           0.147     1.860    dac/conversion_wait_timer/non_zero_delay.delay_counter_reg_n_0_[0]
    SLICE_X1Y122         LUT4 (Prop_lut4_I3_O)        0.045     1.905 r  dac/conversion_wait_timer/sclk_clock_enable_reg_i_1/O
                         net (fo=1, routed)           0.326     2.231    dac/conversion_wait_timer_n_1
    SLICE_X1Y122         LDCE                                         r  dac/sclk_clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/sclk_clock/divided_clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.345ns (81.392%)  route 0.308ns (18.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.663     1.547    dac/sclk_clock/clk_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  dac/sclk_clock/divided_clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  dac/sclk_clock/divided_clk_reg_reg/Q
                         net (fo=4, routed)           0.308     1.995    sclk_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.200 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.200    sclk
    B16                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.377ns (76.246%)  route 0.429ns (23.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.663     1.547    dac/clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  dac/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.711 r  dac/d_out_reg/Q
                         net (fo=1, routed)           0.429     2.140    d_in_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.352 r  d_in_OBUF_inst/O
                         net (fo=0)                   0.000     3.352    d_in
    A16                                                               r  d_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.426ns (71.587%)  route 0.566ns (28.413%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  display_inst/cur_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  display_inst/cur_digit_reg[1]/Q
                         net (fo=20, routed)          0.156     1.758    display_inst/cur_digit[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I5_O)        0.099     1.857 r  display_inst/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.267    seg_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.466 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.466    seg[7]
    V7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/cs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.385ns (69.949%)  route 0.595ns (30.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.665     1.549    dac/clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  dac/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  dac/cs_reg_reg/Q
                         net (fo=7, routed)           0.595     2.308    led_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.529 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.529    cs
    A14                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.504ns (68.876%)  route 0.680ns (31.124%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  display_inst/cur_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  display_inst/cur_digit_reg[1]/Q
                         net (fo=20, routed)          0.222     1.824    display_inst/cur_digit[1]
    SLICE_X64Y14         LUT6 (Prop_lut6_I1_O)        0.099     1.923 r  display_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.089     2.012    display_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I0_O)        0.045     2.057 r  display_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.369     2.426    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.658 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.658    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.390ns (60.082%)  route 0.924ns (39.918%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  display_inst/cur_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  display_inst/cur_digit_reg[0]/Q
                         net (fo=21, routed)          0.299     1.914    display_inst/cur_digit[0]
    SLICE_X61Y14         LUT2 (Prop_lut2_I1_O)        0.045     1.959 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.624     2.584    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.788 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.788    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.410ns (60.587%)  route 0.917ns (39.413%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  display_inst/cur_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  display_inst/cur_digit_reg[0]/Q
                         net (fo=21, routed)          0.287     1.903    display_inst/cur_digit[0]
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.948 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.630     2.577    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.801 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.801    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.397ns (59.118%)  route 0.966ns (40.882%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  display_inst/cur_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  display_inst/cur_digit_reg[0]/Q
                         net (fo=21, routed)          0.399     2.014    display_inst/cur_digit[0]
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.045     2.059 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=13, routed)          0.567     2.626    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.838 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.838    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.492ns (62.792%)  route 0.884ns (37.208%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.591     1.474    display_inst/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  display_inst/cur_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  display_inst/cur_digit_reg[1]/Q
                         net (fo=20, routed)          0.332     1.934    display_inst/cur_digit[1]
    SLICE_X61Y14         LUT2 (Prop_lut2_I0_O)        0.102     2.036 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.553     2.588    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     3.851 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.851    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.407ns  (logic 1.828ns (24.682%)  route 5.579ns (75.318%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=7, routed)           4.663     6.119    dac/dac_enable_IBUF
    SLICE_X0Y123         LUT5 (Prop_lut5_I2_O)        0.124     6.243 f  dac/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.421     6.664    dac/CS_trigger/FSM_sequential_state_reg[0]_2
    SLICE_X0Y122         LUT6 (Prop_lut6_I5_O)        0.124     6.788 r  dac/CS_trigger/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.495     7.283    dac/CS_trigger/FSM_sequential_state[2]_i_2_n_0
    SLICE_X0Y122         LUT5 (Prop_lut5_I3_O)        0.124     7.407 r  dac/CS_trigger/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.407    dac/CS_trigger_n_1
    SLICE_X0Y122         FDRE                                         r  dac/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.669     5.010    dac/clk_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  dac/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.401ns  (logic 1.822ns (24.621%)  route 5.579ns (75.379%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=7, routed)           4.663     6.119    dac/dac_enable_IBUF
    SLICE_X0Y123         LUT5 (Prop_lut5_I2_O)        0.124     6.243 f  dac/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.421     6.664    dac/CS_trigger/FSM_sequential_state_reg[0]_2
    SLICE_X0Y122         LUT6 (Prop_lut6_I5_O)        0.124     6.788 r  dac/CS_trigger/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.495     7.283    dac/CS_trigger/FSM_sequential_state[2]_i_2_n_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I2_O)        0.118     7.401 r  dac/CS_trigger/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.401    dac/CS_trigger_n_0
    SLICE_X0Y122         FDRE                                         r  dac/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.669     5.010    dac/clk_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  dac/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.070ns  (logic 1.828ns (25.857%)  route 5.242ns (74.143%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=7, routed)           4.663     6.119    dac/dac_enable_IBUF
    SLICE_X0Y123         LUT5 (Prop_lut5_I2_O)        0.124     6.243 f  dac/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.421     6.664    dac/CS_trigger/FSM_sequential_state_reg[0]_2
    SLICE_X0Y122         LUT6 (Prop_lut6_I5_O)        0.124     6.788 r  dac/CS_trigger/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.159     6.946    dac/CS_trigger/FSM_sequential_state[2]_i_2_n_0
    SLICE_X0Y122         LUT3 (Prop_lut3_I1_O)        0.124     7.070 r  dac/CS_trigger/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.070    dac/CS_trigger_n_2
    SLICE_X0Y122         FDRE                                         r  dac/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.669     5.010    dac/clk_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  dac/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst/rx_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.759ns  (logic 1.456ns (21.546%)  route 5.303ns (78.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           5.303     6.759    uart_rx_inst/D[0]
    SLICE_X46Y9          FDRE                                         r  uart_rx_inst/rx_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.446     4.787    uart_rx_inst/clk_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  uart_rx_inst/rx_sync_reg[0]/C

Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/CS_trigger/non_zero_delay.enable_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.214ns  (logic 1.580ns (25.430%)  route 4.634ns (74.570%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=7, routed)           4.634     6.090    dac/CS_trigger/dac_enable_IBUF
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.124     6.214 r  dac/CS_trigger/non_zero_delay.enable_flag_i_1/O
                         net (fo=1, routed)           0.000     6.214    dac/CS_trigger/non_zero_delay.enable_flag_i_1_n_0
    SLICE_X0Y123         FDRE                                         r  dac/CS_trigger/non_zero_delay.enable_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.668     5.009    dac/CS_trigger/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  dac/CS_trigger/non_zero_delay.enable_flag_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.144ns  (logic 1.565ns (25.476%)  route 4.579ns (74.524%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=39, routed)          3.817     5.259    dac/reset_IBUF
    SLICE_X2Y123         LUT4 (Prop_lut4_I0_O)        0.124     5.383 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.762     6.144    dac/clear
    SLICE_X3Y124         FDRE                                         r  dac/current_bit_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.666     5.007    dac/clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  dac/current_bit_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 1.565ns (26.063%)  route 4.441ns (73.937%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=39, routed)          3.817     5.259    dac/reset_IBUF
    SLICE_X2Y123         LUT4 (Prop_lut4_I0_O)        0.124     5.383 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.623     6.006    dac/clear
    SLICE_X3Y123         FDRE                                         r  dac/current_bit_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.668     5.009    dac/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  dac/current_bit_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 1.565ns (26.063%)  route 4.441ns (73.937%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=39, routed)          3.817     5.259    dac/reset_IBUF
    SLICE_X2Y123         LUT4 (Prop_lut4_I0_O)        0.124     5.383 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.623     6.006    dac/clear
    SLICE_X3Y123         FDRE                                         r  dac/current_bit_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.668     5.009    dac/clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  dac/current_bit_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 1.565ns (26.063%)  route 4.441ns (73.937%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=39, routed)          3.817     5.259    dac/reset_IBUF
    SLICE_X2Y123         LUT4 (Prop_lut4_I0_O)        0.124     5.383 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.623     6.006    dac/clear
    SLICE_X3Y123         FDSE                                         r  dac/current_bit_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.668     5.009    dac/clk_IBUF_BUFG
    SLICE_X3Y123         FDSE                                         r  dac/current_bit_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/current_bit_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.006ns  (logic 1.565ns (26.063%)  route 4.441ns (73.937%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=39, routed)          3.817     5.259    dac/reset_IBUF
    SLICE_X2Y123         LUT4 (Prop_lut4_I0_O)        0.124     5.383 r  dac/current_bit[5]_i_1/O
                         net (fo=6, routed)           0.623     6.006    dac/clear
    SLICE_X3Y123         FDSE                                         r  dac/current_bit_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.668     5.009    dac/clk_IBUF_BUFG
    SLICE_X3Y123         FDSE                                         r  dac/current_bit_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac/sclk_clock_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            dac/sclk_clock/divided_clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.203ns (47.618%)  route 0.223ns (52.382%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         LDCE                         0.000     0.000 r  dac/sclk_clock_enable_reg/G
    SLICE_X1Y122         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dac/sclk_clock_enable_reg/Q
                         net (fo=1, routed)           0.223     0.381    dac/sclk_clock/sclk_clock_enable
    SLICE_X1Y123         LUT2 (Prop_lut2_I0_O)        0.045     0.426 r  dac/sclk_clock/divided_clk_reg_i_1/O
                         net (fo=1, routed)           0.000     0.426    dac/sclk_clock/divided_clk_reg_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  dac/sclk_clock/divided_clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.935     2.063    dac/sclk_clock/clk_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  dac/sclk_clock/divided_clk_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.210ns (12.819%)  route 1.425ns (87.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.425     1.634    dac/reset_IBUF
    SLICE_X5Y121         FDRE                                         r  dac/output_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.936     2.064    dac/clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  dac/output_data_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.210ns (12.819%)  route 1.425ns (87.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.425     1.634    dac/reset_IBUF
    SLICE_X5Y121         FDRE                                         r  dac/output_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.936     2.064    dac/clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  dac/output_data_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.210ns (12.819%)  route 1.425ns (87.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.425     1.634    dac/reset_IBUF
    SLICE_X5Y121         FDRE                                         r  dac/output_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.936     2.064    dac/clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  dac/output_data_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/scale_stage_reg__19/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.210ns (12.785%)  route 1.429ns (87.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.429     1.639    dac/reset_IBUF
    SLICE_X4Y121         FDRE                                         r  dac/scale_stage_reg__19/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.936     2.064    dac/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  dac/scale_stage_reg__19/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/scale_stage_reg__20/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.210ns (12.785%)  route 1.429ns (87.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.429     1.639    dac/reset_IBUF
    SLICE_X4Y121         FDRE                                         r  dac/scale_stage_reg__20/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.936     2.064    dac/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  dac/scale_stage_reg__20/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/scale_stage_reg__21/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.210ns (12.785%)  route 1.429ns (87.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.429     1.639    dac/reset_IBUF
    SLICE_X4Y121         FDRE                                         r  dac/scale_stage_reg__21/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.936     2.064    dac/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  dac/scale_stage_reg__21/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/scale_stage_reg__22/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.210ns (12.785%)  route 1.429ns (87.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.429     1.639    dac/reset_IBUF
    SLICE_X4Y121         FDRE                                         r  dac/scale_stage_reg__22/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.936     2.064    dac/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  dac/scale_stage_reg__22/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/mult_stage_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.210ns (12.225%)  route 1.504ns (87.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.504     1.714    dac/reset_IBUF
    SLICE_X4Y122         FDRE                                         r  dac/mult_stage_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  dac/mult_stage_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.210ns (12.225%)  route 1.504ns (87.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=39, routed)          1.504     1.714    dac/reset_IBUF
    SLICE_X4Y122         FDRE                                         r  dac/output_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  dac/output_data_reg[8]/C





