library ieee;
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity cmp7 is  

port ( 
		A:			in std_logic_vector(3 downto 0);
		output:  out std_logic
		);
end cmp7;

architecture cmp7Behaviour of cmp7 is
begin
	output <= '1' when A= "0111" else '0';
end cmp7Behaviour;