<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.2" xml:lang="en-US">
  <compounddef id="intel__socfpga__clock_8h" kind="file" language="C++">
    <compoundname>intel_socfpga_clock.h</compoundname>
      <sectiondef kind="define">
      <memberdef kind="define" id="intel__socfpga__clock_8h_1ae168bbf46fa1d15fac3972dbf7caf592" prot="public" static="no">
        <name>INTEL_SOCFPGA_CLOCK_MPU</name>
        <initializer>0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/clock/intel_socfpga_clock.h" line="11" column="9" bodyfile="include/dt-bindings/clock/intel_socfpga_clock.h" bodystart="11" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="intel__socfpga__clock_8h_1a981351a0ff1f6d7d426f906a49b980f7" prot="public" static="no">
        <name>INTEL_SOCFPGA_CLOCK_WDT</name>
        <initializer>1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/clock/intel_socfpga_clock.h" line="12" column="9" bodyfile="include/dt-bindings/clock/intel_socfpga_clock.h" bodystart="12" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="intel__socfpga__clock_8h_1ac688d18206b49329d889d6858b316150" prot="public" static="no">
        <name>INTEL_SOCFPGA_CLOCK_UART</name>
        <initializer>2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/clock/intel_socfpga_clock.h" line="13" column="9" bodyfile="include/dt-bindings/clock/intel_socfpga_clock.h" bodystart="13" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="intel__socfpga__clock_8h_1a508a0f22b1be021913fdf0d3b0cea65f" prot="public" static="no">
        <name>INTEL_SOCFPGA_CLOCK_MMC</name>
        <initializer>3</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/dt-bindings/clock/intel_socfpga_clock.h" line="14" column="9" bodyfile="include/dt-bindings/clock/intel_socfpga_clock.h" bodystart="14" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>Apache-2.0</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(C)<sp/>2021,<sp/>Intel<sp/>Corporation</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="6"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_INTEL_SOCFPGA_CLOCK_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_INTEL_SOCFPGA_CLOCK_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight></codeline>
<codeline lineno="11" refid="intel__socfpga__clock_8h_1ae168bbf46fa1d15fac3972dbf7caf592" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>INTEL_SOCFPGA_CLOCK_MPU<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="12" refid="intel__socfpga__clock_8h_1a981351a0ff1f6d7d426f906a49b980f7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>INTEL_SOCFPGA_CLOCK_WDT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="13" refid="intel__socfpga__clock_8h_1ac688d18206b49329d889d6858b316150" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>INTEL_SOCFPGA_CLOCK_UART<sp/><sp/><sp/><sp/><sp/><sp/><sp/>2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="14" refid="intel__socfpga__clock_8h_1a508a0f22b1be021913fdf0d3b0cea65f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>INTEL_SOCFPGA_CLOCK_MMC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>3</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15"><highlight class="normal"></highlight></codeline>
<codeline lineno="16"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_INTEL_SOCFPGA_CLOCK_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="include/dt-bindings/clock/intel_socfpga_clock.h"/>
  </compounddef>
</doxygen>
