# testlist generated on 2023-09-07 12:08 GMT
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_01.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_02.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_03.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_04.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_04.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_05.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_05.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_06.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_06.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_01.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_02.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_03.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_04.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_04.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_05.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_05.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_06.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_06.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_07.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_07.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_07.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_08.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_08.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_08.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_09.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_09.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_09.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_10.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_10.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_10.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_11.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_11.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_11.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_12.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_12.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_12.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_invalid_pte_01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_invalid_pte_01.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_01.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_01.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_02.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_02.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_03.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_03.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_04.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_04.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_05.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_05.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_06.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_06.S
/home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_satp_mode_set.S:
  commit_id: '-'
  work_dir: /home/ammar/Documents/riscv-arch-test/riscof_work/vm_satp_mode_set.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sv32
  test_path: 
    /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_satp_mode_set.S
