#define CONFIG_LV_Z_VDB_SIZE 100
#define CONFIG_LV_Z_BITS_PER_PIXEL 32
#define CONFIG_INPUT 1
#define CONFIG_LV_DPI_DEF 128
#define CONFIG_LV_Z_FLUSH_THREAD 1
#define CONFIG_LV_Z_DOUBLE_VDB 1
#define CONFIG_INPUT_INIT_PRIORITY 90
#define CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE 1024
#define CONFIG_MAIN_STACK_SIZE 1024
#define CONFIG_SERIAL 1
#define CONFIG_LV_Z_FULL_REFRESH 1
#define CONFIG_LV_Z_VDB_ALIGN 4
#define CONFIG_MIPI_DSI 1
#define CONFIG_MEMC 1
#define CONFIG_LV_Z_VDB_CUSTOM_SECTION 1
#define CONFIG_STM32_LTDC_FB_NUM 0
#define CONFIG_NUM_IRQS 150
#define CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC 400000000
#define CONFIG_FLASH_SIZE 1024
#define CONFIG_FLASH_BASE_ADDRESS 0x8000000
#define CONFIG_MP_MAX_NUM_CPUS 1
#define CONFIG_CLOCK_CONTROL 1
#define CONFIG_IDLE_STACK_SIZE 320
#define CONFIG_ISR_STACK_SIZE 2048
#define CONFIG_SYS_CLOCK_TICKS_PER_SEC 10000
#define CONFIG_ROM_START_OFFSET 0x0
#define CONFIG_KERNEL_ENTRY "__start"
#define CONFIG_BUILD_OUTPUT_BIN 1
#define CONFIG_XIP 1
#define CONFIG_HAS_FLASH_LOAD_OFFSET 1
#define CONFIG_CPU_HAS_ARM_MPU 1
#define CONFIG_CPU_HAS_FPU_DOUBLE_PRECISION 1
#define CONFIG_ICACHE 1
#define CONFIG_DCACHE 1
#define CONFIG_CACHE_MANAGEMENT 1
#define CONFIG_STM32H7_DUAL_CORE 1
#define CONFIG_LV_DRAW_DMA2D_HAL_INCLUDE "stm32h7xx.h"
#define CONFIG_TICKLESS_KERNEL 1
#define CONFIG_CORTEX_M_SYSTICK 1
#define CONFIG_CLOCK_CONTROL_INIT_PRIORITY 1
#define CONFIG_STM32_BACKUP_PROTECTION 1
#define CONFIG_NUM_PREEMPT_PRIORITIES 15
#define CONFIG_NUM_METAIRQ_PRIORITIES 0
#define CONFIG_GEN_IRQ_VECTOR_TABLE 1
#define CONFIG_GEN_ISR_TABLES 1
#define CONFIG_TIMESLICE_SIZE 20
#define CONFIG_FLASH_LOAD_OFFSET 0x0
#define CONFIG_SYS_CLOCK_EXISTS 1
#define CONFIG_BUILD_OUTPUT_HEX 1
#define CONFIG_HW_STACK_PROTECTION 1
#define CONFIG_GPIO 1
#define CONFIG_CPU_HAS_CUSTOM_FIXED_SOC_MPU_REGIONS 1
#define CONFIG_CACHE 1
#define CONFIG_LOG 1
#define CONFIG_DCACHE_LINE_SIZE 32
#define CONFIG_RESET 1
#define CONFIG_ARCH_SW_ISR_TABLE_ALIGN 4
#define CONFIG_LOG_DOMAIN_NAME ""
#define CONFIG_UART_USE_RUNTIME_CONFIGURE 1
#define CONFIG_CPU_HAS_DCACHE 1
#define CONFIG_CONSOLE 1
#define CONFIG_COMMON_LIBC_MALLOC_ARENA_SIZE -1
#define CONFIG_GEN_SW_ISR_TABLE 1
#define CONFIG_GEN_IRQ_START_VECTOR 0
#define CONFIG_SRAM_OFFSET 0x0
#define CONFIG_ARCH_IRQ_VECTOR_TABLE_ALIGN 4
#define CONFIG_ISR_TABLES_LOCAL_DECLARATION_SUPPORTED 1
#define CONFIG_KERNEL_MEM_POOL 1
#define CONFIG_MULTITHREADING 1
#define CONFIG_ICACHE_LINE_SIZE 32
#define CONFIG_DT_HAS_ARDUINO_HEADER_R3_ENABLED 1
#define CONFIG_DT_HAS_ARM_ARMV7M_MPU_ENABLED 1
#define CONFIG_DT_HAS_ARM_ARMV7M_SYSTICK_ENABLED 1
#define CONFIG_DT_HAS_ARM_CORTEX_M7_ENABLED 1
#define CONFIG_DT_HAS_ARM_V7M_NVIC_ENABLED 1
#define CONFIG_DT_HAS_DIGILENT_PMOD_ENABLED 1
#define CONFIG_DT_HAS_ETHERNET_PHY_ENABLED 1
#define CONFIG_DT_HAS_FIXED_CLOCK_ENABLED 1
#define CONFIG_DT_HAS_FIXED_PARTITIONS_ENABLED 1
#define CONFIG_DT_HAS_FOCALTECH_FT5336_ENABLED 1
#define CONFIG_DT_HAS_FRIDA_NT35510_ENABLED 1
#define CONFIG_DT_HAS_GPIO_KEYS_ENABLED 1
#define CONFIG_DT_HAS_GPIO_LEDS_ENABLED 1
#define CONFIG_DT_HAS_MMIO_SRAM_ENABLED 1
#define CONFIG_DT_HAS_SOC_NV_FLASH_ENABLED 1
#define CONFIG_DT_HAS_ST_DSI_LCD_QSH_030_ENABLED 1
#define CONFIG_DT_HAS_ST_MBOX_STM32_HSEM_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_ETHERNET_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_ETHERNET_CONTROLLER_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_EXTI_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_FLASH_CONTROLLER_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_FMC_SDRAM_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_GPIO_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_HSE_CLOCK_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_HSEM_MAILBOX_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_I2C_V2_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_LTDC_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_MDIO_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_MIPI_DSI_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_NV_FLASH_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_OTGHS_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_PINCTRL_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_QSPI_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_QSPI_NOR_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_RCC_RCTL_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_RNG_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_SDMMC_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_SPI_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_SPI_FIFO_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_UART_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32_USART_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32H7_ETHERNET_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32H7_FLASH_CONTROLLER_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32H7_FMC_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32H7_PLL_CLOCK_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32H7_RCC_ENABLED 1
#define CONFIG_DT_HAS_ST_STM32H7_SPI_ENABLED 1
#define CONFIG_DT_HAS_USB_NOP_XCEIV_ENABLED 1
#define CONFIG_DT_HAS_USB_ULPI_PHY_ENABLED 1
#define CONFIG_DT_HAS_ZEPHYR_LVGL_POINTER_INPUT_ENABLED 1
#define CONFIG_DT_HAS_ZEPHYR_MEMORY_REGION_ENABLED 1
#define CONFIG_DT_HAS_ZEPHYR_PANEL_TIMING_ENABLED 1
#define CONFIG_ZEPHYR_ACPICA_MODULE 1
#define CONFIG_ZEPHYR_CMSIS_MODULE 1
#define CONFIG_HAS_CMSIS_CORE 1
#define CONFIG_ZEPHYR_CMSIS_DSP_MODULE 1
#define CONFIG_ZEPHYR_CMSIS_NN_MODULE 1
#define CONFIG_ZEPHYR_CMSIS_6_MODULE 1
#define CONFIG_HAS_CMSIS_CORE_M 1
#define CONFIG_ZEPHYR_FATFS_MODULE 1
#define CONFIG_ZEPHYR_ADI_MODULE 1
#define CONFIG_ZEPHYR_HAL_AFBR_MODULE 1
#define CONFIG_ZEPHYR_HAL_AMBIQ_MODULE 1
#define CONFIG_ZEPHYR_ATMEL_MODULE 1
#define CONFIG_ZEPHYR_HAL_BOUFFALOLAB_MODULE 1
#define CONFIG_ZEPHYR_HAL_ESPRESSIF_MODULE 1
#define CONFIG_ZEPHYR_HAL_ETHOS_U_MODULE 1
#define CONFIG_ZEPHYR_HAL_GIGADEVICE_MODULE 1
#define CONFIG_ZEPHYR_HAL_INFINEON_MODULE 1
#define CONFIG_ZEPHYR_HAL_INTEL_MODULE 1
#define CONFIG_ZEPHYR_MICROCHIP_MODULE 1
#define CONFIG_ZEPHYR_HAL_NORDIC_MODULE 1
#define CONFIG_ZEPHYR_NUVOTON_MODULE 1
#define CONFIG_ZEPHYR_HAL_NXP_MODULE 1
#define CONFIG_ZEPHYR_OPENISA_MODULE 1
#define CONFIG_ZEPHYR_QUICKLOGIC_MODULE 1
#define CONFIG_ZEPHYR_HAL_RENESAS_MODULE 1
#define CONFIG_ZEPHYR_HAL_RPI_PICO_MODULE 1
#define CONFIG_ZEPHYR_HAL_SILABS_MODULE 1
#define CONFIG_ZEPHYR_HAL_ST_MODULE 1
#define CONFIG_ZEPHYR_HAL_STM32_MODULE 1
#define CONFIG_ZEPHYR_HAL_TDK_MODULE 1
#define CONFIG_ZEPHYR_HAL_TELINK_MODULE 1
#define CONFIG_ZEPHYR_TI_MODULE 1
#define CONFIG_ZEPHYR_HAL_WCH_MODULE 1
#define CONFIG_ZEPHYR_HAL_WURTHELEKTRONIK_MODULE 1
#define CONFIG_ZEPHYR_XTENSA_MODULE 1
#define CONFIG_ZEPHYR_HOSTAP_MODULE 1
#define CONFIG_ZEPHYR_LIBLC3_MODULE 1
#define CONFIG_ZEPHYR_LIBMCTP_MODULE 1
#define CONFIG_ZEPHYR_LIBMETAL_MODULE 1
#define CONFIG_ZEPHYR_LIBSBC_MODULE 1
#define CONFIG_ZEPHYR_LITTLEFS_MODULE 1
#define CONFIG_ZEPHYR_LORAMAC_NODE_MODULE 1
#define CONFIG_LV_CONF_SKIP 1
#define CONFIG_LV_COLOR_DEPTH_32 1
#define CONFIG_LV_COLOR_DEPTH 32
#define CONFIG_LV_USE_BUILTIN_MALLOC 1
#define CONFIG_LV_USE_BUILTIN_STRING 1
#define CONFIG_LV_USE_BUILTIN_SPRINTF 1
#define CONFIG_LV_MEM_SIZE_KILOBYTES 64
#define CONFIG_LV_MEM_POOL_EXPAND_SIZE_KILOBYTES 0
#define CONFIG_LV_MEM_ADR 0x0
#define CONFIG_LV_DEF_REFR_PERIOD 33
#define CONFIG_LV_OS_NONE 1
#define CONFIG_LV_DRAW_BUF_STRIDE_ALIGN 1
#define CONFIG_LV_DRAW_BUF_ALIGN 4
#define CONFIG_LV_DRAW_LAYER_SIMPLE_BUF_SIZE 24576
#define CONFIG_LV_DRAW_LAYER_MAX_MEMORY 0
#define CONFIG_LV_USE_DRAW_SW 1
#define CONFIG_LV_DRAW_SW_SUPPORT_RGB565 1
#define CONFIG_LV_DRAW_SW_SUPPORT_RGB565A8 1
#define CONFIG_LV_DRAW_SW_SUPPORT_RGB888 1
#define CONFIG_LV_DRAW_SW_SUPPORT_XRGB8888 1
#define CONFIG_LV_DRAW_SW_SUPPORT_ARGB8888 1
#define CONFIG_LV_DRAW_SW_SUPPORT_L8 1
#define CONFIG_LV_DRAW_SW_SUPPORT_AL88 1
#define CONFIG_LV_DRAW_SW_SUPPORT_A8 1
#define CONFIG_LV_DRAW_SW_SUPPORT_I1 1
#define CONFIG_LV_DRAW_SW_I1_LUM_THRESHOLD 127
#define CONFIG_LV_DRAW_SW_DRAW_UNIT_CNT 1
#define CONFIG_LV_DRAW_SW_COMPLEX 1
#define CONFIG_LV_DRAW_SW_SHADOW_CACHE_SIZE 0
#define CONFIG_LV_DRAW_SW_CIRCLE_CACHE_SIZE 4
#define CONFIG_LV_DRAW_SW_ASM_NONE 1
#define CONFIG_LV_USE_DRAW_SW_ASM 0
#define CONFIG_LV_USE_ASSERT_NULL 1
#define CONFIG_LV_USE_ASSERT_MALLOC 1
#define CONFIG_LV_ASSERT_HANDLER_INCLUDE "assert.h"
#define CONFIG_LV_CACHE_DEF_SIZE 0
#define CONFIG_LV_IMAGE_HEADER_CACHE_DEF_CNT 0
#define CONFIG_LV_GRADIENT_MAX_STOPS 2
#define CONFIG_LV_COLOR_MIX_ROUND_OFS 0
#define CONFIG_LV_ATTRIBUTE_MEM_ALIGN_SIZE 1
#define CONFIG_LV_FONT_MONTSERRAT_14 1
#define CONFIG_LV_FONT_DEFAULT_MONTSERRAT_14 1
#define CONFIG_LV_USE_FONT_PLACEHOLDER 1
#define CONFIG_LV_TXT_ENC_UTF8 1
#define CONFIG_LV_TXT_BREAK_CHARS " ,.;:-_)}"
#define CONFIG_LV_TXT_LINE_BREAK_LONG_LEN 0
#define CONFIG_LV_TXT_COLOR_CMD "#"
#define CONFIG_LV_WIDGETS_HAS_DEFAULT_VALUE 1
#define CONFIG_LV_USE_ANIMIMG 1
#define CONFIG_LV_USE_ARC 1
#define CONFIG_LV_USE_ARCLABEL 1
#define CONFIG_LV_USE_BAR 1
#define CONFIG_LV_USE_BUTTON 1
#define CONFIG_LV_USE_BUTTONMATRIX 1
#define CONFIG_LV_USE_CALENDAR 1
#define CONFIG_LV_MONDAY_STR "Mo"
#define CONFIG_LV_TUESDAY_STR "Tu"
#define CONFIG_LV_WEDNESDAY_STR "We"
#define CONFIG_LV_THURSDAY_STR "Th"
#define CONFIG_LV_FRIDAY_STR "Fr"
#define CONFIG_LV_SATURDAY_STR "Sa"
#define CONFIG_LV_SUNDAY_STR "Su"
#define CONFIG_LV_USE_CALENDAR_HEADER_ARROW 1
#define CONFIG_LV_USE_CALENDAR_HEADER_DROPDOWN 1
#define CONFIG_LV_USE_CANVAS 1
#define CONFIG_LV_USE_CHART 1
#define CONFIG_LV_USE_CHECKBOX 1
#define CONFIG_LV_USE_DROPDOWN 1
#define CONFIG_LV_USE_IMAGE 1
#define CONFIG_LV_USE_IMAGEBUTTON 1
#define CONFIG_LV_USE_KEYBOARD 1
#define CONFIG_LV_USE_LABEL 1
#define CONFIG_LV_LABEL_TEXT_SELECTION 1
#define CONFIG_LV_LABEL_LONG_TXT_HINT 1
#define CONFIG_LV_LABEL_WAIT_CHAR_COUNT 3
#define CONFIG_LV_USE_LED 1
#define CONFIG_LV_USE_LINE 1
#define CONFIG_LV_USE_LIST 1
#define CONFIG_LV_USE_MENU 1
#define CONFIG_LV_USE_MSGBOX 1
#define CONFIG_LV_USE_ROLLER 1
#define CONFIG_LV_USE_SCALE 1
#define CONFIG_LV_USE_SLIDER 1
#define CONFIG_LV_USE_SPAN 1
#define CONFIG_LV_SPAN_SNIPPET_STACK_SIZE 64
#define CONFIG_LV_USE_SPINBOX 1
#define CONFIG_LV_USE_SPINNER 1
#define CONFIG_LV_USE_SWITCH 1
#define CONFIG_LV_USE_TEXTAREA 1
#define CONFIG_LV_TEXTAREA_DEF_PWD_SHOW_TIME 1500
#define CONFIG_LV_USE_TABLE 1
#define CONFIG_LV_USE_TABVIEW 1
#define CONFIG_LV_USE_TILEVIEW 1
#define CONFIG_LV_USE_WIN 1
#define CONFIG_LV_USE_THEME_DEFAULT 1
#define CONFIG_LV_THEME_DEFAULT_GROW 1
#define CONFIG_LV_THEME_DEFAULT_TRANSITION_TIME 80
#define CONFIG_LV_USE_THEME_SIMPLE 1
#define CONFIG_LV_USE_FLEX 1
#define CONFIG_LV_USE_GRID 1
#define CONFIG_LV_FS_DEFAULT_DRIVER_LETTER 0
#define CONFIG_LV_USE_OBSERVER 1
#define CONFIG_LVGL_VERSION_MAJOR 9
#define CONFIG_LVGL_VERSION_MINOR 3
#define CONFIG_LVGL_VERSION_PATCH 0
#define CONFIG_LV_BUILD_EXAMPLES 1
#define CONFIG_LV_BUILD_DEMOS 1
#define CONFIG_ZEPHYR_LVGL_MODULE 1
#define CONFIG_ZEPHYR_MBEDTLS_MODULE 1
#define CONFIG_ZEPHYR_MCUBOOT_MODULE 1
#define CONFIG_ZEPHYR_MIPI_SYS_T_MODULE 1
#define CONFIG_ZEPHYR_NANOPB_MODULE 1
#define CONFIG_ZEPHYR_NRF_WIFI_MODULE 1
#define CONFIG_ZEPHYR_OPEN_AMP_MODULE 1
#define CONFIG_ZEPHYR_OPENTHREAD_MODULE 1
#define CONFIG_ZEPHYR_PERCEPIO_MODULE 1
#define CONFIG_ZEPHYR_PICOLIBC_MODULE 1
#define CONFIG_ZEPHYR_SEGGER_MODULE 1
#define CONFIG_HAS_SEGGER_RTT 1
#define CONFIG_ZEPHYR_TRUSTED_FIRMWARE_A_MODULE 1
#define CONFIG_ZEPHYR_TRUSTED_FIRMWARE_M_MODULE 1
#define CONFIG_ZEPHYR_UOSCORE_UEDHOC_MODULE 1
#define CONFIG_ZEPHYR_ZCBOR_MODULE 1
#define CONFIG_ZEPHYR_NRF_HW_MODELS_MODULE 1
#define CONFIG_LVGL 1
#define CONFIG_LV_Z_LOG_LEVEL 0
#define CONFIG_APP_LINK_WITH_LVGL 1
#define CONFIG_LV_Z_FLUSH_THREAD_STACK_SIZE 1024
#define CONFIG_LV_Z_FLUSH_THREAD_PRIORITY -1
#define CONFIG_LV_Z_AREA_X_ALIGNMENT_WIDTH 1
#define CONFIG_LV_Z_AREA_Y_ALIGNMENT_WIDTH 1
#define CONFIG_LV_Z_AUTO_INIT 1
#define CONFIG_LV_Z_INIT_PRIORITY 90
#define CONFIG_LV_Z_MEM_POOL_SYS_HEAP 1
#define CONFIG_LV_Z_MEM_POOL_SIZE 2048
#define CONFIG_LV_Z_MONOCHROME_CONVERSION_BUFFER 1
#define CONFIG_LV_Z_BUFFER_ALLOC_STATIC 1
#define CONFIG_LV_Z_POINTER_INPUT 1
#define CONFIG_LV_Z_POINTER_INPUT_MSGQ_COUNT 10
#define CONFIG_HAS_STM32CUBE 1
#define CONFIG_USE_STM32_HAL_CORTEX 1
#define CONFIG_USE_STM32_HAL_DSI 1
#define CONFIG_USE_STM32_HAL_LTDC 1
#define CONFIG_USE_STM32_HAL_SDRAM 1
#define CONFIG_USE_STM32_LL_FMC 1
#define CONFIG_USE_STM32_LL_RCC 1
#define CONFIG_USE_STM32_LL_UTILS 1
#define CONFIG_BOARD "stm32h747i_disco"
#define CONFIG_BOARD_REVISION ""
#define CONFIG_BOARD_TARGET "stm32h747i_disco/stm32h747xx/m7"
#define CONFIG_BOARD_STM32H747I_DISCO 1
#define CONFIG_BOARD_STM32H747I_DISCO_STM32H747XX_M7 1
#define CONFIG_BOARD_QUALIFIERS "stm32h747xx/m7"
#define CONFIG_SHIELD_ST_B_LCD40_DSI1_MB1166_A09 1
#define CONFIG_SOC "stm32h747xx"
#define CONFIG_SOC_SERIES "stm32h7x"
#define CONFIG_SOC_FAMILY "stm32"
#define CONFIG_SOC_FAMILY_STM32 1
#define CONFIG_SOC_SERIES_STM32H7X 1
#define CONFIG_SOC_STM32H747XX_M7 1
#define CONFIG_ARMV8_1_M_PMU_EVENTCNT 8
#define CONFIG_STM32H7_BOOT_M4_AT_INIT 1
#define CONFIG_SWJ_ANALOG_PRIORITY 49
#define CONFIG_POWER_SUPPLY_DIRECT_SMPS 1
#define CONFIG_GPIO_INIT_PRIORITY 40
#define CONFIG_SOC_LOG_LEVEL_DEFAULT 1
#define CONFIG_SOC_LOG_LEVEL 3
#define CONFIG_ARCH "arm"
#define CONFIG_ARCH_HAS_SINGLE_THREAD_SUPPORT 1
#define CONFIG_CPU_CORTEX 1
#define CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE 32
#define CONFIG_CPU_CORTEX_M 1
#define CONFIG_ISA_THUMB2 1
#define CONFIG_ASSEMBLER_ISA_THUMB2 1
#define CONFIG_COMPILER_ISA_THUMB2 1
#define CONFIG_STACK_ALIGN_DOUBLE_WORD 1
#define CONFIG_FAULT_DUMP 2
#define CONFIG_ARM_STACK_PROTECTION 1
#define CONFIG_FP16 1
#define CONFIG_FP16_IEEE 1
#define CONFIG_CPU_CORTEX_M7 1
#define CONFIG_CPU_CORTEX_M_HAS_SYSTICK 1
#define CONFIG_CPU_CORTEX_M_HAS_DWT 1
#define CONFIG_CPU_CORTEX_M_HAS_BASEPRI 1
#define CONFIG_CPU_CORTEX_M_HAS_VTOR 1
#define CONFIG_CPU_CORTEX_M_HAS_PROGRAMMABLE_FAULT_PRIOS 1
#define CONFIG_ARMV7_M_ARMV8_M_MAINLINE 1
#define CONFIG_ARMV7_M_ARMV8_M_FP 1
#define CONFIG_NULL_POINTER_EXCEPTION_DETECTION_NONE 1
#define CONFIG_MPU_STACK_GUARD 1
#define CONFIG_CUSTOM_SECTION_MIN_ALIGN_SIZE 32
#define CONFIG_HAS_SWO 1
#define CONFIG_ARM 1
#define CONFIG_ARCH_IS_SET 1
#define CONFIG_ARCH_SUPPORTS_ROM_OFFSET 1
#define CONFIG_ARM_MPU 1
#define CONFIG_ARCH_LOG_LEVEL_DEFAULT 1
#define CONFIG_ARCH_LOG_LEVEL 3
#define CONFIG_LITTLE_ENDIAN 1
#define CONFIG_SRAM_SIZE 512
#define CONFIG_SRAM_BASE_ADDRESS 0x24000000
#define CONFIG_GEN_PRIV_STACKS 1
#define CONFIG_ARCH_DEVICE_STATE_ALIGN 4
#define CONFIG_IRQ_VECTOR_TABLE_JUMP_BY_ADDRESS 1
#define CONFIG_EXCEPTION_DEBUG 1
#define CONFIG_ARCH_HAS_TIMING_FUNCTIONS 1
#define CONFIG_ARCH_HAS_STACK_PROTECTION 1
#define CONFIG_ARCH_HAS_USERSPACE 1
#define CONFIG_ARCH_HAS_EXECUTABLE_PAGE_BIT 1
#define CONFIG_ARCH_HAS_NOCACHE_MEMORY_SUPPORT 1
#define CONFIG_ARCH_HAS_RAMFUNC_SUPPORT 1
#define CONFIG_ARCH_HAS_VECTOR_TABLE_RELOCATION 1
#define CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION 1
#define CONFIG_ARCH_SUPPORTS_COREDUMP 1
#define CONFIG_ARCH_SUPPORTS_COREDUMP_THREADS 1
#define CONFIG_ARCH_SUPPORTS_COREDUMP_STACK_PTR 1
#define CONFIG_ARCH_SUPPORTS_ARCH_HW_INIT 1
#define CONFIG_ARCH_SUPPORTS_ROM_START 1
#define CONFIG_ARCH_HAS_EXTRA_EXCEPTION_INFO 1
#define CONFIG_ARCH_HAS_THREAD_LOCAL_STORAGE 1
#define CONFIG_ARCH_HAS_SUSPEND_TO_RAM 1
#define CONFIG_ARCH_HAS_THREAD_ABORT 1
#define CONFIG_ARCH_HAS_CODE_DATA_RELOCATION 1
#define CONFIG_CPU_HAS_FPU 1
#define CONFIG_CPU_HAS_MPU 1
#define CONFIG_CPU_HAS_ICACHE 1
#define CONFIG_MPU 1
#define CONFIG_MPU_LOG_LEVEL_DEFAULT 1
#define CONFIG_MPU_LOG_LEVEL 3
#define CONFIG_MPU_REQUIRES_POWER_OF_TWO_ALIGNMENT 1
#define CONFIG_SRAM_REGION_PERMISSIONS 1
#define CONFIG_ARCH_CACHE 1
#define CONFIG_TOOLCHAIN_HAS_BUILTIN_FFS 1
#define CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN 1
#define CONFIG_KERNEL_LOG_LEVEL_DEFAULT 1
#define CONFIG_KERNEL_LOG_LEVEL 3
#define CONFIG_NUM_COOP_PRIORITIES 16
#define CONFIG_MAIN_THREAD_PRIORITY 0
#define CONFIG_COOP_ENABLED 1
#define CONFIG_PREEMPT_ENABLED 1
#define CONFIG_PRIORITY_CEILING -127
#define CONFIG_THREAD_STACK_INFO 1
#define CONFIG_SCHED_SIMPLE 1
#define CONFIG_WAITQ_SIMPLE 1
#define CONFIG_LIBC_ERRNO 1
#define CONFIG_ERRNO 1
#define CONFIG_CURRENT_THREAD_USE_TLS 1
#define CONFIG_BOOT_BANNER 1
#define CONFIG_BOOT_BANNER_STRING "Booting Zephyr OS build"
#define CONFIG_BOOT_DELAY 0
#define CONFIG_SYSTEM_WORKQUEUE_PRIORITY -1
#define CONFIG_SYSTEM_WORKQUEUE_WORK_TIMEOUT_MS 0
#define CONFIG_BARRIER_OPERATIONS_ARCH 1
#define CONFIG_ATOMIC_OPERATIONS_BUILTIN 1
#define CONFIG_TIMESLICING 1
#define CONFIG_TIMESLICE_PRIORITY 0
#define CONFIG_NUM_MBOX_ASYNC_MSGS 10
#define CONFIG_HEAP_MEM_POOL_SIZE 65536
#define CONFIG_SWAP_NONATOMIC 1
#define CONFIG_TIMEOUT_64BIT 1
#define CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS 365
#define CONFIG_ARCH_MEM_DOMAIN_SUPPORTS_ISOLATED_STACKS 1
#define CONFIG_MEM_DOMAIN_ISOLATED_STACKS 1
#define CONFIG_TOOLCHAIN_SUPPORTS_THREAD_LOCAL_STORAGE 1
#define CONFIG_THREAD_LOCAL_STORAGE 1
#define CONFIG_TOOLCHAIN_SUPPORTS_STATIC_INIT_GNU 1
#define CONFIG_DEVICE_DEINIT_SUPPORT 1
#define CONFIG_KERNEL_INIT_PRIORITY_OBJECTS 30
#define CONFIG_KERNEL_INIT_PRIORITY_LIBC 35
#define CONFIG_KERNEL_INIT_PRIORITY_DEFAULT 40
#define CONFIG_KERNEL_INIT_PRIORITY_DEVICE 50
#define CONFIG_APPLICATION_INIT_PRIORITY 90
#define CONFIG_SOC_EARLY_INIT_HOOK 1
#define CONFIG_CACHE_LOG_LEVEL_DEFAULT 1
#define CONFIG_CACHE_LOG_LEVEL 3
#define CONFIG_CLOCK_CONTROL_LOG_LEVEL_DEFAULT 1
#define CONFIG_CLOCK_CONTROL_LOG_LEVEL 3
#define CONFIG_CLOCK_CONTROL_STM32_CUBE 1
#define CONFIG_CLOCK_STM32_HSE_CLOCK 25000000
#define CONFIG_CONSOLE_INPUT_MAX_LINE_LEN 128
#define CONFIG_CONSOLE_HAS_DRIVER 1
#define CONFIG_CONSOLE_INIT_PRIORITY 60
#define CONFIG_UART_CONSOLE 1
#define CONFIG_UART_CONSOLE_LOG_LEVEL_DEFAULT 1
#define CONFIG_UART_CONSOLE_LOG_LEVEL 3
#define CONFIG_DISPLAY 1
#define CONFIG_DISPLAY_INIT_PRIORITY 85
#define CONFIG_DISPLAY_LOG_LEVEL_DEFAULT 1
#define CONFIG_DISPLAY_LOG_LEVEL 3
#define CONFIG_STM32_LTDC 1
#define CONFIG_STM32_LTDC_ARGB8888 1
#define CONFIG_STM32_LTDC_DISABLE_FMC_BANK1 1
#define CONFIG_NT35510 1
#define CONFIG_DISPLAY_NT35510_INIT_PRIORITY 87
#define CONFIG_GPIO_LOG_LEVEL_DEFAULT 1
#define CONFIG_GPIO_LOG_LEVEL 3
#define CONFIG_GPIO_STM32 1
#define CONFIG_I2C 1
#define CONFIG_I2C_STM32 1
#define CONFIG_I2C_STM32_V2 1
#define CONFIG_I2C_STM32_INTERRUPT 1
#define CONFIG_I2C_INIT_PRIORITY 50
#define CONFIG_I2C_LOG_LEVEL_DEFAULT 1
#define CONFIG_I2C_LOG_LEVEL 3
#define CONFIG_INPUT_FT5336 1
#define CONFIG_INPUT_FT5336_INTERRUPT 1
#define CONFIG_INPUT_GPIO_KEYS 1
#define CONFIG_INPUT_TOUCH 1
#define CONFIG_INTC_INIT_PRIORITY 40
#define CONFIG_INTC_LOG_LEVEL_DEFAULT 1
#define CONFIG_INTC_LOG_LEVEL 3
#define CONFIG_EXTI_STM32 1
#define CONFIG_GPIO_INTC_STM32 1
#define CONFIG_MEMC_INIT_PRIORITY 0
#define CONFIG_MEMC_STM32 1
#define CONFIG_MEMC_STM32_SDRAM 1
#define CONFIG_MEMC_LOG_LEVEL_DEFAULT 1
#define CONFIG_MEMC_LOG_LEVEL 3
#define CONFIG_MIPI_DSI_LOG_LEVEL_DEFAULT 1
#define CONFIG_MIPI_DSI_LOG_LEVEL 3
#define CONFIG_MIPI_DSI_INIT_PRIORITY 85
#define CONFIG_MIPI_DSI_STM32 1
#define CONFIG_PINCTRL 1
#define CONFIG_PINCTRL_LOG_LEVEL_DEFAULT 1
#define CONFIG_PINCTRL_LOG_LEVEL 3
#define CONFIG_PINCTRL_STM32 1
#define CONFIG_PINCTRL_STM32_REMAP_INIT_PRIORITY 2
#define CONFIG_RESET_INIT_PRIORITY 35
#define CONFIG_RESET_STM32 1
#define CONFIG_SERIAL_HAS_DRIVER 1
#define CONFIG_SERIAL_SUPPORT_INTERRUPT 1
#define CONFIG_SERIAL_INIT_PRIORITY 50
#define CONFIG_UART_LOG_LEVEL_DEFAULT 1
#define CONFIG_UART_LOG_LEVEL 3
#define CONFIG_UART_STM32 1
#define CONFIG_TIMER_HAS_64BIT_CYCLE_COUNTER 1
#define CONFIG_SYSTEM_CLOCK_INIT_PRIORITY 0
#define CONFIG_TICKLESS_CAPABLE 1
#define CONFIG_SYSTEM_TIMER_HAS_DISABLE_SUPPORT 1
#define CONFIG_CORTEX_M_SYSTICK_INSTALL_ISR 1
#define CONFIG_CORTEX_M_SYSTICK_64BIT_CYCLE_COUNTER 1
#define CONFIG_CORTEX_M_SYSTICK_LPM_TIMER_NONE 1
#define CONFIG_NRF_USBD_COMMON_LOG_LEVEL_DEFAULT 1
#define CONFIG_NRF_USBD_COMMON_LOG_LEVEL 3
#define CONFIG_USBC_LOG_LEVEL_DEFAULT 1
#define CONFIG_USBC_LOG_LEVEL 3
#define CONFIG_VIRTIO_LOG_LEVEL_DEFAULT 1
#define CONFIG_VIRTIO_LOG_LEVEL 3
#define CONFIG_FULL_LIBC_SUPPORTED 1
#define CONFIG_MINIMAL_LIBC_SUPPORTED 1
#define CONFIG_NEWLIB_LIBC_SUPPORTED 1
#define CONFIG_PICOLIBC_SUPPORTED 1
#define CONFIG_PICOLIBC 1
#define CONFIG_HAS_NEWLIB_LIBC_NANO 1
#define CONFIG_COMMON_LIBC_ABORT 1
#define CONFIG_COMMON_LIBC_TIME 1
#define CONFIG_COMMON_LIBC_MALLOC 1
#define CONFIG_COMMON_LIBC_CALLOC 1
#define CONFIG_COMMON_LIBC_REALLOCARRAY 1
#define CONFIG_PICOLIBC_USE_TOOLCHAIN 1
#define CONFIG_PICOLIBC_IO_LONG_LONG 1
#define CONFIG_STDOUT_CONSOLE 1
#define CONFIG_NEED_LIBC_MEM_PARTITION 1
#define CONFIG_SYS_HEAP_INFO 1
#define CONFIG_SYS_HEAP_ALLOC_LOOPS 3
#define CONFIG_SYS_HEAP_ARRAY_SIZE 0
#define CONFIG_SYS_HEAP_AUTO 1
#define CONFIG_ZVFS_OPEN_MAX 4
#define CONFIG_MPSC_PBUF 1
#define CONFIG_CBPRINTF_COMPLETE 1
#define CONFIG_CBPRINTF_FULL_INTEGRAL 1
#define CONFIG_CBPRINTF_PACKAGE_LOG_LEVEL_DEFAULT 1
#define CONFIG_CBPRINTF_PACKAGE_LOG_LEVEL 3
#define CONFIG_CBPRINTF_CONVERT_CHECK_PTR 1
#define CONFIG_POSIX_AEP_CHOICE_NONE 1
#define CONFIG_POSIX_OPEN_MAX 4
#define CONFIG_POSIX_PAGE_SIZE 0x40
#define CONFIG_XSI_SINGLE_PROCESS_LOG_LEVEL_DEFAULT 1
#define CONFIG_XSI_SINGLE_PROCESS_LOG_LEVEL 3
#define CONFIG_TC_PROVIDES_POSIX_C_LANG_SUPPORT_R 1
#define CONFIG_LIBGCC_RTLIB 1
#define CONFIG_RING_BUFFER 1
#define CONFIG_PRINTK 1
#define CONFIG_EARLY_CONSOLE 1
#define CONFIG_ASSERT_VERBOSE 1
#define CONFIG_CPU_LOAD_LOG_PERIODICALLY 0
#define CONFIG_CPU_LOAD_LOG_LEVEL_DEFAULT 1
#define CONFIG_CPU_LOAD_LOG_LEVEL 3
#define CONFIG_INPUT_LOG_LEVEL_DEFAULT 1
#define CONFIG_INPUT_LOG_LEVEL 3
#define CONFIG_INPUT_MODE_THREAD 1
#define CONFIG_INPUT_QUEUE_MAX_MSGS 16
#define CONFIG_INPUT_THREAD_STACK_SIZE 1024
#define CONFIG_LOG_CORE_INIT_PRIORITY 0
#define CONFIG_LOG_MODE_DEFERRED 1
#define CONFIG_LOG_FLUSH_SLEEP_US 10000
#define CONFIG_LOG_DEFAULT_LEVEL 3
#define CONFIG_LOG_OVERRIDE_LEVEL 0
#define CONFIG_LOG_MAX_LEVEL 4
#define CONFIG_LOG_PRINTK 1
#define CONFIG_LOG_MODE_OVERFLOW 1
#define CONFIG_LOG_PROCESS_TRIGGER_THRESHOLD 10
#define CONFIG_LOG_PROCESS_THREAD 1
#define CONFIG_LOG_PROCESS_THREAD_STARTUP_DELAY_MS 0
#define CONFIG_LOG_PROCESS_THREAD_SLEEP_MS 1000
#define CONFIG_LOG_PROCESS_THREAD_STACK_SIZE 768
#define CONFIG_LOG_BUFFER_SIZE 1024
#define CONFIG_LOG_TRACE_SHORT_TIMESTAMP 1
#define CONFIG_LOG_FUNC_NAME_PREFIX_DBG 1
#define CONFIG_LOG_BACKEND_SHOW_COLOR 1
#define CONFIG_LOG_TAG_MAX_LEN 0
#define CONFIG_LOG_BACKEND_SUPPORTS_FORMAT_TIMESTAMP 1
#define CONFIG_LOG_BACKEND_FORMAT_TIMESTAMP 1
#define CONFIG_LOG_OUTPUT_FORMAT_TIME_TIMESTAMP 1
#define CONFIG_LOG_BACKEND_UART 1
#define CONFIG_LOG_BACKEND_UART_BUFFER_SIZE 1
#define CONFIG_LOG_BACKEND_UART_AUTOSTART 1
#define CONFIG_LOG_BACKEND_UART_OUTPUT_TEXT 1
#define CONFIG_LOG_BACKEND_UART_OUTPUT_DEFAULT 0
#define CONFIG_LOG_USE_VLA 1
#define CONFIG_LOG_SIMPLE_MSG_OPTIMIZE 1
#define CONFIG_LOG_FAILURE_REPORT_PERIOD 1000
#define CONFIG_LOG_RATELIMIT 1
#define CONFIG_LOG_RATELIMIT_INTERVAL_MS 5000
#define CONFIG_LOG_OUTPUT 1
#define CONFIG_MEM_ATTR 1
#define CONFIG_TIMER_RANDOM_INITIAL_STATE 123456789
#define CONFIG_CSPRNG_AVAILABLE 1
#define CONFIG_TOOLCHAIN_ZEPHYR_0_17 1
#define CONFIG_TOOLCHAIN_ZEPHYR_SUPPORTS_THREAD_LOCAL_STORAGE 1
#define CONFIG_TOOLCHAIN_ZEPHYR_SUPPORTS_GNU_EXTENSIONS 1
#define CONFIG_LINKER_ORPHAN_SECTION_WARN 1
#define CONFIG_FLASH_LOAD_SIZE 0x0
#define CONFIG_ROM_END_OFFSET 0x0
#define CONFIG_LD_LINKER_SCRIPT_SUPPORTED 1
#define CONFIG_LD_LINKER_TEMPLATE 1
#define CONFIG_LINKER_SORT_BY_ALIGNMENT 1
#define CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT 1
#define CONFIG_LINKER_LAST_SECTION_ID 1
#define CONFIG_LINKER_LAST_SECTION_ID_PATTERN 0xE015E015
#define CONFIG_LINKER_USE_RELAX 1
#define CONFIG_LINKER_ITERABLE_SUBALIGN 4
#define CONFIG_LINKER_DEVNULL_SUPPORT 1
#define CONFIG_STD_C99 1
#define CONFIG_TOOLCHAIN_SUPPORTS_GNU_EXTENSIONS 1
#define CONFIG_SIZE_OPTIMIZATIONS 1
#define CONFIG_COMPILER_TRACK_MACRO_EXPANSION 1
#define CONFIG_COMPILER_COLOR_DIAGNOSTICS 1
#define CONFIG_FORTIFY_SOURCE_COMPILE_TIME 1
#define CONFIG_COMPILER_OPT ""
#define CONFIG_TOOLCHAIN_SUPPORTS_VLA_IN_STATEMENTS 1
#define CONFIG_RUNTIME_ERROR_CHECKS 1
#define CONFIG_KERNEL_BIN_NAME "zephyr"
#define CONFIG_OUTPUT_STAT 1
#define CONFIG_OUTPUT_PRINT_MEMORY_USAGE 1
#define CONFIG_BUILD_GAP_FILL_PATTERN 0xFF
#define CONFIG_BUILD_OUTPUT_STRIP_PATHS 1
#define CONFIG_CHECK_INIT_PRIORITIES 1
#define CONFIG_WARN_DEPRECATED 1
#define CONFIG_EXPERIMENTAL 1
#define CONFIG_ENFORCE_ZEPHYR_STDINT 1
#define CONFIG_LEGACY_GENERATED_INCLUDE_PATH 1
