Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 654fc541d99e4122ac7f022df691676e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SAT_sim_behav xil_defaultlib.SAT_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'carry_out' [C:/Users/naume/OneDrive/Desktop/Facultate/Semestrul2/CN/Labs/sumator_anticipare_transport/sumator_anticipare_transport.srcs/sources_1/new/SAT_16.v:11]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'carry_out' [C:/Users/naume/OneDrive/Desktop/Facultate/Semestrul2/CN/Labs/sumator_anticipare_transport/sumator_anticipare_transport.srcs/sources_1/new/SAT_16.v:12]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'carry_out' [C:/Users/naume/OneDrive/Desktop/Facultate/Semestrul2/CN/Labs/sumator_anticipare_transport/sumator_anticipare_transport.srcs/sources_1/new/SAT_16.v:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'carry_out' [C:/Users/naume/OneDrive/Desktop/Facultate/Semestrul2/CN/Labs/sumator_anticipare_transport/sumator_anticipare_transport.srcs/sources_1/new/SAT_16.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SAT_4
Compiling module xil_defaultlib.SAT_16
Compiling module xil_defaultlib.SAT_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot SAT_sim_behav
