#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2018.06
# platform  : Linux 3.10.0-957.21.3.el7.x86_64
# version   : 2018.06p002 64 bits
# build date: 2018.08.27 18:04:53 PDT
#----------------------------------------
# started Fri Dec 18 00:30:53 GMT 2020
# hostname  : ee-mill3.ee.ic.ac.uk
# pid       : 195816
# arguments : '-label' 'session_0' '-console' 'ee-mill3.ee.ic.ac.uk:39020' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/tms4517/nfshome/JasperGold/uart_tx/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/tms4517/nfshome/JasperGold/uart_tx/jgproject/.tmp/.initCmds.tcl' 'uart_tx.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2018 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/tms4517/nfshome/JasperGold/uart_tx/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_pint" and "jasper_fao".
INFO: reading configuration file "/home/tms4517/.config/jasper/jaspergold.conf".
% # Script for multiplier example in JasperGold
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% analyze -clear
% analyze -sv parity_gen.sv
[-- (VERI-1482)] Analyzing Verilog file '/usr/local/cadence/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'parity_gen.sv'
[WARN (VERI-1763)] parity_gen.sv(23): the sva directive is not sensitive to clock. The directive will be sampled on the posedge of the fastest clock.
% analyze -sv uart_tx.sv
[-- (VERI-1482)] Analyzing Verilog file 'uart_tx.sv'
% #elaborate -bbox_mul 64 -top parity_generator
% elaborate -bbox_mul 64 -top UART_TX
INFO (ISW003): Top module name is "UART_TX".
[WARN (VERI-2336)] uart_tx.sv(123): variable 'count_tick' may be used before assigned in always_comb or always @* block : might cause synthesis - simulation differences
[WARN (VERI-2336)] uart_tx.sv(141): variable 'count_tick' may be used before assigned in always_comb or always @* block : might cause synthesis - simulation differences
[WARN (VERI-2336)] uart_tx.sv(161): variable 'count_tick' may be used before assigned in always_comb or always @* block : might cause synthesis - simulation differences
[WARN (VERI-2336)] uart_tx.sv(178): variable 'count_tick' may be used before assigned in always_comb or always @* block : might cause synthesis - simulation differences
[INFO (VERI-1018)] uart_tx.sv(38): compiling module 'UART_TX'
[WARN (VERI-1209)] uart_tx.sv(102): expression size 4 truncated to fit in target size 3
[WARN (VERI-1209)] uart_tx.sv(123): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] uart_tx.sv(131): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] uart_tx.sv(141): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] uart_tx.sv(149): expression size 32 truncated to fit in target size 3
[WARN (VERI-1209)] uart_tx.sv(152): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] uart_tx.sv(161): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] uart_tx.sv(169): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] uart_tx.sv(178): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] uart_tx.sv(185): expression size 32 truncated to fit in target size 4
[INFO (VERI-1018)] parity_gen.sv(1): compiling module 'parity_generator'
UART_TX
[<embedded>] % 
[<embedded>] % # Setup global clocks and resets
[<embedded>] % clock clk
[<embedded>] % #reset -expression !(rst_n)
[<embedded>] % reset -expression !(resetn)
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "resetn".
[<embedded>] % 
[<embedded>] % # Setup task
[<embedded>] % task -set <embedded>
<embedded>
[<embedded>] % set_proofgrid_max_jobs 4
[<embedded>] % set_proofgrid_max_local_jobs 4
[<embedded>] % 
[<embedded>] % cover -name test_cover_from_tcl {@(posedge clk) disable iff (!rst_n) done && ab == 10'd35}
ERROR (ENL002): Unable to find signal "rst_n".

ERROR: problem encountered at line 19 in file uart_tx.tcl

INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
