INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/decoder/decoder.srcs/sources_1/new/decoding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoding
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [D:/onedrive/WSU/EE214/decoder/decoder.srcs/sources_1/new/decoding.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/decoder/decoder.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/WSU/EE214/decoder/decoder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
