# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../semestrak_rev.ip_user_files/ipstatic" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/Counter.v" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/Register.v" \
"../../../../semestrak_rev.gen/sources_1/ip/blk_mem_RAM/sim/blk_mem_RAM.v" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/ALU.v" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/Kontroler.v" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/LIFO.v" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/mux_var_8.v" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/clocking_plex.v" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sim_1/new/ALU_tb.v" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/Invertor.v" \
"../../../../semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/mux_variable.v" \
"../../../../semestrak_rev.gen/sources_1/ip/clk_wiz_10MHz/clk_wiz_10MHz_clk_wiz.v" \
"../../../../semestrak_rev.gen/sources_1/ip/clk_wiz_10MHz/clk_wiz_10MHz.v" \
"../../../../semestrak_rev.srcs/sources_1/new/FullAdder.v" \
"../../../../semestrak_rev.gen/sources_1/ip/blk_mem_ROM/sim/blk_mem_ROM.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
