// SPDX-License-Identifier: BSD-3-Clause
//
// Copyright 2020 NXP
//
// Author: Daniel Baluta <daniel.baluta@nxp.com>

#include <sof/compiler_info.h>
#include <sof/debug/debug.h>
#include <rtos/interrupt.h>
#include <sof/ipc/common.h>
#include <sof/ipc/driver.h>
#include <sof/ipc/msg.h>
#include <sof/drivers/mu.h>
#include <rtos/timer.h>
#include <sof/fw-ready-metadata.h>
#include <sof/lib/agent.h>
#include <rtos/clk.h>
#include <sof/lib/cpu.h>
#include <sof/lib/dai.h>
#include <sof/lib/dma.h>
#include <sof/lib/mailbox.h>
#include <sof/lib/memory.h>
#include <sof/lib/mm_heap.h>
#include <sof/platform.h>
#include <sof/schedule/edf_schedule.h>
#include <sof/schedule/ll_schedule.h>
#include <sof/schedule/ll_schedule_domain.h>
#include <rtos/sof.h>
#include <sof/trace/dma-trace.h>
#include <ipc/dai.h>
#include <ipc/header.h>
#include <ipc/info.h>
#include <kernel/abi.h>
#include <kernel/ext_manifest.h>
#include <sof_versions.h>
#include <errno.h>
#include <stdint.h>

struct sof;

#if CONFIG_IPC_MAJOR_4
/* for the FW_READY trace via the shared ipc_tr context */
LOG_MODULE_DECLARE(ipc, CONFIG_SOF_LOG_LEVEL);
#endif

#if !CONFIG_IPC_MAJOR_4
static const struct sof_ipc_fw_ready ready
	__section(".fw_ready") = {
	.hdr = {
		.cmd = SOF_IPC_FW_READY,
		.size = sizeof(struct sof_ipc_fw_ready),
	},
	/* dspbox is for DSP initiated IPC, hostbox is for host initiated IPC */
	.version = {
		.hdr.size = sizeof(struct sof_ipc_fw_version),
		.micro = SOF_MICRO,
		.minor = SOF_MINOR,
		.major = SOF_MAJOR,
/* opt-in; reproducible build by default */
#if BLD_COUNTERS
		.build = SOF_BUILD, /* See version-build-counter.cmake */
		.date = __DATE__,
		.time = __TIME__,
#else
		.build = -1,
		.date = "dtermin.\0",
		.time = "fwready.\0",
#endif
		.tag = SOF_TAG,
		.abi_version = SOF_ABI_VERSION,
		.src_hash = SOF_SRC_HASH,
	},
	.flags = DEBUG_SET_FW_READY_FLAGS,
};

#define NUM_IMX_WINDOWS		6

const struct ext_man_windows xsram_window
		__aligned(EXT_MAN_ALIGN) __section(".fw_metadata") __unused = {
	.hdr = {
		.type = EXT_MAN_ELEM_WINDOW,
		.elem_size = ALIGN_UP_COMPILE(sizeof(struct ext_man_windows), EXT_MAN_ALIGN),
	},
	.window = {
		.ext_hdr	= {
			.hdr.cmd = SOF_IPC_FW_READY,
			.hdr.size = sizeof(struct sof_ipc_window),
			.type	= SOF_IPC_EXT_WINDOW,
		},
		.num_windows	= NUM_IMX_WINDOWS,
		.window	= {
			{
				.type	= SOF_IPC_REGION_UPBOX,
				.id	= 0,	/* map to host window 0 */
				.flags	= 0, // TODO: set later
				.size	= MAILBOX_DSPBOX_SIZE,
				.offset	= MAILBOX_DSPBOX_OFFSET,
			},
			{
				.type	= SOF_IPC_REGION_DOWNBOX,
				.id	= 0,	/* map to host window 0 */
				.flags	= 0, // TODO: set later
				.size	= MAILBOX_HOSTBOX_SIZE,
				.offset	= MAILBOX_HOSTBOX_OFFSET,
			},
			{
				.type	= SOF_IPC_REGION_DEBUG,
				.id	= 0,	/* map to host window 0 */
				.flags	= 0, // TODO: set later
				.size	= MAILBOX_DEBUG_SIZE,
				.offset	= MAILBOX_DEBUG_OFFSET,
			},
			{
				.type	= SOF_IPC_REGION_TRACE,
				.id	= 0,	/* map to host window 0 */
				.flags	= 0, // TODO: set later
				.size	= MAILBOX_TRACE_SIZE,
				.offset	= MAILBOX_TRACE_OFFSET,
			},
			{
				.type	= SOF_IPC_REGION_STREAM,
				.id	= 0,	/* map to host window 0 */
				.flags	= 0, // TODO: set later
				.size	= MAILBOX_STREAM_SIZE,
				.offset	= MAILBOX_STREAM_OFFSET,
			},
			{
				.type	= SOF_IPC_REGION_EXCEPTION,
				.id	= 0,	/* map to host window 0 */
				.flags	= 0, // TODO: set later
				.size	= MAILBOX_EXCEPTION_SIZE,
				.offset	= MAILBOX_EXCEPTION_OFFSET,
			},
		},
	},
};
#endif /* !CONFIG_IPC_MAJOR_4 */

#if CONFIG_IPC_MAJOR_4
#include <rimage/sof/user/manifest.h>

/*
 * IPC4 module manifest entries, consumed by rimage's i.MX ext-manifest v4
 * generator (ext_man_write_imx_ipc4()) from the ".module" ELF section and
 * re-emitted as the module table in the "$AE1" extended manifest that the
 * Linux IPC4 loader parses.
 *
 * Entry order defines the IPC4 module IDs the host will use: the generator
 * assigns id = table index, so BASEFW must stay the first entry. The UUIDs
 * must match uuid-registry.txt (and therefore the topology widgets).
 */
#define IMX_MAN_MODULE(mname, uuid_a, uuid_b, uuid_c, uuid_d...)	\
	{								\
		.module = {						\
			.name = mname,					\
			.uuid = {					\
				.a = uuid_a,				\
				.b = uuid_b,				\
				.c = uuid_c,				\
				.d = { uuid_d },			\
			},						\
			.type = {					\
				.load_type = SOF_MAN_MOD_TYPE_BUILTIN,	\
				.domain_ll = 1,				\
			},						\
			.affinity_mask = 1,				\
			.instance_max_count = 8,			\
		},							\
	}

static const struct sof_man_module_manifest imx8m_man_modules[]
	__section(".module") __used = {
	IMX_MAN_MODULE("BASEFW", 0x0e398c32, 0x5ade, 0xba4b,
		       0x93, 0xb1, 0xc5, 0x04, 0x32, 0x28, 0x0e, 0xe4),
	IMX_MAN_MODULE("COPIER", 0x9ba00c83, 0xca12, 0x4a83,
		       0x94, 0x3c, 0x1f, 0xa2, 0xe8, 0x2f, 0x9d, 0xda),
	IMX_MAN_MODULE("GAIN", 0x61bca9a8, 0x18d0, 0x4a18,
		       0x8e, 0x7b, 0x26, 0x39, 0x21, 0x98, 0x04, 0xb7),
	IMX_MAN_MODULE("MIXIN", 0x39656eb2, 0x3b71, 0x4049,
		       0x8d, 0x3f, 0xf9, 0x2c, 0xd5, 0xc4, 0x3c, 0x09),
	IMX_MAN_MODULE("MIXOUT", 0x3c56505a, 0x24d7, 0x418f,
		       0xbd, 0xdc, 0xc1, 0xf5, 0xa3, 0xac, 0x2a, 0xe0),
};

/*
 * Resolve an IPC4 module ID to its manifest entry. Module IDs are the entry
 * indices of the table above (the same order the host sees in the "$AE1"
 * extended manifest), so this is the i.MX substitute for Intel's IMR-resident
 * rimage manifest used by ipc4_get_comp_drv().
 */
const struct sof_man_module *platform_ipc4_get_module(uint32_t module_id)
{
	if (module_id >= ARRAY_SIZE(imx8m_man_modules))
		return NULL;

	return &imx8m_man_modules[module_id].module;
}
#endif /* CONFIG_IPC_MAJOR_4 */

int platform_boot_complete(uint32_t boot_message)
{
#if CONFIG_IPC_MAJOR_4
	struct ipc_cmd_hdr header;

	/*
	 * IPC4: notify the host that the firmware is ready by sending the
	 * SOF_IPC4_FW_READY notification header through the regular IPC send
	 * path (which writes the header to the reserved dspbox header slot and
	 * rings the MU doorbell). No fw_ready payload struct is used.
	 */
	ipc_boot_complete_msg(&header, 0);
	header.pri |= boot_message;

	tr_info(&ipc_tr, "ipc4: FW_READY -> pri 0x%08x ext 0x%08x",
		header.pri, header.ext);

	struct ipc_msg msg = {
		.header = header.pri,
		.extension = header.ext,
		.tx_size = 0,
		.tx_data = NULL,
	};

	return ipc_platform_send_msg(&msg);
#else
	mailbox_dspbox_write(0, &ready, sizeof(ready));

	/* now interrupt host to tell it we are done booting */
	imx_mu_xcr_rmw(IMX_MU_VERSION, IMX_MU_GCR, IMX_MU_xCR_GIRn(IMX_MU_VERSION, 1), 0);

	/* boot now complete so we can relax the CPU */
	/* For now skip this to gain more processing performance
	 * for SRC component.
	 */
	/* clock_set_freq(CLK_CPU, CLK_DEFAULT_CPU_HZ); */

	return 0;
#endif
}

int platform_init(struct sof *sof)
{
	int ret;

	/*
	 * i.MX has no dedicated IPC4 SW register block: MAILBOX_SW_REG_BASE
	 * is carved out of DSP SRAM (see platform/lib/mailbox.h). On DSP
	 * reload the host (remoteproc) only writes the firmware ELF's
	 * loadable segments; this reserved SRAM window is not part of any
	 * PT_LOAD segment and is not a .bss variable, so neither the loader
	 * nor the C runtime zeroes it. Stale content therefore persists
	 * across firmware reloads (a full SoC power cycle is required to
	 * actually clear the SRAM). In particular, LLP reading slots left
	 * non-zero by a previous boot that never cleanly freed its DAI
	 * components accumulate and eventually exhaust the fixed-size
	 * llp_gpdma_reading_slots[] table, making DAI creation fail with
	 * "can't find free slot" even though nothing is actually in use.
	 * Explicitly clear it on every boot to guarantee a known-good state.
	 */
	bzero((void *)MAILBOX_SW_REG_BASE, MAILBOX_SW_REG_SIZE);
	dcache_writeback_region((__sparse_force void __sparse_cache *)MAILBOX_SW_REG_BASE,
				 MAILBOX_SW_REG_SIZE);

	platform_interrupt_init();
	platform_clock_init(sof);
	scheduler_init_edf();

	/* init low latency domains and schedulers */
	sof->platform_timer_domain =
		timer_domain_init(sof->platform_timer, PLATFORM_DEFAULT_CLOCK);
	scheduler_init_ll(sof->platform_timer_domain);

	sa_init(sof, CONFIG_SYSTICK_PERIOD);

	clock_set_freq(CLK_CPU(cpu_get_id()), CLK_MAX_CPU_HZ);

	/* init DMA */
	ret = dmac_init(sof);
	if (ret < 0)
		return -ENODEV;

	/* initialize the host IPC mechanims */
	ipc_init(sof);

	ret = dai_init(sof);
	if (ret < 0)
		return -ENODEV;

#if CONFIG_TRACE
	/* Initialize DMA for Trace*/
	trace_point(TRACE_BOOT_PLATFORM_DMA_TRACE);
	dma_trace_init_complete(sof->dmat);
#endif

	/* show heap status */
	heap_trace_all(1);

	return 0;
}

int platform_context_save(struct sof *sof)
{
	return 0;
}
