Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Thu Mar  9 15:48:09 2017
| Host         : tea02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_clock_utilization -file hcode_shell_top_clock_utilization_routed.rpt
| Design       : hcode_shell_top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Cell Type Counts per Global Clock: Region X1Y0
7. Cell Type Counts per Global Clock: Region X1Y1
8. Cell Type Counts per Global Clock: Region X0Y2
9. Cell Type Counts per Global Clock: Region X1Y2
10. Cell Type Counts per Global Clock: Region X0Y3
11. Cell Type Counts per Global Clock: Region X1Y3
12. Cell Type Counts per Global Clock: Region X0Y6
13. Cell Type Counts per Global Clock: Region X1Y6
14. Load Cell Placement Summary for Global Clock g0
15. Load Cell Placement Summary for Global Clock g1
16. Load Cell Placement Summary for Global Clock g2
17. Load Cell Placement Summary for Global Clock g3
18. Load Cell Placement Summary for Global Clock g4
19. Load Cell Placement Summary for Global Clock g5
20. Load Cell Placement Summary for Global Clock g6
21. Load Cell Placement Summary for Global Clock g7
22. Load Cell Placement Summary for Global Clock g8

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    9 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |       168 |   0 |            0 |      0 |
| BUFIO    |    0 |        56 |   0 |            0 |      0 |
| BUFMR    |    0 |        28 |   0 |            0 |      0 |
| BUFR     |    0 |        56 |   0 |            0 |      0 |
| MMCM     |    3 |        14 |   0 |            0 |      0 |
| PLL      |    0 |        14 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                  | Driver Pin                                                                                                   | Net                                                                                                     |
+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |      |                   |                 5 |        5051 |               0 |        4.000 | userclk1                                                                                                                                               | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O                             | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |
| g1        | src0      | BUFGCTRL/O      | None       | BUFGCTRL_X0Y1  | n/a          |      |                   |                 4 |        2531 |               0 |        8.000 | clk_125mhz                                                                                                                                             | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O                           | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |
| g2        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y2  | n/a          |      |                   |                 3 |         756 |               0 |        8.000 | clk_125mhz                                                                                                                                             | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O                                 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    |
| g3        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |                 1 |         161 |               0 |        4.167 | clk_out4_clk_wiz_0                                                                                                                                     | clk_wiz_1/inst/clkout4_buf/O                                                                                 | clk_wiz_1/inst/clk_out4                                                                                 |
| g4        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |      |                   |                 1 |         161 |               0 |        4.167 | clk_out4_clk_wiz_0_1                                                                                                                                   | clk_wiz_2/inst/clkout4_buf/O                                                                                 | clk_wiz_2/inst/clk_out4                                                                                 |
| g5        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y3  | n/a          |      |                   |                 2 |          72 |               0 |       10.000 | sys_clk                                                                                                                                                | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |
| g6        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y18 | n/a          |      |                   |                 1 |           1 |               0 |       20.000 | clkfbout_clk_wiz_0                                                                                                                                     | clk_wiz_1/inst/clkf_buf/O                                                                                    | clk_wiz_1/inst/clkfbout_buf_clk_wiz_0                                                                   |
| g7        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y19 | n/a          |      |                   |                 1 |           1 |               0 |       20.000 | clkfbout_clk_wiz_0_1                                                                                                                                   | clk_wiz_2/inst/clkf_buf/O                                                                                    | clk_wiz_2/inst/clkfbout_buf_clk_wiz_0                                                                   |
| g8        | src4      | BUFG/O          | None       | BUFGCTRL_X0Y4  | n/a          |      |                   |                 1 |           1 |               0 |       10.000 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O                              | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk                                          |
+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                                           | Driver Pin                                                                                                                                             | Net                                                                                                                                 |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g1, g2    | MMCME2_ADV/CLKOUT0     | None                | MMCME2_ADV_X0Y3     | X0Y3         |           2 |               0 |               8.000 | clk_125mhz                                                                                                                                             | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0                                                                                 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz                                                                  |
| src0      | g0        | MMCME2_ADV/CLKOUT2     | None                | MMCME2_ADV_X0Y3     | X0Y3         |           1 |               0 |               4.000 | userclk1                                                                                                                                               | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2                                                                                 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1                                                                    |
| src1      | g3        | MMCME2_ADV/CLKOUT3     | None                | MMCME2_ADV_X1Y6     | X1Y6         |           1 |               0 |               4.167 | clk_out4_clk_wiz_0                                                                                                                                     | clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3                                                                                                                   | clk_wiz_1/inst/clk_out4_clk_wiz_0                                                                                                   |
| src1      | g6        | MMCME2_ADV/CLKFBOUT    | None                | MMCME2_ADV_X1Y6     | X1Y6         |           1 |               0 |              20.000 | clkfbout_clk_wiz_0                                                                                                                                     | clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT                                                                                                                  | clk_wiz_1/inst/clkfbout_clk_wiz_0                                                                                                   |
| src2      | g4        | MMCME2_ADV/CLKOUT3     | None                | MMCME2_ADV_X0Y6     | X0Y6         |           1 |               0 |               4.167 | clk_out4_clk_wiz_0_1                                                                                                                                   | clk_wiz_2/inst/mmcm_adv_inst/CLKOUT3                                                                                                                   | clk_wiz_2/inst/clk_out4_clk_wiz_0                                                                                                   |
| src2      | g7        | MMCME2_ADV/CLKFBOUT    | None                | MMCME2_ADV_X0Y6     | X0Y6         |           1 |               0 |              20.000 | clkfbout_clk_wiz_0_1                                                                                                                                   | clk_wiz_2/inst/mmcm_adv_inst/CLKFBOUT                                                                                                                  | clk_wiz_2/inst/clkfbout_clk_wiz_0                                                                                                   |
| src3      | g5        | IBUFDS_GTE2/O          | IBUFDS_GTE2_X1Y5    | IBUFDS_GTE2_X1Y5    | X1Y2         |          11 |               0 |              10.000 | sys_clk                                                                                                                                                | xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O                                                                                                       | xillybus_interface_0/xillybus_ins/pcie_ref_clk                                                                                      |
| src4      | g8        | GTXE2_CHANNEL/TXOUTCLK | GTXE2_CHANNEL_X1Y11 | GTXE2_CHANNEL_X1Y11 | X1Y2         |           1 |               0 |              10.000 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5500 |    0 |  2200 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    5 |  5600 |    0 |  2500 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4900 |    0 |  2200 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y1              |    6 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     4 |    0 |     0 |    0 |    50 |    0 |    50 | 5476 |  5600 | 2032 |  2500 |    3 |   160 |   16 |    80 |    0 |   220 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |   27 |  4750 |    0 |  2150 |    0 |   130 |    0 |    65 |    0 |   180 |
| X1Y2              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    4 |     4 |    1 |     1 |    0 |    50 |    0 |    50 | 2554 |  5450 |  644 |  2450 |    0 |   150 |    8 |    75 |    0 |   220 |
| X0Y3              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    2 |  5500 |    2 |  2200 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |   14 |  5600 |   14 |  2500 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5500 |    0 |  2200 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5600 |    0 |  2500 |    0 |   160 |    0 |    80 |    0 |   220 |
| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |    0 |  5350 |    0 |  2150 |    0 |   130 |    0 |    65 |    0 |   180 |
| X1Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     4 |    0 |     1 |    0 |    50 |    0 |    50 |    0 |  5450 |    0 |  2450 |    0 |   150 |    0 |    75 |    0 |   220 |
| X0Y6              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5500 |    0 |  2200 |    0 |   140 |    0 |    70 |    0 |   180 |
| X1Y6              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     4 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  5600 |    0 |  2500 |    0 |   160 |    0 |    80 |    0 |   220 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  2 |  2 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  2 |  1 |
| Y2 |  1 |  4 |
| Y1 |  0 |  6 |
| Y0 |  0 |  1 |
+----+----+----+


6. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g2        | n/a   | BUFG/O          | None       |           5 |               0 |  5 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


7. Cell Type Counts per Global Clock: Region X1Y1
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        3469 |               0 | 3444 |      3 |   19 |   0 |  0 |    0 |   0 |       0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |
| g1        | n/a   | BUFGCTRL/O      | None       |        1322 |               0 | 1318 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |
| g2        | n/a   | BUFG/O          | None       |         405 |               0 |  400 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    |
| g3        | n/a   | BUFG/O          | None       |         161 |               0 |  153 |      0 |    8 |   0 |  0 |    0 |   0 |       0 | clk_wiz_1/inst/clk_out4                                                                                 |
| g4        | n/a   | BUFG/O          | None       |         161 |               0 |  153 |      0 |    8 |   0 |  0 |    0 |   0 |       0 | clk_wiz_2/inst/clk_out4                                                                                 |
| g5        | n/a   | BUFG/O          | None       |          36 |               0 |    8 |     28 |    0 |   0 |  0 |    0 |   0 |       0 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


8. Cell Type Counts per Global Clock: Region X0Y2
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          27 |               0 | 27 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Cell Type Counts per Global Clock: Region X1Y2
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1051 |               0 | 1041 |      1 |    8 |   0 |  0 |    0 |   0 |       1 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in                                |
| g1        | n/a   | BUFGCTRL/O      | None       |        1169 |               0 | 1164 |      0 |    0 |   0 |  4 |    0 |   0 |       1 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0                                 |
| g2        | n/a   | BUFG/O          | None       |         346 |               0 |  341 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in                                    |
| g5        | n/a   | BUFG/O          | None       |          36 |               0 |    8 |     28 |    0 |   0 |  0 |    0 |   0 |       0 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Cell Type Counts per Global Clock: Region X0Y3
--------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| g1        | n/a   | BUFGCTRL/O      | None       |           2 |               0 |  2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0 |
| g8        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk          |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Cell Type Counts per Global Clock: Region X1Y3
--------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
| g1        | n/a   | BUFGCTRL/O      | None       |          14 |               0 | 14 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Cell Type Counts per Global Clock: Region X0Y6
--------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in |
| g7        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | clk_wiz_2/inst/clkfbout_buf_clk_wiz_0                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Cell Type Counts per Global Clock: Region X1Y6
--------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in |
| g6        | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | clk_wiz_1/inst/clkfbout_buf_clk_wiz_0                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                      |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+
| g0        | BUFG/O          | n/a               | userclk1 |       4.000 | {0.000 2.000} |          |        4547 |        0 |              2 |        0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+-------+
|    | X0  | X1    |
+----+-----+-------+
| Y6 |   1 |     1 |
| Y5 |   0 |     0 |
| Y4 |   0 |     0 |
| Y3 |   0 |     0 |
| Y2 |  27 |  1051 |
| Y1 |   0 |  3469 |
| Y0 |   0 |     0 |
+----+-----+-------+


15. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                     |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------+
| g1        | BUFGCTRL/O      | n/a               | clk_125mhz |       8.000 | {0.000 4.000} |          |        2499 |        0 |              0 |        8 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0 |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+
|    | X0 | X1    |
+----+----+-------+
| Y6 |  0 |     0 |
| Y5 |  0 |     0 |
| Y4 |  0 |     0 |
| Y3 |  2 |    14 |
| Y2 |  0 |  1169 |
| Y1 |  0 |  1322 |
| Y0 |  0 |     0 |
+----+----+-------+


16. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g2        | BUFG/O          | n/a               | clk_125mhz |       8.000 | {0.000 4.000} |          |         746 |        0 |              0 |       10 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y6 |  0 |    0 |
| Y5 |  0 |    0 |
| Y4 |  0 |    0 |
| Y3 |  0 |    0 |
| Y2 |  0 |  346 |
| Y1 |  0 |  405 |
| Y0 |  0 |    5 |
+----+----+------+


17. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                     |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------+
| g3        | BUFG/O          | n/a               | clk_out4_clk_wiz_0 |       4.167 | {0.000 2.083} |          |         161 |        0 |              0 |        0 | clk_wiz_1/inst/clk_out4 |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y6 |  0 |    0 |
| Y5 |  0 |    0 |
| Y4 |  0 |    0 |
| Y3 |  0 |    0 |
| Y2 |  0 |    0 |
| Y1 |  0 |  161 |
| Y0 |  0 |    0 |
+----+----+------+


18. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-----------+-----------------+-------------------+----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                     |
+-----------+-----------------+-------------------+----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------+
| g4        | BUFG/O          | n/a               | clk_out4_clk_wiz_0_1 |       4.167 | {0.000 2.083} |          |         161 |        0 |              0 |        0 | clk_wiz_2/inst/clk_out4 |
+-----------+-----------------+-------------------+----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y6 |  0 |    0 |
| Y5 |  0 |    0 |
| Y4 |  0 |    0 |
| Y3 |  0 |    0 |
| Y2 |  0 |    0 |
| Y1 |  0 |  161 |
| Y0 |  0 |    0 |
+----+----+------+


19. Load Cell Placement Summary for Global Clock g5
---------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                     |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------+
| g5        | BUFG/O          | n/a               | sys_clk |      10.000 | {0.000 5.000} |          |          72 |        0 |              0 |        0 | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y6 |  0 |   0 |
| Y5 |  0 |   0 |
| Y4 |  0 |   0 |
| Y3 |  0 |   0 |
| Y2 |  0 |  36 |
| Y1 |  0 |  36 |
| Y0 |  0 |   0 |
+----+----+-----+


20. Load Cell Placement Summary for Global Clock g6
---------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                   |
+-----------+-----------------+-------------------+--------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------+
| g6        | BUFG/O          | n/a               | clkfbout_clk_wiz_0 |      20.000 | {0.000 10.000} |          |           0 |        0 |              1 |        0 | clk_wiz_1/inst/clkfbout_buf_clk_wiz_0 |
+-----------+-----------------+-------------------+--------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  0 |  1 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


21. Load Cell Placement Summary for Global Clock g7
---------------------------------------------------

+-----------+-----------------+-------------------+----------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                   |
+-----------+-----------------+-------------------+----------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------+
| g7        | BUFG/O          | n/a               | clkfbout_clk_wiz_0_1 |      20.000 | {0.000 10.000} |          |           0 |        0 |              1 |        0 | clk_wiz_2/inst/clkfbout_buf_clk_wiz_0 |
+-----------+-----------------+-------------------+----------------------+-------------+----------------+----------+-------------+----------+----------------+----------+---------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  1 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


22. Load Cell Placement Summary for Global Clock g8
---------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                            |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+
| g8        | BUFG/O          | n/a               | xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK |      10.000 | {0.000 5.000} |          |           0 |        0 |              1 |        0 | xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  1 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y4 [get_cells xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i]
set_property LOC BUFGCTRL_X0Y0 [get_cells xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1]
set_property LOC BUFGCTRL_X0Y2 [get_cells xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i]
set_property LOC BUFGCTRL_X0Y1 [get_cells xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1]
set_property LOC BUFGCTRL_X0Y3 [get_cells xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst]
set_property LOC BUFGCTRL_X0Y19 [get_cells clk_wiz_2/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells clk_wiz_2/inst/clkout4_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells clk_wiz_1/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_wiz_1/inst/clkout4_buf]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IPAD_X2Y71 [get_ports PCIE_REFCLK_N]
set_property LOC IPAD_X2Y70 [get_ports PCIE_REFCLK_P]

# Clock net "xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in" driven by instance "xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in}
add_cells_to_pblock [get_pblocks  {CLKAG_xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=clk_wiz_1/inst/mmcm_adv_inst && NAME!=clk_wiz_2/inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in"}]]]
resize_pblock [get_pblocks {CLKAG_xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_userclk1_in}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in" driven by instance "xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in}
add_cells_to_pblock [get_pblocks  {CLKAG_xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in"}]]]
resize_pblock [get_pblocks {CLKAG_xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_dclk_in}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0" driven by instance "xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0}
add_cells_to_pblock [get_pblocks  {CLKAG_xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0"}]]]
resize_pblock [get_pblocks {CLKAG_xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/gen3_reg2_reg_0}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk" driven by instance "xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk}
add_cells_to_pblock [get_pblocks  {CLKAG_xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk"}]]]
resize_pblock [get_pblocks {CLKAG_xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "clk_wiz_2/inst/clk_out4" driven by instance "clk_wiz_2/inst/clkout4_buf" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_clk_wiz_2/inst/clk_out4}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_wiz_2/inst/clk_out4}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_wiz_2/inst/clk_out4"}]]]
resize_pblock [get_pblocks {CLKAG_clk_wiz_2/inst/clk_out4}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "clk_wiz_1/inst/clk_out4" driven by instance "clk_wiz_1/inst/clkout4_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk_wiz_1/inst/clk_out4}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_wiz_1/inst/clk_out4}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_wiz_1/inst/clk_out4"}]]]
resize_pblock [get_pblocks {CLKAG_clk_wiz_1/inst/clk_out4}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
