Classic Timing Analyzer report for HW3
Mon May 15 13:49:24 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From               ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+-----------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.060 ns                                       ; present_state.red2 ; r_light               ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0]         ; present_state.yellow1 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                    ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+-----------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0]            ; present_state.yellow1 ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.red2    ; present_state.yellow2 ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1]            ; present_state.yellow2 ; clk        ; clk      ; None                        ; None                      ; 0.625 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; enable                ; counter[0]            ; clk        ; clk      ; None                        ; None                      ; 0.798 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1]            ; present_state.yellow1 ; clk        ; clk      ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; enable                ; counter[1]            ; clk        ; clk      ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0]            ; present_state.yellow2 ; clk        ; clk      ; None                        ; None                      ; 0.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reset                 ; counter[0]            ; clk        ; clk      ; None                        ; None                      ; 0.422 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; reset                 ; counter[1]            ; clk        ; clk      ; None                        ; None                      ; 0.418 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.red2    ; reset                 ; clk        ; clk      ; None                        ; None                      ; 0.713 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0]            ; present_state.green2  ; clk        ; clk      ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0]            ; counter[1]            ; clk        ; clk      ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.green2  ; present_state.yellow1 ; clk        ; clk      ; None                        ; None                      ; 0.428 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.yellow1 ; enable                ; clk        ; clk      ; None                        ; None                      ; 0.937 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.green2  ; reset                 ; clk        ; clk      ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.yellow2 ; present_state.green1  ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1]            ; present_state.green2  ; clk        ; clk      ; None                        ; None                      ; 0.652 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1]            ; present_state.red2    ; clk        ; clk      ; None                        ; None                      ; 0.647 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.yellow1 ; present_state.red1    ; clk        ; clk      ; None                        ; None                      ; 0.618 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.yellow2 ; enable                ; clk        ; clk      ; None                        ; None                      ; 0.723 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0]            ; present_state.red2    ; clk        ; clk      ; None                        ; None                      ; 0.520 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.red2    ; present_state.red2    ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[1]            ; counter[1]            ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter[0]            ; counter[0]            ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.green2  ; present_state.green2  ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.red1    ; present_state.red2    ; clk        ; clk      ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; present_state.green1  ; present_state.green2  ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+-----------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To      ; From Clock ;
+-------+--------------+------------+-----------------------+---------+------------+
; N/A   ; None         ; 6.060 ns   ; present_state.red2    ; r_light ; clk        ;
; N/A   ; None         ; 5.376 ns   ; present_state.red1    ; r_light ; clk        ;
; N/A   ; None         ; 5.308 ns   ; present_state.green2  ; g_light ; clk        ;
; N/A   ; None         ; 5.251 ns   ; present_state.yellow1 ; y_light ; clk        ;
; N/A   ; None         ; 5.066 ns   ; present_state.green1  ; g_light ; clk        ;
; N/A   ; None         ; 5.037 ns   ; present_state.yellow2 ; y_light ; clk        ;
+-------+--------------+------------+-----------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 15 13:49:24 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW3 -c HW3 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "enable" is a latch
    Warning: Node "reset" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "enable~0" as buffer
    Info: Detected gated clock "y_light~0" as buffer
    Info: Detected ripple clock "present_state.yellow1" as buffer
    Info: Detected ripple clock "present_state.red1" as buffer
    Info: Detected ripple clock "present_state.yellow2" as buffer
    Info: Detected ripple clock "present_state.green1" as buffer
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "counter[0]" and destination register "present_state.yellow1"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.785 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N25; Fanout = 6; REG Node = 'counter[0]'
            Info: 2: + IC(0.358 ns) + CELL(0.272 ns) = 0.630 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 1; COMB Node = 'next_state.yellow1~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.785 ns; Loc. = LCFF_X1_Y10_N15; Fanout = 2; REG Node = 'present_state.yellow1'
            Info: Total cell delay = 0.427 ns ( 54.39 % )
            Info: Total interconnect delay = 0.358 ns ( 45.61 % )
        Info: - Smallest clock skew is -0.422 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.049 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.577 ns) + CELL(0.618 ns) = 2.049 ns; Loc. = LCFF_X1_Y10_N15; Fanout = 2; REG Node = 'present_state.yellow1'
                Info: Total cell delay = 1.472 ns ( 71.84 % )
                Info: Total interconnect delay = 0.577 ns ( 28.16 % )
            Info: - Longest clock path from clock "clk" to source register is 2.471 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X1_Y10_N25; Fanout = 6; REG Node = 'counter[0]'
                Info: Total cell delay = 1.472 ns ( 59.57 % )
                Info: Total interconnect delay = 0.999 ns ( 40.43 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "r_light" through register "present_state.red2" is 6.060 ns
    Info: + Longest clock path from clock "clk" to source register is 2.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X1_Y10_N23; Fanout = 4; REG Node = 'present_state.red2'
        Info: Total cell delay = 1.472 ns ( 59.57 % )
        Info: Total interconnect delay = 0.999 ns ( 40.43 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.495 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N23; Fanout = 4; REG Node = 'present_state.red2'
        Info: 2: + IC(0.274 ns) + CELL(0.346 ns) = 0.620 ns; Loc. = LCCOMB_X1_Y10_N6; Fanout = 1; COMB Node = 'r_light~0'
        Info: 3: + IC(0.731 ns) + CELL(2.144 ns) = 3.495 ns; Loc. = PIN_P21; Fanout = 0; PIN Node = 'r_light'
        Info: Total cell delay = 2.490 ns ( 71.24 % )
        Info: Total interconnect delay = 1.005 ns ( 28.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Mon May 15 13:49:25 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


