Classic Timing Analyzer report for NHAN3BIT
Sat Mar 16 15:18:23 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.905 ns   ; A[0] ; S[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 11.905 ns       ; A[0] ; S[4] ;
; N/A   ; None              ; 11.812 ns       ; A[0] ; S[3] ;
; N/A   ; None              ; 11.603 ns       ; B[0] ; S[4] ;
; N/A   ; None              ; 11.510 ns       ; B[0] ; S[3] ;
; N/A   ; None              ; 11.501 ns       ; B[2] ; S[4] ;
; N/A   ; None              ; 11.408 ns       ; B[2] ; S[3] ;
; N/A   ; None              ; 11.141 ns       ; A[1] ; S[4] ;
; N/A   ; None              ; 11.048 ns       ; A[1] ; S[3] ;
; N/A   ; None              ; 10.942 ns       ; A[0] ; S[2] ;
; N/A   ; None              ; 10.638 ns       ; B[0] ; S[2] ;
; N/A   ; None              ; 10.538 ns       ; B[2] ; S[2] ;
; N/A   ; None              ; 10.388 ns       ; B[0] ; S[5] ;
; N/A   ; None              ; 10.300 ns       ; A[1] ; S[2] ;
; N/A   ; None              ; 10.204 ns       ; A[0] ; S[5] ;
; N/A   ; None              ; 10.132 ns       ; A[1] ; S[5] ;
; N/A   ; None              ; 9.724 ns        ; B[0] ; S[0] ;
; N/A   ; None              ; 9.695 ns        ; B[0] ; S[1] ;
; N/A   ; None              ; 9.542 ns        ; A[0] ; S[0] ;
; N/A   ; None              ; 9.513 ns        ; A[0] ; S[1] ;
; N/A   ; None              ; 9.476 ns        ; B[2] ; S[5] ;
; N/A   ; None              ; 9.442 ns        ; A[1] ; S[1] ;
; N/A   ; None              ; 7.913 ns        ; A[2] ; S[4] ;
; N/A   ; None              ; 7.820 ns        ; A[2] ; S[3] ;
; N/A   ; None              ; 7.438 ns        ; B[1] ; S[4] ;
; N/A   ; None              ; 7.345 ns        ; B[1] ; S[3] ;
; N/A   ; None              ; 6.948 ns        ; A[2] ; S[2] ;
; N/A   ; None              ; 6.494 ns        ; B[1] ; S[2] ;
; N/A   ; None              ; 6.298 ns        ; B[1] ; S[5] ;
; N/A   ; None              ; 5.721 ns        ; A[2] ; S[5] ;
; N/A   ; None              ; 5.595 ns        ; B[1] ; S[1] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Mar 16 15:18:23 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NHAN3BIT -c NHAN3BIT --timing_analysis_only
Info: Longest tpd from source pin "A[0]" to destination pin "S[4]" is 11.905 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D15; Fanout = 5; PIN Node = 'A[0]'
    Info: 2: + IC(5.091 ns) + CELL(0.438 ns) = 6.359 ns; Loc. = LCCOMB_X40_Y50_N2; Fanout = 3; COMB Node = 'inst11'
    Info: 3: + IC(0.262 ns) + CELL(0.419 ns) = 7.040 ns; Loc. = LCCOMB_X40_Y50_N4; Fanout = 2; COMB Node = 'FA:inst2|inst7~0'
    Info: 4: + IC(0.273 ns) + CELL(0.275 ns) = 7.588 ns; Loc. = LCCOMB_X40_Y50_N16; Fanout = 2; COMB Node = 'FA:inst1|inst6'
    Info: 5: + IC(0.266 ns) + CELL(0.438 ns) = 8.292 ns; Loc. = LCCOMB_X40_Y50_N20; Fanout = 1; COMB Node = 'FA:inst|inst6'
    Info: 6: + IC(0.815 ns) + CELL(2.798 ns) = 11.905 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'S[4]'
    Info: Total cell delay = 5.198 ns ( 43.66 % )
    Info: Total interconnect delay = 6.707 ns ( 56.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Sat Mar 16 15:18:23 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


