

================================================================
== Vivado HLS Report for 'kernel2'
================================================================
* Date:           Wed May 21 14:40:53 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        prj_kernel2
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2049|  2049|  2049|  2049|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- LOOP1   |  2045|  2045|         2|          1|          1|  2045|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     104|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     150|    -|
|Register         |        -|      -|     192|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|     192|     254|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln12_fu_133_p2       |     *    |      3|  0|  21|          32|          32|
    |i_fu_145_p2              |     +    |      0|  0|  19|          12|           1|
    |tmp_fu_139_p2            |     +    |      0|  0|  39|          32|          32|
    |icmp_ln10_fu_127_p2      |   icmp   |      0|  0|  13|          12|          13|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   6|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      3|  0| 104|          91|          81|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |a0_0_reg_94                    |   9|          2|   32|         64|
    |a0_1_reg_84                    |   9|          2|   32|         64|
    |a1_1_reg_116                   |   9|          2|   32|         64|
    |a_address0                     |  15|          3|   11|         33|
    |a_address1                     |  15|          3|   11|         33|
    |ap_NS_fsm                      |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_phi_mux_a0_0_phi_fu_97_p4   |   9|          2|   32|         64|
    |ap_phi_mux_a0_1_phi_fu_87_p4   |   9|          2|   32|         64|
    |ap_phi_mux_a1_1_phi_fu_120_p4  |   9|          2|   32|         64|
    |ap_phi_mux_i_0_phi_fu_108_p4   |   9|          2|   12|         24|
    |i_0_reg_104                    |   9|          2|   12|         24|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 150|         31|  240|        507|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a0_0_reg_94              |  32|   0|   32|          0|
    |a0_1_reg_84              |  32|   0|   32|          0|
    |a0_reg_161               |  32|   0|   32|          0|
    |a1_1_reg_116             |  32|   0|   32|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_104              |  12|   0|   12|          0|
    |i_reg_196                |  12|   0|   12|          0|
    |icmp_ln10_reg_186        |   1|   0|    1|          0|
    |tmp_reg_190              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 192|   0|  192|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    kernel2   | return value |
|a_address0  | out |   11|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|a_address1  | out |   11|  ap_memory |       a      |     array    |
|a_ce1       | out |    1|  ap_memory |       a      |     array    |
|a_we1       | out |    1|  ap_memory |       a      |     array    |
|a_d1        | out |   32|  ap_memory |       a      |     array    |
|a_q1        |  in |   32|  ap_memory |       a      |     array    |
+------------+-----+-----+------------+--------------+--------------+

