<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='215' type='unsigned int llvm::AMDGPU::IsaInfo::getNumExtraSGPRs(const llvm::MCSubtargetInfo * STI, bool VCCUsed, bool FlatScrUsed, bool XNACKUsed)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='213'>/// \returns Number of extra SGPRs implicitly required by given subtarget \p
/// STI when the given special registers are used.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='4110' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser18calculateGPRBlocksERKN4llvm13FeatureBitsetEbbbNS1_8OptionalIbEEjNS1_7SMRangeEjS7_RjS8_'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='496' ll='518' type='unsigned int llvm::AMDGPU::IsaInfo::getNumExtraSGPRs(const llvm::MCSubtargetInfo * STI, bool VCCUsed, bool FlatScrUsed, bool XNACKUsed)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='522' u='c' c='_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbb'/>
