[ActiveSupport MAP]
Device = LFE5U-25F;
Package = CABGA256;
Performance = 6;
LUTS_avail = 24288;
LUTS_used = 37;
FF_avail = 24485;
FF_used = 33;
INPUT_LVCMOS25 = 1;
INPUT_LVCMOS33 = 10;
OUTPUT_LVCMOS33 = 16;
OUTPUT_SSTL135D_I = 2;
OUTPUT_SSTL135_I = 26;
BIDI_SSTL135D_I = 4;
BIDI_SSTL135_I = 16;
IO_avail = 197;
IO_used = 81;
EBR_avail = 56;
EBR_used = 0;
;
; start of DSP statistics
MULT18X18D = 0;
MULT9X9D = 0;
ALU54B = 0;
ALU24B = 0;
PRADD18A = 0;
PRADD9A = 0;
DSP_MULT_avail = 56;
DSP_MULT_used = 0;
DSP_ALU_avail = 28;
DSP_ALU_used = 0;
DSP_PRADD_avail = 56;
DSP_PRADD_used = 0;
; end of DSP statistics
;
; Begin PLL Section
Instance_Name = u_lpddr3/pll_inst;
Type = EHXPLLL;
CLKOP_Post_Divider_A_Input = DIVA;
CLKOS_Post_Divider_B_Input = DIVB;
CLKOS2_Post_Divider_C_Input = DIVC;
CLKOS3_Post_Divider_D_Input = DIVD;
FB_MODE = CLKOP;
CLKI_Divider = 1;
CLKFB_Divider = 3;
CLKOP_Divider = 1;
CLKOS_Divider = 8;
CLKOS2_Divider = 8;
CLKOS3_Divider = 8;
CLKOP_Desired_Phase_Shift(degree) = 0;
CLKOP_Trim_Option_Rising/Falling = RISING;
CLKOP_Trim_Option_Delay = 0;
CLKOS_Desired_Phase_Shift(degree) = -315;
CLKOS_Trim_Option_Rising/Falling = RISING;
CLKOS_Trim_Option_Delay = 0;
CLKOS2_Desired_Phase_Shift(degree) = -315;
CLKOS3_Desired_Phase_Shift(degree) = -315;
Instance_Name = u_adc/pll_inst;
Type = EHXPLLL;
CLKOP_Post_Divider_A_Input = DIVA;
CLKOS_Post_Divider_B_Input = DIVB;
CLKOS2_Post_Divider_C_Input = DIVC;
CLKOS3_Post_Divider_D_Input = DIVD;
FB_MODE = CLKOP;
CLKI_Divider = 20;
CLKFB_Divider = 7;
CLKOP_Divider = 1;
CLKOS_Divider = 8;
CLKOS2_Divider = 8;
CLKOS3_Divider = 8;
CLKOP_Desired_Phase_Shift(degree) = 0;
CLKOP_Trim_Option_Rising/Falling = RISING;
CLKOP_Trim_Option_Delay = 0;
CLKOS_Desired_Phase_Shift(degree) = -315;
CLKOS_Trim_Option_Rising/Falling = RISING;
CLKOS_Trim_Option_Delay = 0;
CLKOS2_Desired_Phase_Shift(degree) = -315;
CLKOS3_Desired_Phase_Shift(degree) = -315;
; End PLL Section
