

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 21:55:53 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.55|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 2.2  |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + Loop 2.3  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    303|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    364|
|Register         |        -|      -|     480|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     480|    667|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |        Memory       |           Module           | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |random_priorities_U  |runQueue_random_priorities  |        1|   200|    9|     1|         1800|
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |Total                |                            |        1|   200|    9|     1|         1800|
    +---------------------+----------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_412_p2         |     +    |      0|  0|  32|          32|           1|
    |i_fu_486_p2           |     +    |      0|  0|  32|          32|           1|
    |i_s_fu_406_p2         |     +    |      0|  0|  32|          32|           1|
    |j_s_fu_480_p2         |     +    |      0|  0|  32|          32|           1|
    |ap_sig_bdd_216        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_236        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_86         |    and   |      0|  0|   1|           1|           1|
    |p_result_1_fu_464_p2  |    and   |      0|  0|   1|           1|           1|
    |p_result_s_fu_444_p2  |    and   |      0|  0|   1|           1|           1|
    |result_1_s_fu_400_p2  |    and   |      0|  0|   1|           1|           1|
    |tmp4_fu_475_p2        |   icmp   |      0|  0|  40|          32|          32|
    |tmp6_fu_379_p2        |   icmp   |      0|  0|  40|          32|           1|
    |tmp_4_fu_394_p2       |   icmp   |      0|  0|  40|          32|          32|
    |ult1_fu_453_p2        |   icmp   |      0|  0|   4|           4|           4|
    |ult_fu_432_p2         |   icmp   |      0|  0|  40|          32|          32|
    |ap_sig_bdd_72         |    or    |      0|  0|   1|           1|           1|
    |rev1_fu_438_p2        |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_458_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 303|         269|         116|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |cmdOut_V                    |   2|          4|    2|          8|
    |cmdOut_V_preg               |   2|          3|    2|          6|
    |i_1_reg2mem_reg_233         |  32|          2|   32|         64|
    |i_3_reg2mem_reg_257         |  32|          2|   32|         64|
    |i_reg2mem_reg_331           |  32|          2|   32|         64|
    |iterations_in_sig           |  32|          2|   32|         64|
    |j_1_reg2mem_0_ph_reg_318    |  32|          2|   32|         64|
    |j_1_reg2mem_1_ph_reg_178    |  32|          2|   32|         64|
    |j_1_reg2mem_1_reg_201       |  32|          2|   32|         64|
    |last_1_reg_155              |  32|          2|   32|         64|
    |last_fu_88                  |  32|          2|   32|         64|
    |last_reg2mem_0_ph_reg_291   |  32|          2|   32|         64|
    |op2_assign_reg2mem_reg_212  |  32|          2|   32|         64|
    |priorityOut_V               |   4|          5|    4|         20|
    |priorityOut_V_preg          |   4|          4|    4|         16|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 364|         38|  364|        754|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |cmdOut_V_preg                |   2|   0|    2|          0|
    |fullOut_preg                 |   1|   0|    1|          0|
    |i_1_reg2mem_reg_233          |  32|   0|   32|          0|
    |i_1_reg_553                  |  32|   0|   32|          0|
    |i_3_reg2mem_reg_257          |  32|   0|   32|          0|
    |i_reg2mem_reg_331            |  32|   0|   32|          0|
    |iterations_ap_vld_preg       |   1|   0|    1|          0|
    |iterations_preg              |  32|   0|   32|          0|
    |j_1_reg2mem_0_ph_reg_318     |  32|   0|   32|          0|
    |j_1_reg2mem_1_ph_reg_178     |  32|   0|   32|          0|
    |j_1_reg2mem_1_reg_201        |  32|   0|   32|          0|
    |j_s_reg_590                  |  32|   0|   32|          0|
    |last_1_reg_155               |  32|   0|   32|          0|
    |last_fu_88                   |  32|   0|   32|          0|
    |last_reg2mem_0_ph_reg_291    |  32|   0|   32|          0|
    |localEmpty_fu_84             |   1|   0|    1|          0|
    |localEmpty_load_2_reg_563    |   1|   0|    1|          0|
    |localEmpty_load_reg_528      |   1|   0|    1|          0|
    |localFull_fu_80              |   1|   0|    1|          0|
    |localFull_load_3_reg_546     |   1|   0|    1|          0|
    |localFull_load_reg_517       |   1|   0|    1|          0|
    |op2_assign_reg2mem_reg_212   |  32|   0|   32|          0|
    |p_result_3_reg2mem_reg_268   |   1|   0|    1|          0|
    |priorityIn_V_read_2_reg_572  |   4|   0|    4|          0|
    |priorityOut_V_preg           |   4|   0|    4|          0|
    |reg_374                      |  32|   0|   32|          0|
    |result_1_reg2mem_1_reg_246   |   1|   0|    1|          0|
    |result_1_reg2mem_reg_223     |   1|   0|    1|          0|
    |result_3_reg2mem_reg_278     |   1|   0|    1|          0|
    |result_reg2mem_0_ph_reg_304  |   1|   0|    1|          0|
    |result_reg2mem_1_ph_reg_166  |   1|   0|    1|          0|
    |result_reg2mem_1_reg_190     |   1|   0|    1|          0|
    |result_reg2mem_2_reg_342     |   1|   0|    1|          0|
    |tmp4_reg_586                 |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 480|   0|  480|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    runQueue   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    runQueue   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    runQueue   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    runQueue   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    runQueue   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    runQueue   | return value |
|ap_return          | out |    1| ap_ctrl_hs |    runQueue   | return value |
|priorityOut_V      | out |    4|   ap_none  | priorityOut_V |    pointer   |
|priorityIn_V       |  in |    4|   ap_none  |  priorityIn_V |    pointer   |
|cmdOut_V           | out |    2|   ap_none  |    cmdOut_V   |    pointer   |
|empty              |  in |    1|   ap_none  |     empty     |    pointer   |
|full               |  in |    1|   ap_none  |      full     |    pointer   |
|fullOut            | out |    1|   ap_none  |    fullOut    |    pointer   |
|iterations         |  in |   32|   ap_vld   |   iterations  |    scalar    |
|iterations_ap_vld  |  in |    1|   ap_vld   |   iterations  |    scalar    |
+-------------------+-----+-----+------------+---------------+--------------+

