{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437235823935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437235823937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 18 18:10:23 2015 " "Processing started: Sat Jul 18 18:10:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437235823937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1437235823937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7-segment1 -c 7-segment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7-segment1 -c 7-segment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1437235823937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1437235826164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_segment-behavior " "Found design unit 1: top_segment-behavior" {  } { { "../src1/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848608 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_segment " "Found entity 1: top_segment" {  } { { "../src1/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/top_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235848608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/year_month_day.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/year_month_day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 year_month_day-behavior " "Found design unit 1: year_month_day-behavior" {  } { { "../src1/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/year_month_day.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848859 ""} { "Info" "ISGN_ENTITY_NAME" "1 year_month_day " "Found entity 1: year_month_day" {  } { { "../src1/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/year_month_day.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235848859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/no_jiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/no_jiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 no_jiter-behavior " "Found design unit 1: no_jiter-behavior" {  } { { "../src1/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/no_jiter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848864 ""} { "Info" "ISGN_ENTITY_NAME" "1 no_jiter " "Found entity 1: no_jiter" {  } { { "../src1/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/no_jiter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235848864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/mux_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/mux_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_date_time-behavior " "Found design unit 1: mux_date_time-behavior" {  } { { "../src1/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/mux_date_time.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848869 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_date_time " "Found entity 1: mux_date_time" {  } { { "../src1/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/mux_date_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235848869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/hour_minute_second.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/hour_minute_second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_minute_second-behavior " "Found design unit 1: hour_minute_second-behavior" {  } { { "../src1/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/hour_minute_second.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848972 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour_minute_second " "Found entity 1: hour_minute_second" {  } { { "../src1/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/hour_minute_second.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235848972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "../src1/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/display.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848977 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../src1/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/display.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235848977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_year.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/create_year.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_year-behavior " "Found design unit 1: create_year-behavior" {  } { { "../src1/create_year.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_year.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848978 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_year " "Found entity 1: create_year" {  } { { "../src1/create_year.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_year.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235848978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235848978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_second.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/create_second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_second-behavior " "Found design unit 1: create_second-behavior" {  } { { "../src1/create_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_second.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849289 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_second " "Found entity 1: create_second" {  } { { "../src1/create_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_second.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235849289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_month.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/create_month.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_month-behavior " "Found design unit 1: create_month-behavior" {  } { { "../src1/create_month.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_month.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849293 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_month " "Found entity 1: create_month" {  } { { "../src1/create_month.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_month.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235849293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_minute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/create_minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_minute-behavior " "Found design unit 1: create_minute-behavior" {  } { { "../src1/create_minute.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_minute.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849298 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_minute " "Found entity 1: create_minute" {  } { { "../src1/create_minute.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_minute.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235849298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_hour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/create_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_hour-behavior " "Found design unit 1: create_hour-behavior" {  } { { "../src1/create_hour.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_hour.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849303 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_hour " "Found entity 1: create_hour" {  } { { "../src1/create_hour.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_hour.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235849303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_day.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/create_day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 create_day-behavior " "Found design unit 1: create_day-behavior" {  } { { "../src1/create_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_day.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849307 ""} { "Info" "ISGN_ENTITY_NAME" "1 create_day " "Found entity 1: create_day" {  } { { "../src1/create_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_day.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235849307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/assign_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/assign_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assign_seg-behavior " "Found design unit 1: assign_seg-behavior" {  } { { "../src1/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/assign_seg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849422 ""} { "Info" "ISGN_ENTITY_NAME" "1 assign_seg " "Found entity 1: assign_seg" {  } { { "../src1/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/assign_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235849422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src1/adjust_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src1/adjust_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adjust_date_time-behavior " "Found design unit 1: adjust_date_time-behavior" {  } { { "../src1/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/adjust_date_time.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849426 ""} { "Info" "ISGN_ENTITY_NAME" "1 adjust_date_time " "Found entity 1: adjust_date_time" {  } { { "../src1/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/adjust_date_time.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437235849426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437235849426 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "year create_year.vhd(30) " "VHDL Interface Declaration error in create_year.vhd(30): interface object \"year\" of mode out cannot be read. Change object mode to buffer." {  } { { "../src1/create_year.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src1/create_year.vhd" 30 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1437235849430 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "938 " "Peak virtual memory: 938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437235851043 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 18 18:10:51 2015 " "Processing ended: Sat Jul 18 18:10:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437235851043 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437235851043 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437235851043 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437235851043 ""}
