<dec f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='53' type='SmallVector&lt;llvm::RegisterMaskPair, 8&gt;'/>
<offset>192</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='52'>/// List of live in virtual registers or physical register units.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1007' u='r' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='99' c='_ZNK4llvm16RegisterPressure4dumpEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='164' u='m' c='_ZN4llvm16IntervalPressure5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='172' u='m' c='_ZN4llvm14RegionPressure5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='182' u='m' c='_ZN4llvm16IntervalPressure7openTopENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='190' u='m' c='_ZN4llvm14RegionPressure7openTopENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='198' u='m' c='_ZN4llvm16IntervalPressure10openBottomENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='206' u='m' c='_ZN4llvm14RegionPressure10openBottomENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='309' u='m' c='_ZN4llvm18RegPressureTracker8closeTopEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='310' u='m' c='_ZN4llvm18RegPressureTracker8closeTopEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='311' u='a' c='_ZN4llvm18RegPressureTracker8closeTopEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='720' u='a' c='_ZN4llvm18RegPressureTracker14discoverLiveInENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='474' c='_ZN4llvm15SIScheduleDAGMI9getInRegsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='346' u='r' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='350' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
