============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 18:02:24 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(86)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(103)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.313303s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (54.7%)

RUN-1004 : used memory is 270 MB, reserved memory is 245 MB, peak memory is 275 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 8.3333 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96031173771264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96031173771264"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85405424680960"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sdram_top_inst/clk_out is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/clk_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10122 instances
RUN-0007 : 6309 luts, 2960 seqs, 473 mslices, 250 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 11307 nets
RUN-1001 : 6722 nets have 2 pins
RUN-1001 : 3279 nets have [3 - 5] pins
RUN-1001 : 788 nets have [6 - 10] pins
RUN-1001 : 295 nets have [11 - 20] pins
RUN-1001 : 209 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     227     
RUN-1001 :   No   |  No   |  Yes  |    1284     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     646     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 79
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10120 instances, 6309 luts, 2960 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47872, tnet num: 11305, tinst num: 10120, tnode num: 57700, tedge num: 78243.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.976047s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (62.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.69986e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10120.
PHY-3001 : Level 1 #clusters 1447.
PHY-3001 : End clustering;  0.083293s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (37.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 753551, overlap = 308.062
PHY-3002 : Step(2): len = 663450, overlap = 345.031
PHY-3002 : Step(3): len = 465702, overlap = 442.156
PHY-3002 : Step(4): len = 416177, overlap = 507.875
PHY-3002 : Step(5): len = 344865, overlap = 544.781
PHY-3002 : Step(6): len = 308076, overlap = 599.656
PHY-3002 : Step(7): len = 253722, overlap = 680.125
PHY-3002 : Step(8): len = 218061, overlap = 718.531
PHY-3002 : Step(9): len = 192760, overlap = 780.562
PHY-3002 : Step(10): len = 174403, overlap = 796.281
PHY-3002 : Step(11): len = 153114, overlap = 826
PHY-3002 : Step(12): len = 139994, overlap = 853.656
PHY-3002 : Step(13): len = 124410, overlap = 869.344
PHY-3002 : Step(14): len = 119112, overlap = 879.375
PHY-3002 : Step(15): len = 110041, overlap = 906.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05171e-06
PHY-3002 : Step(16): len = 124490, overlap = 859.75
PHY-3002 : Step(17): len = 183851, overlap = 668.781
PHY-3002 : Step(18): len = 194736, overlap = 627.062
PHY-3002 : Step(19): len = 195741, overlap = 616
PHY-3002 : Step(20): len = 187955, overlap = 609.469
PHY-3002 : Step(21): len = 181391, overlap = 625.938
PHY-3002 : Step(22): len = 173953, overlap = 653.594
PHY-3002 : Step(23): len = 170327, overlap = 653.125
PHY-3002 : Step(24): len = 165139, overlap = 664.781
PHY-3002 : Step(25): len = 162167, overlap = 657.625
PHY-3002 : Step(26): len = 160226, overlap = 637.062
PHY-3002 : Step(27): len = 159798, overlap = 635.469
PHY-3002 : Step(28): len = 159123, overlap = 609.344
PHY-3002 : Step(29): len = 158836, overlap = 602.125
PHY-3002 : Step(30): len = 158267, overlap = 606.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.10343e-06
PHY-3002 : Step(31): len = 163818, overlap = 602.781
PHY-3002 : Step(32): len = 176556, overlap = 593.188
PHY-3002 : Step(33): len = 184168, overlap = 568.875
PHY-3002 : Step(34): len = 187523, overlap = 544.594
PHY-3002 : Step(35): len = 187728, overlap = 542.031
PHY-3002 : Step(36): len = 187030, overlap = 547.156
PHY-3002 : Step(37): len = 185435, overlap = 551.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.20686e-06
PHY-3002 : Step(38): len = 193678, overlap = 538.125
PHY-3002 : Step(39): len = 207376, overlap = 474.438
PHY-3002 : Step(40): len = 215606, overlap = 442.344
PHY-3002 : Step(41): len = 221165, overlap = 422.469
PHY-3002 : Step(42): len = 223117, overlap = 426.094
PHY-3002 : Step(43): len = 224403, overlap = 438.469
PHY-3002 : Step(44): len = 224485, overlap = 442.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.64137e-05
PHY-3002 : Step(45): len = 237432, overlap = 424.531
PHY-3002 : Step(46): len = 255782, overlap = 346.219
PHY-3002 : Step(47): len = 266274, overlap = 332.344
PHY-3002 : Step(48): len = 268416, overlap = 328.281
PHY-3002 : Step(49): len = 267202, overlap = 342.938
PHY-3002 : Step(50): len = 265860, overlap = 350.312
PHY-3002 : Step(51): len = 264318, overlap = 352.344
PHY-3002 : Step(52): len = 263316, overlap = 360.812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.28274e-05
PHY-3002 : Step(53): len = 276489, overlap = 340.375
PHY-3002 : Step(54): len = 290267, overlap = 311.594
PHY-3002 : Step(55): len = 296672, overlap = 317.875
PHY-3002 : Step(56): len = 300502, overlap = 313.531
PHY-3002 : Step(57): len = 303895, overlap = 296.094
PHY-3002 : Step(58): len = 305700, overlap = 275.938
PHY-3002 : Step(59): len = 304263, overlap = 274.812
PHY-3002 : Step(60): len = 303861, overlap = 280.469
PHY-3002 : Step(61): len = 304033, overlap = 289.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.56549e-05
PHY-3002 : Step(62): len = 318884, overlap = 247.562
PHY-3002 : Step(63): len = 330951, overlap = 203.844
PHY-3002 : Step(64): len = 335044, overlap = 192.562
PHY-3002 : Step(65): len = 338978, overlap = 199.125
PHY-3002 : Step(66): len = 341958, overlap = 199.375
PHY-3002 : Step(67): len = 344520, overlap = 191.375
PHY-3002 : Step(68): len = 343109, overlap = 190.156
PHY-3002 : Step(69): len = 343680, overlap = 178.656
PHY-3002 : Step(70): len = 344317, overlap = 179.938
PHY-3002 : Step(71): len = 344697, overlap = 171.625
PHY-3002 : Step(72): len = 343333, overlap = 170.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00013131
PHY-3002 : Step(73): len = 354735, overlap = 162.094
PHY-3002 : Step(74): len = 362469, overlap = 158.594
PHY-3002 : Step(75): len = 364176, overlap = 149.531
PHY-3002 : Step(76): len = 367230, overlap = 141.656
PHY-3002 : Step(77): len = 371578, overlap = 140
PHY-3002 : Step(78): len = 373813, overlap = 141
PHY-3002 : Step(79): len = 372883, overlap = 148.312
PHY-3002 : Step(80): len = 372448, overlap = 150.094
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000260469
PHY-3002 : Step(81): len = 380178, overlap = 142.188
PHY-3002 : Step(82): len = 385191, overlap = 135.688
PHY-3002 : Step(83): len = 386286, overlap = 131.625
PHY-3002 : Step(84): len = 389117, overlap = 128.281
PHY-3002 : Step(85): len = 394843, overlap = 112.312
PHY-3002 : Step(86): len = 398112, overlap = 96.2188
PHY-3002 : Step(87): len = 397174, overlap = 101.438
PHY-3002 : Step(88): len = 396604, overlap = 100.219
PHY-3002 : Step(89): len = 397421, overlap = 99.9062
PHY-3002 : Step(90): len = 398028, overlap = 100.844
PHY-3002 : Step(91): len = 397117, overlap = 100.688
PHY-3002 : Step(92): len = 398732, overlap = 98.1875
PHY-3002 : Step(93): len = 400263, overlap = 99.1562
PHY-3002 : Step(94): len = 400673, overlap = 94.5625
PHY-3002 : Step(95): len = 399680, overlap = 95.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000496241
PHY-3002 : Step(96): len = 405256, overlap = 94.3125
PHY-3002 : Step(97): len = 408895, overlap = 93.6875
PHY-3002 : Step(98): len = 408852, overlap = 91.9688
PHY-3002 : Step(99): len = 409601, overlap = 89.25
PHY-3002 : Step(100): len = 411846, overlap = 90.4375
PHY-3002 : Step(101): len = 414158, overlap = 90.6875
PHY-3002 : Step(102): len = 413375, overlap = 79.3438
PHY-3002 : Step(103): len = 415561, overlap = 89.25
PHY-3002 : Step(104): len = 420514, overlap = 89.375
PHY-3002 : Step(105): len = 422146, overlap = 79.875
PHY-3002 : Step(106): len = 419094, overlap = 87.8125
PHY-3002 : Step(107): len = 418275, overlap = 86.9688
PHY-3002 : Step(108): len = 419464, overlap = 75.1562
PHY-3002 : Step(109): len = 420229, overlap = 78.2188
PHY-3002 : Step(110): len = 418484, overlap = 77.125
PHY-3002 : Step(111): len = 417949, overlap = 77.75
PHY-3002 : Step(112): len = 419079, overlap = 77.25
PHY-3002 : Step(113): len = 419326, overlap = 73.375
PHY-3002 : Step(114): len = 418038, overlap = 68
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000888261
PHY-3002 : Step(115): len = 421521, overlap = 71.375
PHY-3002 : Step(116): len = 424024, overlap = 71
PHY-3002 : Step(117): len = 423518, overlap = 75.3125
PHY-3002 : Step(118): len = 424099, overlap = 75.3125
PHY-3002 : Step(119): len = 427216, overlap = 75.1875
PHY-3002 : Step(120): len = 429479, overlap = 80.1562
PHY-3002 : Step(121): len = 428393, overlap = 79.4375
PHY-3002 : Step(122): len = 428349, overlap = 79.5
PHY-3002 : Step(123): len = 429485, overlap = 83
PHY-3002 : Step(124): len = 430014, overlap = 82.3125
PHY-3002 : Step(125): len = 429241, overlap = 83.625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00152952
PHY-3002 : Step(126): len = 431357, overlap = 80.75
PHY-3002 : Step(127): len = 433987, overlap = 79.125
PHY-3002 : Step(128): len = 434277, overlap = 68.7188
PHY-3002 : Step(129): len = 435683, overlap = 70.0625
PHY-3002 : Step(130): len = 438052, overlap = 71.5
PHY-3002 : Step(131): len = 439490, overlap = 69.8438
PHY-3002 : Step(132): len = 438649, overlap = 69.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017788s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11307.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 575608, over cnt = 1253(3%), over = 7300, worst = 31
PHY-1001 : End global iterations;  0.284169s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 82.44, top5 = 62.04, top10 = 51.69, top15 = 45.53.
PHY-3001 : End congestion estimation;  0.394898s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (27.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.407313s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (65.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000145427
PHY-3002 : Step(133): len = 485345, overlap = 33.6875
PHY-3002 : Step(134): len = 489058, overlap = 34.4062
PHY-3002 : Step(135): len = 484046, overlap = 32.4062
PHY-3002 : Step(136): len = 481839, overlap = 28.625
PHY-3002 : Step(137): len = 479503, overlap = 24.2188
PHY-3002 : Step(138): len = 478288, overlap = 20.3125
PHY-3002 : Step(139): len = 479280, overlap = 16.4375
PHY-3002 : Step(140): len = 479723, overlap = 16.8438
PHY-3002 : Step(141): len = 476506, overlap = 15.875
PHY-3002 : Step(142): len = 474616, overlap = 15.5625
PHY-3002 : Step(143): len = 472796, overlap = 13.9062
PHY-3002 : Step(144): len = 469216, overlap = 11.375
PHY-3002 : Step(145): len = 467080, overlap = 11.3125
PHY-3002 : Step(146): len = 465715, overlap = 12.7188
PHY-3002 : Step(147): len = 463268, overlap = 13.6562
PHY-3002 : Step(148): len = 461500, overlap = 13.0625
PHY-3002 : Step(149): len = 460700, overlap = 13.9062
PHY-3002 : Step(150): len = 459278, overlap = 14.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000290854
PHY-3002 : Step(151): len = 460741, overlap = 13.5
PHY-3002 : Step(152): len = 462680, overlap = 13.6875
PHY-3002 : Step(153): len = 466923, overlap = 16.0625
PHY-3002 : Step(154): len = 467936, overlap = 16.3438
PHY-3002 : Step(155): len = 468763, overlap = 16.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000581707
PHY-3002 : Step(156): len = 471807, overlap = 17.2812
PHY-3002 : Step(157): len = 476043, overlap = 16
PHY-3002 : Step(158): len = 481340, overlap = 15.5312
PHY-3002 : Step(159): len = 486328, overlap = 17.7188
PHY-3002 : Step(160): len = 485993, overlap = 16.8125
PHY-3002 : Step(161): len = 486303, overlap = 16.5
PHY-3002 : Step(162): len = 485048, overlap = 18.4375
PHY-3002 : Step(163): len = 483812, overlap = 19.4062
PHY-3002 : Step(164): len = 483774, overlap = 19.5938
PHY-3002 : Step(165): len = 485063, overlap = 19.1875
PHY-3002 : Step(166): len = 484156, overlap = 19.5
PHY-3002 : Step(167): len = 484350, overlap = 19.125
PHY-3002 : Step(168): len = 484044, overlap = 20.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00116341
PHY-3002 : Step(169): len = 486001, overlap = 18.9688
PHY-3002 : Step(170): len = 489462, overlap = 18.3125
PHY-3002 : Step(171): len = 493999, overlap = 18.5
PHY-3002 : Step(172): len = 494564, overlap = 20.5312
PHY-3002 : Step(173): len = 494761, overlap = 21.6875
PHY-3002 : Step(174): len = 497144, overlap = 21.4062
PHY-3002 : Step(175): len = 498730, overlap = 21.5938
PHY-3002 : Step(176): len = 498734, overlap = 21.8125
PHY-3002 : Step(177): len = 500394, overlap = 21.8125
PHY-3002 : Step(178): len = 501208, overlap = 21.4375
PHY-3002 : Step(179): len = 501169, overlap = 20.5312
PHY-3002 : Step(180): len = 500323, overlap = 20.0938
PHY-3002 : Step(181): len = 499197, overlap = 20.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00232683
PHY-3002 : Step(182): len = 500791, overlap = 21.1875
PHY-3002 : Step(183): len = 502574, overlap = 21.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 64/11307.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 596456, over cnt = 1711(4%), over = 7512, worst = 58
PHY-1001 : End global iterations;  0.348493s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (17.9%)

PHY-1001 : Congestion index: top1 = 82.33, top5 = 58.58, top10 = 49.78, top15 = 44.49.
PHY-3001 : End congestion estimation;  0.501397s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (46.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.402449s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (50.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000134814
PHY-3002 : Step(184): len = 499980, overlap = 124.938
PHY-3002 : Step(185): len = 498970, overlap = 99.75
PHY-3002 : Step(186): len = 492073, overlap = 92.0625
PHY-3002 : Step(187): len = 487355, overlap = 84.25
PHY-3002 : Step(188): len = 481908, overlap = 82.9062
PHY-3002 : Step(189): len = 475685, overlap = 77.375
PHY-3002 : Step(190): len = 471500, overlap = 71.125
PHY-3002 : Step(191): len = 466901, overlap = 73.0312
PHY-3002 : Step(192): len = 463106, overlap = 68.1562
PHY-3002 : Step(193): len = 461112, overlap = 64.75
PHY-3002 : Step(194): len = 457189, overlap = 67.9062
PHY-3002 : Step(195): len = 456170, overlap = 68.5
PHY-3002 : Step(196): len = 454143, overlap = 65.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000269629
PHY-3002 : Step(197): len = 456597, overlap = 64.5312
PHY-3002 : Step(198): len = 458852, overlap = 62.1875
PHY-3002 : Step(199): len = 461387, overlap = 55.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000539258
PHY-3002 : Step(200): len = 467522, overlap = 35.75
PHY-3002 : Step(201): len = 472698, overlap = 31.25
PHY-3002 : Step(202): len = 473047, overlap = 29.875
PHY-3002 : Step(203): len = 472978, overlap = 31.1562
PHY-3002 : Step(204): len = 472987, overlap = 31.4688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47872, tnet num: 11305, tinst num: 10120, tnode num: 57700, tedge num: 78243.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 254.31 peak overflow 2.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 253/11307.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 576952, over cnt = 1809(5%), over = 6183, worst = 28
PHY-1001 : End global iterations;  0.400993s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (50.7%)

PHY-1001 : Congestion index: top1 = 59.50, top5 = 48.63, top10 = 43.25, top15 = 39.66.
PHY-1001 : End incremental global routing;  0.543659s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (54.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.417459s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (74.9%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10011 has valid locations, 69 needs to be replaced
PHY-3001 : design contains 10182 instances, 6347 luts, 2984 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 478597
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9473/11369.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 582664, over cnt = 1813(5%), over = 6183, worst = 28
PHY-1001 : End global iterations;  0.082299s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (38.0%)

PHY-1001 : Congestion index: top1 = 59.48, top5 = 48.71, top10 = 43.35, top15 = 39.79.
PHY-3001 : End congestion estimation;  0.230279s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (61.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48087, tnet num: 11367, tinst num: 10182, tnode num: 57987, tedge num: 78549.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.195504s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (47.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(205): len = 478208, overlap = 0.25
PHY-3002 : Step(206): len = 478227, overlap = 0.25
PHY-3002 : Step(207): len = 478243, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9483/11369.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 581432, over cnt = 1818(5%), over = 6221, worst = 28
PHY-1001 : End global iterations;  0.074075s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (84.4%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 48.86, top10 = 43.44, top15 = 39.85.
PHY-3001 : End congestion estimation;  0.222054s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (84.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.449792s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (83.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000801993
PHY-3002 : Step(208): len = 478223, overlap = 31.5625
PHY-3002 : Step(209): len = 478393, overlap = 31.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00160399
PHY-3002 : Step(210): len = 478498, overlap = 31.4375
PHY-3002 : Step(211): len = 478720, overlap = 31.5
PHY-3001 : Final: Len = 478720, Over = 31.5
PHY-3001 : End incremental placement;  2.434777s wall, 1.359375s user + 0.093750s system = 1.453125s CPU (59.7%)

OPT-1001 : Total overflow 255.47 peak overflow 2.72
OPT-1001 : End high-fanout net optimization;  3.650600s wall, 2.093750s user + 0.140625s system = 2.234375s CPU (61.2%)

OPT-1001 : Current memory(MB): used = 509, reserve = 494, peak = 519.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9484/11369.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 582144, over cnt = 1808(5%), over = 6093, worst = 28
PHY-1002 : len = 610472, over cnt = 1002(2%), over = 2580, worst = 28
PHY-1002 : len = 630560, over cnt = 326(0%), over = 741, worst = 27
PHY-1002 : len = 636592, over cnt = 131(0%), over = 215, worst = 9
PHY-1002 : len = 638560, over cnt = 7(0%), over = 9, worst = 2
PHY-1001 : End global iterations;  0.669462s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (67.7%)

PHY-1001 : Congestion index: top1 = 50.58, top5 = 43.65, top10 = 39.90, top15 = 37.35.
OPT-1001 : End congestion update;  0.824785s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (72.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.366889s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (76.7%)

OPT-0007 : Start: WNS -3495 TNS -579769 NUM_FEPS 434
OPT-0007 : Iter 1: improved WNS -3411 TNS -480169 NUM_FEPS 434 with 61 cells processed and 5136 slack improved
OPT-0007 : Iter 2: improved WNS -3411 TNS -479869 NUM_FEPS 434 with 16 cells processed and 400 slack improved
OPT-1001 : End global optimization;  1.218688s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (73.1%)

OPT-1001 : Current memory(MB): used = 508, reserve = 493, peak = 519.
OPT-1001 : End physical optimization;  5.909318s wall, 3.468750s user + 0.171875s system = 3.640625s CPU (61.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6347 LUT to BLE ...
SYN-4008 : Packed 6347 LUT and 1236 SEQ to BLE.
SYN-4003 : Packing 1748 remaining SEQ's ...
SYN-4005 : Packed 1345 SEQ with LUT/SLICE
SYN-4006 : 3879 single LUT's are left
SYN-4006 : 403 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6750/7843 primitive instances ...
PHY-3001 : End packing;  0.434448s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (53.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4554 instances
RUN-1001 : 2212 mslices, 2212 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10379 nets
RUN-1001 : 5506 nets have 2 pins
RUN-1001 : 3394 nets have [3 - 5] pins
RUN-1001 : 872 nets have [6 - 10] pins
RUN-1001 : 353 nets have [11 - 20] pins
RUN-1001 : 247 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4552 instances, 4424 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 497531, Over = 88.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5345/10379.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635928, over cnt = 1108(3%), over = 1674, worst = 6
PHY-1002 : len = 640896, over cnt = 578(1%), over = 765, worst = 6
PHY-1002 : len = 647776, over cnt = 110(0%), over = 137, worst = 3
PHY-1002 : len = 649048, over cnt = 34(0%), over = 41, worst = 3
PHY-1002 : len = 649568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.693201s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (65.4%)

PHY-1001 : Congestion index: top1 = 50.50, top5 = 44.07, top10 = 40.22, top15 = 37.68.
PHY-3001 : End congestion estimation;  0.879509s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (64.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45257, tnet num: 10377, tinst num: 4552, tnode num: 53017, tedge num: 76594.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10377 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.341164s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (67.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.47089e-05
PHY-3002 : Step(212): len = 490731, overlap = 87.25
PHY-3002 : Step(213): len = 486540, overlap = 100.5
PHY-3002 : Step(214): len = 484632, overlap = 112
PHY-3002 : Step(215): len = 483188, overlap = 113.25
PHY-3002 : Step(216): len = 483626, overlap = 112.75
PHY-3002 : Step(217): len = 482708, overlap = 120
PHY-3002 : Step(218): len = 482469, overlap = 122.75
PHY-3002 : Step(219): len = 482148, overlap = 118
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000129418
PHY-3002 : Step(220): len = 486484, overlap = 108.5
PHY-3002 : Step(221): len = 492605, overlap = 97.5
PHY-3002 : Step(222): len = 492692, overlap = 96.25
PHY-3002 : Step(223): len = 493271, overlap = 97.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000255933
PHY-3002 : Step(224): len = 501342, overlap = 83.5
PHY-3002 : Step(225): len = 509632, overlap = 71.25
PHY-3002 : Step(226): len = 511648, overlap = 68.5
PHY-3002 : Step(227): len = 512572, overlap = 69
PHY-3002 : Step(228): len = 513215, overlap = 64.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.898854s wall, 0.140625s user + 0.359375s system = 0.500000s CPU (55.6%)

PHY-3001 : Trial Legalized: Len = 549523
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 556/10379.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 664304, over cnt = 1431(4%), over = 2425, worst = 7
PHY-1002 : len = 673128, over cnt = 885(2%), over = 1292, worst = 6
PHY-1002 : len = 682504, over cnt = 335(0%), over = 497, worst = 6
PHY-1002 : len = 685944, over cnt = 177(0%), over = 237, worst = 4
PHY-1002 : len = 688768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.950471s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (80.6%)

PHY-1001 : Congestion index: top1 = 53.19, top5 = 44.76, top10 = 40.88, top15 = 38.52.
PHY-3001 : End congestion estimation;  1.176351s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (79.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10377 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.450100s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (83.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000170193
PHY-3002 : Step(229): len = 534858, overlap = 15
PHY-3002 : Step(230): len = 526695, overlap = 26.25
PHY-3002 : Step(231): len = 519784, overlap = 38.75
PHY-3002 : Step(232): len = 514985, overlap = 46.75
PHY-3002 : Step(233): len = 512317, overlap = 50.75
PHY-3002 : Step(234): len = 511084, overlap = 55
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000340387
PHY-3002 : Step(235): len = 517288, overlap = 45.25
PHY-3002 : Step(236): len = 519925, overlap = 41.75
PHY-3002 : Step(237): len = 521969, overlap = 38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000680773
PHY-3002 : Step(238): len = 526392, overlap = 33.75
PHY-3002 : Step(239): len = 532799, overlap = 31.25
PHY-3002 : Step(240): len = 535633, overlap = 30.5
PHY-3002 : Step(241): len = 535145, overlap = 29.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010385s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 549462, Over = 0
PHY-3001 : Spreading special nets. 21 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027828s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.1%)

PHY-3001 : 32 instances has been re-located, deltaX = 4, deltaY = 25, maxDist = 1.
PHY-3001 : Final: Len = 550020, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45257, tnet num: 10377, tinst num: 4552, tnode num: 53017, tedge num: 76594.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3082/10379.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 680656, over cnt = 1364(3%), over = 2180, worst = 7
PHY-1002 : len = 688768, over cnt = 745(2%), over = 1049, worst = 6
PHY-1002 : len = 697128, over cnt = 197(0%), over = 286, worst = 5
PHY-1002 : len = 699576, over cnt = 56(0%), over = 81, worst = 4
PHY-1002 : len = 700536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.936103s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (53.4%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 43.80, top10 = 40.17, top15 = 37.78.
PHY-1001 : End incremental global routing;  1.131602s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (59.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10377 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.434745s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (82.7%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4448 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 4559 instances, 4431 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 550538
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9531/10385.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 701160, over cnt = 21(0%), over = 25, worst = 3
PHY-1002 : len = 701320, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 701400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.270023s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (63.7%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 43.79, top10 = 40.17, top15 = 37.79.
PHY-3001 : End congestion estimation;  0.473613s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (72.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45317, tnet num: 10383, tinst num: 4559, tnode num: 53097, tedge num: 76685.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.010312s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (52.6%)

RUN-1004 : used memory is 512 MB, reserved memory is 508 MB, peak memory is 541 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10383 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.452622s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (57.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(242): len = 550200, overlap = 0
PHY-3002 : Step(243): len = 550208, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9529/10385.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 700816, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 700872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.177048s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (61.8%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 43.79, top10 = 40.17, top15 = 37.79.
PHY-3001 : End congestion estimation;  0.391501s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (71.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10383 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.456563s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (71.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000103773
PHY-3002 : Step(244): len = 550177, overlap = 0.75
PHY-3002 : Step(245): len = 550196, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003974s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 550256, Over = 0
PHY-3001 : End spreading;  0.025016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 550256, Over = 0
PHY-3001 : End incremental placement;  3.058833s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (61.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.902164s wall, 3.046875s user + 0.031250s system = 3.078125s CPU (62.8%)

OPT-1001 : Current memory(MB): used = 543, reserve = 532, peak = 545.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9530/10385.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 700800, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 700856, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 700864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.261147s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (41.9%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 43.79, top10 = 40.17, top15 = 37.79.
OPT-1001 : End congestion update;  0.471808s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (43.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10383 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.352695s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (75.3%)

OPT-0007 : Start: WNS -3355 TNS -301183 NUM_FEPS 313
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4457 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4559 instances, 4431 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 564294, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028565s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 15 instances has been re-located, deltaX = 1, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 564424, Over = 0
PHY-3001 : End incremental legalization;  0.201225s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (62.1%)

OPT-0007 : Iter 1: improved WNS -3205 TNS -210265 NUM_FEPS 312 with 178 cells processed and 34576 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4457 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4559 instances, 4431 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 567044, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 12 instances has been re-located, deltaX = 2, deltaY = 3, maxDist = 2.
PHY-3001 : Final: Len = 567162, Over = 0
PHY-3001 : End incremental legalization;  0.200093s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (70.3%)

OPT-0007 : Iter 2: improved WNS -3205 TNS -205971 NUM_FEPS 311 with 70 cells processed and 4486 slack improved
OPT-0007 : Iter 3: improved WNS -3205 TNS -205971 NUM_FEPS 311 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.583373s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (66.1%)

OPT-1001 : Current memory(MB): used = 544, reserve = 533, peak = 546.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10383 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.357550s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (61.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8866/10385.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 716624, over cnt = 173(0%), over = 258, worst = 6
PHY-1002 : len = 717800, over cnt = 51(0%), over = 57, worst = 3
PHY-1002 : len = 718344, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 718552, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 718552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.561912s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (41.7%)

PHY-1001 : Congestion index: top1 = 50.50, top5 = 44.31, top10 = 40.62, top15 = 38.32.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10383 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.352281s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (75.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3205 TNS -216889 NUM_FEPS 311
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.103448
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3205ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10385 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10385 nets
OPT-1001 : End physical optimization;  9.146536s wall, 5.734375s user + 0.031250s system = 5.765625s CPU (63.0%)

RUN-1003 : finish command "place" in  29.341661s wall, 15.156250s user + 0.921875s system = 16.078125s CPU (54.8%)

RUN-1004 : used memory is 476 MB, reserved memory is 461 MB, peak memory is 546 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.105513s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (117.3%)

RUN-1004 : used memory is 477 MB, reserved memory is 462 MB, peak memory is 546 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4561 instances
RUN-1001 : 2212 mslices, 2219 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10385 nets
RUN-1001 : 5504 nets have 2 pins
RUN-1001 : 3393 nets have [3 - 5] pins
RUN-1001 : 878 nets have [6 - 10] pins
RUN-1001 : 354 nets have [11 - 20] pins
RUN-1001 : 249 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45317, tnet num: 10383, tinst num: 4559, tnode num: 53097, tedge num: 76685.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2212 mslices, 2219 lslices, 100 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10383 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 681816, over cnt = 1417(4%), over = 2468, worst = 7
PHY-1002 : len = 691960, over cnt = 820(2%), over = 1245, worst = 7
PHY-1002 : len = 699176, over cnt = 423(1%), over = 655, worst = 6
PHY-1002 : len = 707432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.728581s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (92.2%)

PHY-1001 : Congestion index: top1 = 50.15, top5 = 43.80, top10 = 40.33, top15 = 38.08.
PHY-1001 : End global routing;  0.929383s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (82.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 537, reserve = 528, peak = 551.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 801, reserve = 791, peak = 801.
PHY-1001 : End build detailed router design. 2.786653s wall, 1.609375s user + 0.078125s system = 1.687500s CPU (60.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 114344, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.471418s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (69.0%)

PHY-1001 : Current memory(MB): used = 835, reserve = 826, peak = 835.
PHY-1001 : End phase 1; 1.476997s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (68.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.83342e+06, over cnt = 1036(0%), over = 1048, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 840, reserve = 830, peak = 840.
PHY-1001 : End initial routed; 29.324964s wall, 15.375000s user + 0.093750s system = 15.468750s CPU (52.7%)

PHY-1001 : Update timing.....
PHY-1001 : 355/9754(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.238   |  -1066.141  |  381  
RUN-1001 :   Hold   |   0.088   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.617968s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (57.0%)

PHY-1001 : Current memory(MB): used = 850, reserve = 841, peak = 850.
PHY-1001 : End phase 2; 30.942994s wall, 16.296875s user + 0.093750s system = 16.390625s CPU (53.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 35 pins with SWNS -4.101ns STNS -1058.301ns FEP 380.
PHY-1001 : End OPT Iter 1; 0.213003s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (36.7%)

PHY-1022 : len = 1.83349e+06, over cnt = 1067(0%), over = 1080, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.357621s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (26.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.79965e+06, over cnt = 400(0%), over = 401, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.576523s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (55.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.79336e+06, over cnt = 103(0%), over = 103, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.783391s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (63.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.79223e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.223651s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (62.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.79238e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.114333s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (82.0%)

PHY-1001 : Update timing.....
PHY-1001 : 349/9754(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.101   |  -1058.293  |  380  
RUN-1001 :   Hold   |   0.096   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.590333s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (78.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 286 feed throughs used by 143 nets
PHY-1001 : End commit to database; 1.143949s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (62.8%)

PHY-1001 : Current memory(MB): used = 913, reserve = 906, peak = 913.
PHY-1001 : End phase 3; 5.981324s wall, 3.718750s user + 0.015625s system = 3.734375s CPU (62.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 18 pins with SWNS -4.101ns STNS -1058.293ns FEP 380.
PHY-1001 : End OPT Iter 1; 0.207402s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (67.8%)

PHY-1022 : len = 1.79238e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.334294s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (70.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.101ns, -1058.293ns, 380}
PHY-1001 : Update timing.....
PHY-1001 : 349/9754(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.101   |  -1058.293  |  380  
RUN-1001 :   Hold   |   0.096   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.579246s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (63.3%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 286 feed throughs used by 143 nets
PHY-1001 : End commit to database; 1.207915s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (66.0%)

PHY-1001 : Current memory(MB): used = 918, reserve = 911, peak = 918.
PHY-1001 : End phase 4; 3.132019s wall, 2.031250s user + 0.015625s system = 2.046875s CPU (65.4%)

PHY-1003 : Routed, final wirelength = 1.79238e+06
PHY-1001 : Current memory(MB): used = 920, reserve = 913, peak = 920.
PHY-1001 : End export database. 0.033120s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  44.587725s wall, 24.843750s user + 0.203125s system = 25.046875s CPU (56.2%)

RUN-1003 : finish command "route" in  46.906993s wall, 26.343750s user + 0.203125s system = 26.546875s CPU (56.6%)

RUN-1004 : used memory is 867 MB, reserved memory is 860 MB, peak memory is 920 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8186   out of  19600   41.77%
#reg                     3119   out of  19600   15.91%
#le                      8577
  #lut only              5458   out of   8577   63.64%
  #reg only               391   out of   8577    4.56%
  #lut&reg               2728   out of   8577   31.81%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1578
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    257
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    254
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 76
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54
#6        sdram_top_inst/clk_out                   GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8577   |7463    |723     |3131    |23      |3       |
|  ISP                       |AHBISP                                        |1330   |735     |339     |767     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |595    |283     |145     |328     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |77     |32      |18      |45      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |5       |0       |7       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |66     |23      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |3      |0       |0       |3       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |65     |29      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |4      |2       |0       |4       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |63     |35      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|    u_bypass                |bypass                                        |128    |88      |40      |38      |0       |0       |
|    u_demosaic              |demosaic                                      |432    |203     |142     |287     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |110    |37      |31      |81      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |74     |33      |27      |46      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |78     |44      |27      |47      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |89     |41      |33      |70      |0       |0       |
|    u_gamma                 |gamma                                         |21     |21      |0       |19      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |4      |4       |0       |2       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |10     |6       |4       |3       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |10     |6       |4       |3       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |14     |14      |0       |12      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |36     |36      |0       |19      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |2      |2       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |1      |1       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |22     |15      |0       |20      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |6      |6       |0       |4       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |6      |6       |0       |4       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |134    |67      |18      |108     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |8      |5       |0       |8       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |40     |21      |0       |40      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |31     |21      |0       |31      |0       |0       |
|  kb                        |Keyboard                                      |90     |74      |16      |45      |0       |0       |
|  sd_reader                 |sd_reader                                     |766    |659     |100     |331     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |324    |290     |34      |144     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |807    |615     |124     |407     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |415    |269     |78      |264     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |159    |88      |24      |117     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |21     |14      |0       |21      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |23      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |26     |23      |0       |26      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |156    |105     |30      |113     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |21     |14      |0       |21      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |35     |33      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |31     |19      |0       |30      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |390    |344     |46      |142     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |48     |36      |12      |26      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |76     |76      |0       |21      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |51     |47      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |124    |106     |18      |35      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |91     |79      |12      |31      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5163   |5111    |51      |1369    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |157    |90      |65      |26      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5458  
    #2          2       2097  
    #3          3       695   
    #4          4       601   
    #5        5-10      951   
    #6        11-50     508   
    #7       51-100      20   
    #8       101-500     2    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.352830s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (112.0%)

RUN-1004 : used memory is 868 MB, reserved memory is 861 MB, peak memory is 923 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45317, tnet num: 10383, tinst num: 4559, tnode num: 53097, tedge num: 76685.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10383 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 6 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 7419571ecd4dd60b891a51d32c11b39a58f68b625c562a9a9cb03610bf121b46 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4559
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10385, pip num: 119041
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 286
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3126 valid insts, and 324667 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.865930s wall, 90.250000s user + 0.812500s system = 91.062500s CPU (539.9%)

RUN-1004 : used memory is 920 MB, reserved memory is 921 MB, peak memory is 1092 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_180224.log"
