module AND2(
    input in1,
    input in2,
    output out
);
    and u1 (out, in1, in2);
endmodule