info x 30 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 half_adder
term mark 28 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  ieee;
USE ieee.std_logic_1164.all;

var add 1 0 0 162 8 10 0 0 xinstd_logic
var add 2 0 0 162 8 13 0 0 yinstd_logic
var add 3 0 0 162 9 10 0 0 soutstd_logic
var add 4 0 0 162 9 13 0 0 coutstd_logic
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 60 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 0
cell fill 1 4 0 0 0 0 0 0 1
cell fill 1 8 0 0 0 0 0 0 0
cell fill 2 0 0 0 0 0 0 0 0
cell fill 2 2 0 0 0 0 0 0 1
cell fill 2 4 0 0 0 0 0 0 0
cell fill 2 6 0 0 0 0 0 0 1
cell fill 2 8 0 0 0 0 0 0 0
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 677390336 29636509 6 0 0 0 0 adder_16.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 220 6 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = adder_16.vhd
Wed May 12 11:08:17 2004
type info 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
