// Seed: 706202704
module module_0 (
    input id_0,
    input reg id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output id_5,
    output id_6,
    output id_7,
    output id_8,
    output id_9,
    input wor id_10,
    input id_11
);
  assign id_9 = 1'b0;
  logic id_12 = id_12 < 1;
  assign id_6 = id_10[1];
  logic id_13;
  always id_8 <= id_11;
  logic id_14, id_15, id_16 = id_2, id_17;
  initial id_8 <= id_1;
  assign id_9 = 1;
endmodule
