LIBRARY ieee; USE ieee.std_logic_1164.all;
USE ieee.std_logic_signed.all;
ENTITY part1_board IS
PORT ( DIN : IN STD_LOGIC_VECTOR(8 downto 0);
Resetn, k0,CLOCK_50, Run : IN STD_LOGIC;
Done : BUFFER STD_LOGIC;
BusWires : BUFFER STD_LOGIC_VECTOR(8 DOWNTO 0));
END part1_board;
ARCHITECTURE Behavior OF part1_board IS
--. . . declare components
COMPONENT part1
PORT ( DIN : IN STD_LOGIC_VECTOR(8 downto 0);
Resetn, k0,CLOCK_50, Run : IN STD_LOGIC;
Done : BUFFER STD_LOGIC;
BusWires : BUFFER STD_LOGIC_VECTOR(8 DOWNTO 0));
END Component;



--. . .
BEGIN
U1: part1 port map (din,resetn,k0,CLOCK_50,run,done,buswires);



END Behavior;