`timescale 1ps / 1 ps
module module_0 (
    output id_1,
    output id_2,
    output id_3,
    output logic id_4,
    input [id_1 : id_2] id_5,
    input id_6,
    input id_7,
    input id_8
);
  id_9 id_10 (
      .id_2(id_4),
      .id_2(id_8)
  );
  id_11 id_12 (
      .id_8 (id_1),
      .id_10(id_8)
  );
  assign id_3[id_12] = id_1;
endmodule
