[2025-09-17 08:14:38] START suite=qualcomm_srv trace=srv281_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv281_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3357966 heartbeat IPC: 2.978 cumulative IPC: 2.978 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6190382 cumulative IPC: 3.231 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6190382 cumulative IPC: 3.231 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 6190383 heartbeat IPC: 3.531 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 11954076 heartbeat IPC: 1.735 cumulative IPC: 1.735 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 17746635 heartbeat IPC: 1.726 cumulative IPC: 1.731 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 23263918 heartbeat IPC: 1.812 cumulative IPC: 1.757 (Simulation time: 00 hr 04 min 03 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 28813754 heartbeat IPC: 1.802 cumulative IPC: 1.768 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 34349155 heartbeat IPC: 1.807 cumulative IPC: 1.776 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 39831608 heartbeat IPC: 1.824 cumulative IPC: 1.784 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 45542408 heartbeat IPC: 1.751 cumulative IPC: 1.779 (Simulation time: 00 hr 07 min 45 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 50974586 heartbeat IPC: 1.841 cumulative IPC: 1.786 (Simulation time: 00 hr 08 min 36 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv281_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 56428130 heartbeat IPC: 1.834 cumulative IPC: 1.791 (Simulation time: 00 hr 09 min 29 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 55625956 cumulative IPC: 1.798 (Simulation time: 00 hr 10 min 22 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 55625956 cumulative IPC: 1.798 (Simulation time: 00 hr 10 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv281_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.798 instructions: 100000002 cycles: 55625956
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 5.336 Average ROB Occupancy at Mispredict: 86.81
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00019
BRANCH_INDIRECT: 0.00684
BRANCH_CONDITIONAL: 5.327
BRANCH_DIRECT_CALL: 0.00032
BRANCH_INDIRECT_CALL: 0.00139
BRANCH_RETURN: 0.00011


====Backend Stall Breakdown====
ROB_STALL: 797774
LQ_STALL: 137
SQ_STALL: 1334615


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 129.7117
REPLAY_LOAD: 93.1992
NON_REPLAY_LOAD: 11.252844

== Total ==
ADDR_TRANS: 157470
REPLAY_LOAD: 140824
NON_REPLAY_LOAD: 499480

== Counts ==
ADDR_TRANS: 1214
REPLAY_LOAD: 1511
NON_REPLAY_LOAD: 44387

cpu0->cpu0_STLB TOTAL        ACCESS:     951369 HIT:     908083 MISS:      43286 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     951369 HIT:     908083 MISS:      43286 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 179.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     746111 HIT:     421891 MISS:     324220 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     495319 HIT:     310013 MISS:     185306 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      64341 HIT:       6406 MISS:      57935 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      89187 HIT:      88524 MISS:        663 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97264 HIT:      16948 MISS:      80316 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15025952 HIT:   14582590 MISS:     443362 MSHR_MERGE:     138890
cpu0->cpu0_L1I LOAD         ACCESS:   15025952 HIT:   14582590 MISS:     443362 MSHR_MERGE:     138890
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.08 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27037808 HIT:   26220631 MISS:     817177 MSHR_MERGE:     464719
cpu0->cpu0_L1D LOAD         ACCESS:   14912489 HIT:   14525816 MISS:     386673 MSHR_MERGE:     195821
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12021334 HIT:   11688427 MISS:     332907 MSHR_MERGE:     268565
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103985 HIT:       6388 MISS:      97597 MSHR_MERGE:        333
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 89.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12825959 HIT:   12716067 MISS:     109892 MSHR_MERGE:      63117
cpu0->cpu0_ITLB LOAD         ACCESS:   12825959 HIT:   12716067 MISS:     109892 MSHR_MERGE:      63117
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.62 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24915363 HIT:   23589114 MISS:    1326249 MSHR_MERGE:     421655
cpu0->cpu0_DTLB LOAD         ACCESS:   24915363 HIT:   23589114 MISS:    1326249 MSHR_MERGE:     421655
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.12 cycles
cpu0->LLC TOTAL        ACCESS:     401727 HIT:     178688 MISS:     223039 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     185306 HIT:      54064 MISS:     131242 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      57935 HIT:      17017 MISS:      40918 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      78170 HIT:      77940 MISS:        230 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80316 HIT:      29667 MISS:      50649 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.89 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6130
  ROW_BUFFER_MISS:     216633
  AVG DBUS CONGESTED CYCLE: 6.46
Channel 0 WQ ROW_BUFFER_HIT:      10405
  ROW_BUFFER_MISS:      43757
  FULL:          0
Channel 0 REFRESHES ISSUED:       4636

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1036991        11250         7941        25803
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          229          431         3096         7692
  STLB miss resolved @ L2C                0          541         2347         5326        21991
  STLB miss resolved @ LLC                0          855         4195         5767        24738
  STLB miss resolved @ MEM                0         1186         7846        17034        46406

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28506         2332        54519         3215         1109
---------------------------------------------------------------
  STLB miss resolved @ L1D               25            7           77          740          290
  STLB miss resolved @ L2C               14           45           58          211           80
  STLB miss resolved @ LLC               47           27          150         2047          548
  STLB miss resolved @ MEM               26            9          107         1142          679
[2025-09-17 08:25:00] END   suite=qualcomm_srv trace=srv281_ap (rc=0)
