// Seed: 807895383
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_14;
  wire id_15 = id_14;
  wire id_16 = id_4;
  wire id_17;
  if (1) begin
    time id_18;
  end
  logic [7:0] id_19;
  wire id_20;
  if (1'b0) begin : id_21
    wire id_22 = id_1;
    assign id_21 = id_11 - id_19[1 : 1];
  end else id_23(.id_0(id_19));
endmodule
module module_1;
  wire id_2;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_3, id_3, id_2, id_3, id_3, id_3, id_3, id_2, id_2, id_2
  );
endmodule
