

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Tue Jul 26 15:15:02 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.574 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26526|    26526|  0.276 ms|  0.276 ms|  26527|  26527|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution1_fix_fu_514                                       |convolution1_fix                                       |     3097|     3097|  32.209 us|  32.209 us|  3097|  3097|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_304_2_fu_548  |master_fix_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_304_2  |     1022|     1022|  10.629 us|  10.629 us|  1022|  1022|       no|
        |grp_convolution2_fix_fu_554                                       |convolution2_fix                                       |      730|      730|   7.592 us|   7.592 us|   730|   730|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_376_1_fu_626                   |master_fix_Pipeline_VITIS_LOOP_376_1                   |        9|        9|  93.600 ns|  93.600 ns|     9|     9|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_387_3_fu_638                   |master_fix_Pipeline_VITIS_LOOP_387_3                   |       84|       84|   0.874 us|   0.874 us|    84|    84|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_321_1     |     2720|     2720|       170|          -|          -|    16|        no|
        | + VITIS_LOOP_323_2    |      168|      168|         4|          -|          -|    42|        no|
        |- VITIS_LOOP_342_1     |    18416|    18416|      1151|          -|          -|    16|        no|
        | + VITIS_LOOP_345_2    |     1148|     1148|        82|          -|          -|    14|        no|
        |  ++ VITIS_LOOP_349_4  |       80|       80|         5|          -|          -|    16|        no|
        |- VITIS_LOOP_363_1     |      328|      328|        82|          -|          -|     4|        no|
        | + VITIS_LOOP_366_2    |       80|       80|         5|          -|          -|    16|        no|
        |- VITIS_LOOP_382_2     |      108|      108|        27|          -|          -|     4|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    660|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  185|   30114|  26028|    -|
|Memory           |       56|    -|      91|     15|    0|
|Multiplexer      |        -|    -|       -|    702|    -|
|Register         |        -|    -|    1082|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       56|  185|   31287|  27405|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       20|   84|      29|     51|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_convolution1_fix_fu_514                                       |convolution1_fix                                       |        0|   24|   5543|   4968|    0|
    |grp_convolution2_fix_fu_554                                       |convolution2_fix                                       |        0|  128|  20039|  14422|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U329                               |dadd_64ns_64ns_64_7_full_dsp_1                         |        0|    3|    630|   1141|    0|
    |dexp_64ns_64ns_64_18_full_dsp_1_U330                              |dexp_64ns_64ns_64_18_full_dsp_1                        |        0|   26|   1549|   2599|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_304_2_fu_548  |master_fix_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_304_2  |        0|    0|    705|    727|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_376_1_fu_626                   |master_fix_Pipeline_VITIS_LOOP_376_1                   |        0|    0|    853|   1883|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_387_3_fu_638                   |master_fix_Pipeline_VITIS_LOOP_387_3                   |        0|    0|    421|    110|    0|
    |mul_19s_35ns_54_2_1_U333                                          |mul_19s_35ns_54_2_1                                    |        0|    2|    187|     69|    0|
    |mul_21s_35ns_55_2_1_U331                                          |mul_21s_35ns_55_2_1                                    |        0|    2|    187|     69|    0|
    |mux_42_36_1_1_x_U332                                              |mux_42_36_1_1_x                                        |        0|    0|      0|     20|    0|
    |mux_42_64_1_1_U334                                                |mux_42_64_1_1                                          |        0|    0|      0|     20|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                             |                                                       |        0|  185|  30114|  26028|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1_U            |conv1            |       16|   0|   0|    0|  3072|   35|     1|       107520|
    |conv2_0_U          |conv2_0          |        2|   0|   0|    0|   672|   35|     1|        23520|
    |den1_V_0_U         |den1_V_0         |        0|  70|   9|    0|    16|   35|     1|          560|
    |firstDense_f_V_U   |firstDense_f_V   |        6|   0|   0|    0|  3584|   21|     1|        75264|
    |max1_V_0_U         |max1_V_0         |       30|   0|   0|    0|   336|   35|     1|        11760|
    |max2_V_0_U         |max2_V_0         |        1|   0|   0|    0|   224|   35|     1|         7840|
    |secondDense_f_V_U  |secondDense_f_V  |        1|   0|   0|    0|    64|   19|     1|         1216|
    |thirdBias_f_V_U    |thirdBias_f_V    |        0|  21|   6|    0|    16|   21|     1|          336|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                 |       56|  91|  15|    0|  7984|  236|     8|       228016|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1169_fu_954_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1171_1_fu_1134_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln1171_2_fu_944_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln1171_fu_878_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln321_fu_691_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln323_fu_726_p2      |         +|   0|  0|  14|           6|           1|
    |add_ln327_fu_766_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln331_1_fu_776_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln331_fu_710_p2      |         +|   0|  0|  13|          10|          10|
    |add_ln342_fu_859_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln345_fu_905_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln349_fu_970_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln363_fu_1079_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln366_fu_1150_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln382_fu_1286_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln415_1_fu_1052_p2   |         +|   0|  0|  43|          36|          36|
    |add_ln415_fu_1259_p2     |         +|   0|  0|  43|          36|          36|
    |next_mul_fu_732_p2       |         +|   0|  0|  12|          12|           7|
    |ret_V_2_fu_1207_p2       |         +|   0|  0|  62|          55|          55|
    |ret_V_fu_1000_p2         |         +|   0|  0|  62|          55|          55|
    |sub_ln1171_fu_847_p2     |         -|   0|  0|  15|           8|           8|
    |and_ln412_1_fu_1042_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln412_fu_1249_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1548_2_fu_800_p2  |      icmp|   0|  0|  19|          35|          35|
    |icmp_ln321_fu_685_p2     |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln323_fu_720_p2     |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln326_fu_742_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln331_fu_782_p2     |      icmp|   0|  0|  10|           6|           2|
    |icmp_ln342_fu_853_p2     |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln345_fu_899_p2     |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln349_fu_964_p2     |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln363_fu_1073_p2    |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln366_fu_1144_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln382_fu_1280_p2    |      icmp|   0|  0|   9|           3|           4|
    |r_1_fu_1031_p2           |      icmp|   0|  0|  13|          18|           1|
    |r_fu_1238_p2             |      icmp|   0|  0|  13|          18|           1|
    |or_ln412_1_fu_1036_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln412_fu_1243_p2      |        or|   0|  0|   2|           1|           1|
    |den1_V_0_d0              |    select|   0|  0|  35|           1|           1|
    |select_ln331_fu_788_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln332_fu_806_p3   |    select|   0|  0|  35|           1|          35|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 660|         418|         385|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |add_i_i_i_lcssa_lcssa7_i_reg_460  |    9|          2|   36|         72|
    |ap_NS_fsm                         |  241|         56|    1|         56|
    |conv1_address0                    |   14|          3|   12|         36|
    |conv1_ce0                         |   14|          3|    1|          3|
    |conv1_ce1                         |    9|          2|    1|          2|
    |conv1_ce2                         |    9|          2|    1|          2|
    |conv1_we0                         |    9|          2|    1|          2|
    |conv2_0_address0                  |   14|          3|   10|         30|
    |conv2_0_ce0                       |   14|          3|    1|          3|
    |conv2_0_we0                       |    9|          2|    1|          2|
    |d_1_fu_296                        |    9|          2|    5|         10|
    |d_3_fu_300                        |    9|          2|    3|          6|
    |d_fu_256                          |    9|          2|    5|         10|
    |den1_V_0_address0                 |   14|          3|    4|         12|
    |den2_V_0_0_reg_504                |    9|          2|   36|         72|
    |grp_fu_653_ce                     |    9|          2|    1|          2|
    |grp_fu_653_p1                     |   14|          3|   64|        192|
    |h_reg_470                         |    9|          2|    5|         10|
    |i_1_reg_416                       |    9|          2|    6|         12|
    |i_2_reg_449                       |    9|          2|    4|          8|
    |i_4_reg_493                       |    9|          2|    5|         10|
    |i_fu_324                          |    9|          2|    3|          6|
    |lhs_2_reg_481                     |    9|          2|   36|         72|
    |max1_V_0_address0                 |   14|          3|    9|         27|
    |max1_V_0_ce0                      |   14|          3|    1|          3|
    |max1_V_0_ce1                      |    9|          2|    1|          2|
    |max1_V_0_ce10                     |    9|          2|    1|          2|
    |max1_V_0_ce11                     |    9|          2|    1|          2|
    |max1_V_0_ce12                     |    9|          2|    1|          2|
    |max1_V_0_ce13                     |    9|          2|    1|          2|
    |max1_V_0_ce14                     |    9|          2|    1|          2|
    |max1_V_0_ce15                     |    9|          2|    1|          2|
    |max1_V_0_ce2                      |    9|          2|    1|          2|
    |max1_V_0_ce3                      |    9|          2|    1|          2|
    |max1_V_0_ce4                      |    9|          2|    1|          2|
    |max1_V_0_ce5                      |    9|          2|    1|          2|
    |max1_V_0_ce6                      |    9|          2|    1|          2|
    |max1_V_0_ce7                      |    9|          2|    1|          2|
    |max1_V_0_ce8                      |    9|          2|    1|          2|
    |max1_V_0_ce9                      |    9|          2|    1|          2|
    |max1_V_0_we0                      |    9|          2|    1|          2|
    |max2_V_0_address0                 |   20|          4|    8|         32|
    |max2_V_0_d0                       |   14|          3|   35|        105|
    |phi_mul_reg_427                   |    9|          2|   12|         24|
    |phi_urem_reg_438                  |    9|          2|    6|         12|
    |sum_fu_320                        |    9|          2|   64|        128|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  702|        157|  393|        993|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_i_i_i_lcssa_lcssa7_i_reg_460                                               |  36|   0|   36|          0|
    |add_ln321_reg_1359                                                             |   5|   0|    5|          0|
    |add_ln323_reg_1379                                                             |   6|   0|    6|          0|
    |add_ln342_reg_1415                                                             |   5|   0|    5|          0|
    |add_ln345_reg_1479                                                             |   4|   0|    4|          0|
    |add_ln349_reg_1497                                                             |   5|   0|    5|          0|
    |add_ln363_reg_1549                                                             |   3|   0|    3|          0|
    |add_ln366_reg_1601                                                             |   5|   0|    5|          0|
    |ap_CS_fsm                                                                      |  55|   0|   55|          0|
    |conv2_0_addr_reg_1371                                                          |  10|   0|   10|          0|
    |d_1_fu_296                                                                     |   5|   0|    5|          0|
    |d_3_fu_300                                                                     |   3|   0|    3|          0|
    |d_fu_256                                                                       |   5|   0|    5|          0|
    |den1_V_0_addr_reg_1425                                                         |   4|   0|    4|          0|
    |den2_V_0_0_reg_504                                                             |  36|   0|   36|          0|
    |den2_V_0_3_1_fu_308                                                            |  36|   0|   36|          0|
    |den2_V_0_3_2_fu_312                                                            |  36|   0|   36|          0|
    |den2_V_0_3_3_fu_316                                                            |  36|   0|   36|          0|
    |den2_V_0_3_fu_304                                                              |  36|   0|   36|          0|
    |firstDense_f_V_load_reg_1507                                                   |  21|   0|   21|          0|
    |grp_convolution1_fix_fu_514_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_convolution2_fix_fu_554_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_303_1_VITIS_LOOP_304_2_fu_548_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_376_1_fu_626_ap_start_reg                   |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_387_3_fu_638_ap_start_reg                   |   1|   0|    1|          0|
    |h_reg_470                                                                      |   5|   0|    5|          0|
    |i_1_reg_416                                                                    |   6|   0|    6|          0|
    |i_2_reg_449                                                                    |   4|   0|    4|          0|
    |i_4_reg_493                                                                    |   5|   0|    5|          0|
    |i_fu_324                                                                       |   3|   0|    3|          0|
    |lhs_2_reg_481                                                                  |  36|   0|   36|          0|
    |max2_V_0_addr_reg_1392                                                         |   8|   0|    8|          0|
    |next_mul_reg_1384                                                              |  12|   0|   12|          0|
    |phi_mul_reg_427                                                                |  12|   0|   12|          0|
    |phi_urem_reg_438                                                               |   6|   0|    6|          0|
    |r_V_2_reg_1502                                                                 |  35|   0|   35|          0|
    |r_V_4_reg_1522                                                                 |  55|   0|   55|          0|
    |r_V_5_reg_1631                                                                 |  54|   0|   54|          0|
    |r_V_reg_1611                                                                   |  35|   0|   35|          0|
    |reg_663                                                                        |  64|   0|   64|          0|
    |secondDense_f_V_load_reg_1616                                                  |  19|   0|   19|          0|
    |select_ln331_reg_1397                                                          |   6|   0|    6|          0|
    |select_ln332_reg_1402                                                          |  35|   0|   35|          0|
    |sub_ln1171_reg_1407                                                            |   7|   0|    8|          1|
    |sum_1_reg_1672                                                                 |  64|   0|   64|          0|
    |sum_fu_320                                                                     |  64|   0|   64|          0|
    |tmp_17_cast_reg_1541                                                           |   2|   0|    6|          4|
    |tmp_19_cast_reg_1466                                                           |   8|   0|   12|          4|
    |tmp_3_reg_1662                                                                 |  64|   0|   64|          0|
    |tmp_5_reg_1471                                                                 |   4|   0|    8|          4|
    |tmp_6_reg_1667                                                                 |  64|   0|   64|          0|
    |trunc_ln1171_1_reg_1537                                                        |   2|   0|    2|          0|
    |trunc_ln727_1_reg_1527                                                         |  18|   0|   18|          0|
    |trunc_ln727_reg_1637                                                           |  18|   0|   18|          0|
    |zext_ln321_1_reg_1351                                                          |   5|   0|   10|          5|
    |zext_ln321_reg_1346                                                            |   5|   0|    8|          3|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          |1082|   0| 1103|         21|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|input_r_address0  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|       input_r|         array|
|out_r_address0    |  out|    2|   ap_memory|         out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0          |  out|   32|   ap_memory|         out_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

