#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 04 03:46:23 2020
# Process ID: 25968
# Log file: C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/vivado.log
# Journal file: C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'E:/VivadoFiles/Verilog-CNN/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 750.555 ; gain = 168.164
set_property top fp_div_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1
[Thu Jun 04 03:55:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 784.250 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 03:57:16 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 784.250 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 803.824 ; gain = 19.574
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:01:45 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 825.563 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:02:50 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 825.563 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:04:16 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 825.563 ; gain = 0.000
launch_runs synth_1
[Thu Jun 04 04:12:52 2020] Launched synth_1...
Run output will be captured here: C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
set_property top fp_div [current_fileset]
launch_runs synth_1
[Thu Jun 04 04:13:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:14:17 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 825.563 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register flp_a is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register flp_a is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v:22]
ERROR: [VRFC 10-1040] module fp_div_tb ignored due to previous errors [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v:5]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:16:39 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 825.563 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:19:33 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 825.563 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:20:45 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 825.563 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:23:29 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 832.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:24:51 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 832.227 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
[Thu Jun 04 04:26:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:27:23 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 832.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:29:03 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 832.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:32:11 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 839.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:38:43 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 839.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:41:49 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 839.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_div_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_div_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_div_tb_behav xil_defaultlib.fp_div_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_div_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_div_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 04:48:13 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_div_tb_behav -key {Behavioral:sim_1:Functional:fp_div_tb} -tclbatch {fp_div_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_div_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_div_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 839.980 ; gain = 0.000
set_property top fp_avg [current_fileset]
reset_run synth_1
launch_runs synth_1
[Thu Jun 04 04:52:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
set_property top avg_layer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top fp_avg_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/fp_div_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_avg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_avg_tb_behav xil_defaultlib.fp_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.fp_avg(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_avg_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_avg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 05:12:21 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_avg_tb_behav -key {Behavioral:sim_1:Functional:fp_avg_tb} -tclbatch {fp_avg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_avg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_avg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 879.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/fp_div_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_avg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_avg_tb_behav xil_defaultlib.fp_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.fp_avg(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_avg_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_avg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 05:17:37 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_avg_tb_behav -key {Behavioral:sim_1:Functional:fp_avg_tb} -tclbatch {fp_avg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_avg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_avg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 879.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/fp_div_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_avg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_avg_tb_behav xil_defaultlib.fp_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.fp_avg(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_avg_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_avg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 05:27:23 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_avg_tb_behav -key {Behavioral:sim_1:Functional:fp_avg_tb} -tclbatch {fp_avg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_avg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_avg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 879.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/fp_div_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_avg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_avg_tb_behav xil_defaultlib.fp_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.fp_avg(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_avg_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_avg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 05:30:56 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_avg_tb_behav -key {Behavioral:sim_1:Functional:fp_avg_tb} -tclbatch {fp_avg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_avg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_avg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 879.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/fp_div_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_avg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_avg_tb_behav xil_defaultlib.fp_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.fp_avg(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_avg_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_avg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 05:34:03 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_avg_tb_behav -key {Behavioral:sim_1:Functional:fp_avg_tb} -tclbatch {fp_avg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_avg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_avg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 879.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/fp_div_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_avg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_avg_tb_behav xil_defaultlib.fp_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.fp_avg(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_avg_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_avg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 05:37:43 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_avg_tb_behav -key {Behavioral:sim_1:Functional:fp_avg_tb} -tclbatch {fp_avg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_avg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_avg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 896.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/fp_div_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_avg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_avg_tb_behav xil_defaultlib.fp_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.fp_avg(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_avg_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_avg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 05:59:34 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_avg_tb_behav -key {Behavioral:sim_1:Functional:fp_avg_tb} -tclbatch {fp_avg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_avg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_avg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 896.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/fp_div_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'fp_avg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj fp_avg_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:2]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:3]
WARNING: [VRFC 10-756] identifier EXPONENT_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:7]
WARNING: [VRFC 10-756] identifier MANTISSA_WIDTH is used before its declaration [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/fp_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/exponential.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exponential
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Softmax_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Div_flp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fpDiv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_avg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_avg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_layer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_layer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_div_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/tanh_activation_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_activation_function
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Conv_PU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_PU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_SF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_SF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PC_MF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/avg_pooling_input_tensor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module avg_pooling_input_tensor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/LeNet_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeNet_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 0bd8e4f971914d9c91763b877ea9f543 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fp_avg_tb_behav xil_defaultlib.fp_avg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.srcs/sources_1/new/fp_add_2.v" Line 1. Module fp_add_2(EXPONENT_WIDTH=5,MANTISSA_WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fp_div(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_add_2(EXPONENT_WIDTH=5,MANTIS...
Compiling module xil_defaultlib.fp_avg(EXPONENT_WIDTH=5,MANTISSA...
Compiling module xil_defaultlib.fp_avg_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot fp_avg_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Mohamed -notrace
couldn't read file "C:/Users/Mohamed": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 04 06:01:32 2020...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "fp_avg_tb_behav -key {Behavioral:sim_1:Functional:fp_avg_tb} -tclbatch {fp_avg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source fp_avg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fp_avg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 896.512 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
[Thu Jun 04 06:05:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/Mohamed Gaber/Desktop/logic/Verilog-CNN/project_1/project_1.runs/synth_1/runme.log
set_property top avg_layer [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 04 07:16:09 2020...
