# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 15
attribute \src "dut.sv:2.1-32.10"
attribute \cells_not_processed 1
module \simple_function
  attribute \src "dut.sv:22.16-22.36"
  wire $0\and_or_tree$func$dut.sv:22$1.$result$9
  attribute \src "dut.sv:22.16-22.36"
  wire $0\and_or_tree$func$dut.sv:22$2.$result$7
  attribute \src "dut.sv:22.16-22.36"
  wire $0\and_or_tree$func$dut.sv:22$2.x$4
  attribute \src "dut.sv:22.16-22.36"
  wire $0\and_or_tree$func$dut.sv:22$2.y$5
  attribute \src "dut.sv:22.16-22.36"
  wire $0\and_or_tree$func$dut.sv:22$2.z$6
  attribute \src "dut.sv:25.5-30.8"
  wire $0\q[0:0]
  attribute \src "dut.sv:22.16-22.36"
  wire $1\and_or_tree$func$dut.sv:22$2.$result$8
  wire $and_or_tree$func$dut.sv:22$0_result
  wire $auto$rtlil.cc:3006:And$11
  wire $auto$rtlil.cc:3007:Or$13
  attribute \src "dut.sv:5.18-5.19"
  wire input 3 \a
  wire \and_or_tree$func$dut.sv:22$1.$result
  attribute \nosync 1
  attribute \src "dut.sv:22.16-22.36"
  wire \and_or_tree$func$dut.sv:22$2.$result
  attribute \src "dut.sv:6.18-6.19"
  wire input 4 \b
  attribute \src "dut.sv:7.18-7.19"
  wire input 5 \c
  attribute \src "dut.sv:3.18-3.21"
  wire input 1 \clk
  attribute \src "dut.sv:21.11-21.12"
  wire \d
  attribute \src "dut.sv:8.18-8.19"
  wire output 6 \q
  attribute \src "dut.sv:4.18-4.21"
  wire input 2 \rst
  cell $and $and$dut.sv:16$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0\and_or_tree$func$dut.sv:22$2.x$4
    connect \B $0\and_or_tree$func$dut.sv:22$2.y$5
    connect \Y $auto$rtlil.cc:3006:And$11
  end
  cell $or $or$dut.sv:16$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3006:And$11
    connect \B $0\and_or_tree$func$dut.sv:22$2.z$6
    connect \Y $auto$rtlil.cc:3007:Or$13
  end
  attribute \src "dut.sv:22.16-22.36"
  process $proc$dut.sv:22$3
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\and_or_tree$func$dut.sv:22$2.x$4 \a
    assign $0\and_or_tree$func$dut.sv:22$2.y$5 \b
    assign $0\and_or_tree$func$dut.sv:22$2.z$6 \c
    assign $0\and_or_tree$func$dut.sv:22$2.$result$7 $1\and_or_tree$func$dut.sv:22$2.$result$8
    assign $0\and_or_tree$func$dut.sv:22$1.$result$9 $1\and_or_tree$func$dut.sv:22$2.$result$8
    assign $1\and_or_tree$func$dut.sv:22$2.$result$8 $auto$rtlil.cc:3007:Or$13
    sync always
      update \and_or_tree$func$dut.sv:22$1.$result $0\and_or_tree$func$dut.sv:22$1.$result$9
      update \and_or_tree$func$dut.sv:22$2.$result 1'x
  end
  attribute \always_ff 1
  attribute \src "dut.sv:25.5-30.8"
  process $proc$dut.sv:25$14
    assign $0\q[0:0] \q
    attribute \src "dut.sv:32.9-36.12"
    switch \rst
      attribute \src "dut.sv:32.13-32.16"
      case 1'1
        assign $0\q[0:0] 1'0
      attribute \src "dut.sv:34.13-34.17"
      case 
        assign $0\q[0:0] \d
    end
    sync posedge \clk
      update \q $0\q[0:0]
  end
  connect $and_or_tree$func$dut.sv:22$0_result \and_or_tree$func$dut.sv:22$1.$result
  connect \d $and_or_tree$func$dut.sv:22$0_result
end
