{:input (genetic.crossover/dumb-crossover 1135348859 (genetic.mutation/change-names-remove-clause 411267801 (genetic.mutation/change-names-remove-clause 878057079 (genetic.mutation/change-constant-value 1815323314 (genetic.mutation/change-names-remove-clause 659658994 (genetic.mutation/change-names-remove-clause 1414398409 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")))))))) (genetic.mutation/change-constant-value 1634577162 (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire1_5_:missing , \\wire7_:missing , \\wire8_:missing , wire10_42, \\wire11_:missing , wire12_46, \\wire13_:missing , \\wire:missing_45_52_47_43_14_33 , wire15_36, wire17_32, wire18_36, wire19_36, wire21_44, wire22_36);\n  wire \\:missing_edge ;\n  input wire10_42;\n  wire wire10_42;\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  input wire12_46;\n  wire wire12_46;\n  input \\wire13_:missing ;\n  wire \\wire13_:missing ;\n  output wire15_36;\n  wire wire15_36;\n  output wire17_32;\n  wire wire17_32;\n  output wire18_36;\n  wire wire18_36;\n  output wire19_36;\n  wire wire19_36;\n  input \\wire1_5_:missing ;\n  wire \\wire1_5_:missing ;\n  output wire21_44;\n  wire wire21_44;\n  output wire22_36;\n  wire wire22_36;\n  wire wire23_26;\n  wire wire23_36;\n  wire \\wire23_:missing ;\n  wire wire24_36;\n  wire \\wire24_:missing ;\n  wire wire25_41;\n  wire wire25_42;\n  wire wire25_43;\n  wire wire27_28;\n  wire wire31_32;\n  wire wire36_37;\n  wire wire39_40;\n  wire \\wire41_:missing ;\n  wire wire46_29;\n  wire wire46_30;\n  wire wire46_31;\n  wire wire46_34;\n  wire wire46_35;\n  wire wire46_36;\n  wire wire46_44;\n  wire wire46_48;\n  wire wire46_51;\n  wire \\wire46_:missing ;\n  wire \\wire48_:missing ;\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_45 ;\n  input \\wire:missing_45_52_47_43_14_33 ;\n  wire \\wire:missing_45_52_47_43_14_33 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_51 ;\n  wire \\wire:missing_52 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'hx >> { \\wire1_5_:missing , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'he >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire23_:missing  = 4'h8 >> { wire23_36, wire23_26 };\n  assign \\wire24_:missing  = 4'h8 >> { \\wire:missing_edge , wire24_36 };\n  assign wire25_41 = 4'h8 >> { wire25_43, wire25_42 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_52  = \\wire:missing_45_52_47_43_14_33 ;\n  assign \\wire:missing_51  = wire46_51;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire48_:missing  = wire46_48;\n  assign \\wire:missing_47  = \\wire:missing_45_52_47_43_14_33 ;\n  assign \\wire46_:missing  = wire12_46;\n  assign \\wire:missing_45  = \\wire:missing_45_52_47_43_14_33 ;\n  assign wire21_44 = wire46_44;\n  assign wire25_43 = \\wire:missing_45_52_47_43_14_33 ;\n  assign wire25_42 = wire10_42;\n  assign \\wire41_:missing  = wire25_41;\n  assign \\wire:missing_edge  = wire39_40;\n  assign wire39_40 = \\wire:missing_edge ;\n  assign \\wire:missing_38  = \\wire:missing_edge ;\n  assign \\wire:missing_37  = wire36_37;\n  assign \\wire:missing_36  = wire46_36;\n  assign \\wire:missing_35  = wire46_35;\n  assign \\wire:missing_edge  = wire46_34;\n  assign \\wire:missing_edge  = \\wire:missing_45_52_47_43_14_33 ;\n  assign wire17_32 = wire31_32;\n  assign wire31_32 = wire46_31;\n  assign \\wire:missing_edge  = wire46_30;\n  assign \\wire:missing_edge  = wire46_29;\n  assign \\wire:missing_28  = wire27_28;\n  assign wire27_28 = \\wire:missing_edge ;\n  assign wire23_26 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/31C4C826.v:3.1-104.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire1_5_:missing , \\wire7_:missing , \\wire8_:missing , wire10_42, \\wire11_:missing , wire12_46, \\wire13_:missing , \\wire:missing_45_52_47_43_14_33 , wire15_36, wire17_32, wire18_36, wire19_36, wire21_44, wire22_36);\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:5.9-5.18\" *)\n  input wire10_42;\n  wire wire10_42;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:7.9-7.25\" *)\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:9.9-9.18\" *)\n  input wire12_46;\n  wire wire12_46;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:11.9-11.25\" *)\n  input \\wire13_:missing ;\n  wire \\wire13_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:13.10-13.19\" *)\n  output wire15_36;\n  wire wire15_36;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:15.10-15.19\" *)\n  output wire17_32;\n  wire wire17_32;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:17.10-17.19\" *)\n  output wire18_36;\n  wire wire18_36;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:19.10-19.19\" *)\n  output wire19_36;\n  wire wire19_36;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:21.9-21.26\" *)\n  input \\wire1_5_:missing ;\n  wire \\wire1_5_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:23.10-23.19\" *)\n  output wire21_44;\n  wire wire21_44;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:25.10-25.19\" *)\n  output wire22_36;\n  wire wire22_36;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:27.8-27.17\" *)\n  wire wire23_26;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:33.8-33.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire25_42;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:34.8-34.17\" *)\n  wire wire25_43;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:35.8-35.17\" *)\n  wire wire27_28;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:36.8-36.17\" *)\n  wire wire31_32;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:38.8-38.17\" *)\n  wire wire39_40;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:40.8-40.17\" *)\n  wire wire46_29;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:41.8-41.17\" *)\n  wire wire46_30;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:42.8-42.17\" *)\n  wire wire46_31;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:43.8-43.17\" *)\n  wire wire46_34;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:46.8-46.17\" *)\n  wire wire46_44;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:49.8-49.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire46_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:51.9-51.24\" *)\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:53.9-53.24\" *)\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:55.8-55.24\" *)\n  wire \\wire:missing_28 ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:59.8-59.24\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:60.8-60.24\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:61.9-61.40\" *)\n  input \\wire:missing_45_52_47_43_14_33 ;\n  wire \\wire:missing_45_52_47_43_14_33 ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:63.8-63.24\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:65.8-65.24\" *)\n  wire \\wire:missing_52 ;\n  (* src = \"/tmp/fuzzmount745B5940/31C4C826.v:66.9-66.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire15_36 = 1'hx;\n  assign wire17_32 = 1'hx;\n  assign wire18_36 = 1'hx;\n  assign wire19_36 = 1'hx;\n  assign wire21_44 = 1'hx;\n  assign wire22_36 = 1'hx;\n  assign wire23_26 = 1'h1;\n  assign wire25_42 = wire10_42;\n  assign wire25_43 = 1'h1;\n  assign wire27_28 = 1'h1;\n  assign wire31_32 = 1'hx;\n  assign wire39_40 = 1'h1;\n  assign wire46_29 = 1'h1;\n  assign wire46_30 = 1'h1;\n  assign wire46_31 = 1'hx;\n  assign wire46_34 = 1'h1;\n  assign wire46_44 = 1'hx;\n  assign \\wire46_:missing  = wire12_46;\n  assign \\wire:missing_28  = 1'h1;\n  assign \\wire:missing_38  = 1'h1;\n  assign \\wire:missing_45  = 1'h1;\n  assign \\wire:missing_45_52_47_43_14_33  = 1'h1;\n  assign \\wire:missing_47  = 1'h1;\n  assign \\wire:missing_52  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  0:05:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh/src/top.v'.\nSBY  0:05:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] Copy '/tmp/fuzzmount745B5940/31C4C826.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh/src/31C4C826.v'.\nSBY  0:05:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] Copy '/tmp/fuzzmount745B5940/31C4C826.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh/src/31C4C826.post.v'.\nSBY  0:05:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] engine_0: abc pdr\nSBY  0:05:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: /tmp/fuzzmount745B5940/top.v:31: Warning: Identifier `\\clk' is implicitly declared.\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/31C4C826.v:68$65_Y [0] between cell $shr$/tmp/fuzzmount745B5940/31C4C826.v:68$65.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: Warning: Wire presynth.\\wire22_36 is used but has no driver.\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: Warning: Wire presynth.\\wire21_44 is used but has no driver.\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: Warning: Wire presynth.\\wire19_36 is used but has no driver.\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: Warning: Wire presynth.\\wire18_36 is used but has no driver.\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: Warning: Wire presynth.\\wire17_32 is used but has no driver.\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: Warning: Wire presynth.\\wire15_36 is used but has no driver.\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  0:05:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  0:05:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] base: finished (returncode=0)\nSBY  0:05:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  0:05:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: Warning: Wire presynth.\\wire22_36 is used but has no driver.\nSBY  0:05:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: Warning: Wire presynth.\\wire21_44 is used but has no driver.\nSBY  0:05:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: Warning: Wire presynth.\\wire19_36 is used but has no driver.\nSBY  0:05:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: Warning: Wire presynth.\\wire18_36 is used but has no driver.\nSBY  0:05:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: Warning: Wire presynth.\\wire17_32 is used but has no driver.\nSBY  0:05:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: Warning: Wire presynth.\\wire15_36 is used but has no driver.\nSBY  0:05:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY  0:05:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY  0:05:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  0:05:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  0:05:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:05:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] aig: finished (returncode=0)\nSBY  0:05:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  0:05:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  0:05:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] engine_0: Warning: The network has no constraints.\nSBY  0:05:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  0:05:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] engine_0: finished (returncode=0)\nSBY  0:05:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] engine_0: Status returned by engine: FAIL\nSBY  0:05:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  0:05:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  0:05:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] summary: engine_0 (abc pdr) returned FAIL\nSBY  0:05:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh'.\nSBY  0:05:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn7ykczuh] DONE (FAIL, rc=2)\n", :err ""}}}