!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
AINTC_HOSTINT_ROUTE_FIQ	inc/interrupt.h	40;"	d
AINTC_HOSTINT_ROUTE_IRQ	inc/interrupt.h	37;"	d
CKM_AUTOIDLE_DPLL_CORE	inc/clock_module.h	/^   CKM_AUTOIDLE_DPLL_CORE        = 0x58,$/;"	e	enum:_CKM_MODULE_REG
CKM_AUTOIDLE_DPLL_DDR	inc/clock_module.h	/^   CKM_AUTOIDLE_DPLL_DDR         = 0x30,$/;"	e	enum:_CKM_MODULE_REG
CKM_AUTOIDLE_DPLL_DISP	inc/clock_module.h	/^   CKM_AUTOIDLE_DPLL_DISP        = 0x44,$/;"	e	enum:_CKM_MODULE_REG
CKM_AUTOIDLE_DPLL_MPU	inc/clock_module.h	/^   CKM_AUTOIDLE_DPLL_MPU         = 0x1C,$/;"	e	enum:_CKM_MODULE_REG
CKM_AUTOIDLE_DPLL_PER	inc/clock_module.h	/^   CKM_AUTOIDLE_DPLL_PER         = 0x6C,$/;"	e	enum:_CKM_MODULE_REG
CKM_CEFUSE	inc/clock_module.h	/^   CKM_CEFUSE  = SOC_CM_CEFUSE_REGS$/;"	e	enum:_CKM_MODULE
CKM_CLKDCOLDO_DPLL_PER	inc/clock_module.h	/^   CKM_CLKDCOLDO_DPLL_PER        = 0x7C,$/;"	e	enum:_CKM_MODULE_REG
CKM_CLKMODE_DPLL_CORE	inc/clock_module.h	/^   CKM_CLKMODE_DPLL_CORE         = 0x90,$/;"	e	enum:_CKM_MODULE_REG
CKM_CLKMODE_DPLL_DDR	inc/clock_module.h	/^   CKM_CLKMODE_DPLL_DDR          = 0x94,$/;"	e	enum:_CKM_MODULE_REG
CKM_CLKMODE_DPLL_DISP	inc/clock_module.h	/^   CKM_CLKMODE_DPLL_DISP         = 0x98,$/;"	e	enum:_CKM_MODULE_REG
CKM_CLKMODE_DPLL_MPU	inc/clock_module.h	/^   CKM_CLKMODE_DPLL_MPU          = 0x88,$/;"	e	enum:_CKM_MODULE_REG
CKM_CLKMODE_DPLL_PER	inc/clock_module.h	/^   CKM_CLKMODE_DPLL_PER          = 0x8C,$/;"	e	enum:_CKM_MODULE_REG
CKM_CLKSEL_DPLL_CORE	inc/clock_module.h	/^   CKM_CLKSEL_DPLL_CORE          = 0x68,$/;"	e	enum:_CKM_MODULE_REG
CKM_CLKSEL_DPLL_DDR	inc/clock_module.h	/^   CKM_CLKSEL_DPLL_DDR           = 0x40,$/;"	e	enum:_CKM_MODULE_REG
CKM_CLKSEL_DPLL_DISP	inc/clock_module.h	/^   CKM_CLKSEL_DPLL_DISP          = 0x54,$/;"	e	enum:_CKM_MODULE_REG
CKM_CLKSEL_DPLL_MPU	inc/clock_module.h	/^   CKM_CLKSEL_DPLL_MPU           = 0x2C,$/;"	e	enum:_CKM_MODULE_REG
CKM_CLKSEL_DPLL_PERIPH	inc/clock_module.h	/^   CKM_CLKSEL_DPLL_PERIPH        = 0x9C,$/;"	e	enum:_CKM_MODULE_REG
CKM_DEVICE	inc/clock_module.h	/^   CKM_DEVICE  = SOC_CM_DEVICE_REGS,$/;"	e	enum:_CKM_MODULE
CKM_DIV_M2_DPLL_DDR	inc/clock_module.h	/^   CKM_DIV_M2_DPLL_DDR           = 0xA0,$/;"	e	enum:_CKM_MODULE_REG
CKM_DIV_M2_DPLL_DISP	inc/clock_module.h	/^   CKM_DIV_M2_DPLL_DISP          = 0xA4,$/;"	e	enum:_CKM_MODULE_REG
CKM_DIV_M2_DPLL_MPU	inc/clock_module.h	/^   CKM_DIV_M2_DPLL_MPU           = 0xA8,$/;"	e	enum:_CKM_MODULE_REG
CKM_DIV_M2_DPLL_PER	inc/clock_module.h	/^   CKM_DIV_M2_DPLL_PER           = 0xAC,$/;"	e	enum:_CKM_MODULE_REG
CKM_DIV_M4_DPLL_CORE	inc/clock_module.h	/^   CKM_DIV_M4_DPLL_CORE          = 0x80,$/;"	e	enum:_CKM_MODULE_REG
CKM_DIV_M5_DPLL_CORE	inc/clock_module.h	/^   CKM_DIV_M5_DPLL_CORE          = 0x84,$/;"	e	enum:_CKM_MODULE_REG
CKM_DIV_M6_DPLL_CORE	inc/clock_module.h	/^   CKM_DIV_M6_DPLL_CORE          = 0xD8$/;"	e	enum:_CKM_MODULE_REG
CKM_DPLL	inc/clock_module.h	/^   CKM_DPLL    = SOC_CM_DPLL_REGS,$/;"	e	enum:_CKM_MODULE
CKM_GFX	inc/clock_module.h	/^   CKM_GFX     = SOC_CM_GFX_REGS,$/;"	e	enum:_CKM_MODULE
CKM_IDLEST_DPLL_CORE	inc/clock_module.h	/^   CKM_IDLEST_DPLL_CORE          = 0x5C,$/;"	e	enum:_CKM_MODULE_REG
CKM_IDLEST_DPLL_DDR	inc/clock_module.h	/^   CKM_IDLEST_DPLL_DDR           = 0x34,$/;"	e	enum:_CKM_MODULE_REG
CKM_IDLEST_DPLL_DISP	inc/clock_module.h	/^   CKM_IDLEST_DPLL_DISP          = 0x48,$/;"	e	enum:_CKM_MODULE_REG
CKM_IDLEST_DPLL_MPU	inc/clock_module.h	/^   CKM_IDLEST_DPLL_MPU           = 0x20,$/;"	e	enum:_CKM_MODULE_REG
CKM_IDLEST_DPLL_PER	inc/clock_module.h	/^   CKM_IDLEST_DPLL_PER           = 0x70,$/;"	e	enum:_CKM_MODULE_REG
CKM_L3_AON_CLKSTCTRL	inc/clock_module.h	/^   CKM_L3_AON_CLKSTCTRL          = 0x18,$/;"	e	enum:_CKM_MODULE_REG
CKM_L4_WKUP_AON_CLKSTCTRL	inc/clock_module.h	/^   CKM_L4_WKUP_AON_CLKSTCTRL     = 0xCC,$/;"	e	enum:_CKM_MODULE_REG
CKM_MODULE	inc/clock_module.h	/^}CKM_MODULE;$/;"	t	typeref:enum:_CKM_MODULE
CKM_MODULE_REG	inc/clock_module.h	/^}CKM_MODULE_REG;$/;"	t	typeref:enum:_CKM_MODULE_REG
CKM_MPU	inc/clock_module.h	/^   CKM_MPU     = SOC_CM_MPU_REGS,$/;"	e	enum:_CKM_MODULE
CKM_PER	inc/clock_module.h	/^   CKM_PER     = SOC_CM_PER_REGS,$/;"	e	enum:_CKM_MODULE
CKM_PER_CLKDIV32K_CLKCTRL	inc/clock_module.h	/^   CKM_PER_CLKDIV32K_CLKCTRL   = 0x14C,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_CLK_24MHZ_CLKSTCTRL	inc/clock_module.h	/^   CKM_PER_CLK_24MHZ_CLKSTCTRL = 0x150,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_CPGMAC0_CLKCTRL	inc/clock_module.h	/^   CKM_PER_CPGMAC0_CLKCTRL     = 0x014,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_CPSW_CLKSTCTRL	inc/clock_module.h	/^   CKM_PER_CPSW_CLKSTCTRL      = 0x144,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_DCAN0_CLKCTRL	inc/clock_module.h	/^   CKM_PER_DCAN0_CLKCTRL       = 0x0C0,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_DCAN1_CLKCTRL	inc/clock_module.h	/^   CKM_PER_DCAN1_CLKCTRL       = 0x0C4,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_ELM_CLKCTRL	inc/clock_module.h	/^   CKM_PER_ELM_CLKCTRL         = 0x040,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_EMIF_CLKCTRL	inc/clock_module.h	/^   CKM_PER_EMIF_CLKCTRL        = 0x028,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_EMIF_FW_CLKCTRL	inc/clock_module.h	/^   CKM_PER_EMIF_FW_CLKCTRL     = 0x0D0,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_EPWMSS0_CLKCTRL	inc/clock_module.h	/^   CKM_PER_EPWMSS0_CLKCTRL     = 0x0D4,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_EPWMSS1_CLKCTRL	inc/clock_module.h	/^   CKM_PER_EPWMSS1_CLKCTRL     = 0x0CC,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_EPWMSS2_CLKCTRL	inc/clock_module.h	/^   CKM_PER_EPWMSS2_CLKCTRL     = 0x0D8,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_GPIO1_CLKCTRL	inc/clock_module.h	/^   CKM_PER_GPIO1_CLKCTRL       = 0x0AC,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_GPIO2_CLKCTRL	inc/clock_module.h	/^   CKM_PER_GPIO2_CLKCTRL       = 0x0B0,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_GPIO3_CLKCTRL	inc/clock_module.h	/^   CKM_PER_GPIO3_CLKCTRL       = 0x0B4,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_GPMC_CLKCTRL	inc/clock_module.h	/^   CKM_PER_GPMC_CLKCTRL        = 0x030,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_I2C1_CLKCTRL	inc/clock_module.h	/^   CKM_PER_I2C1_CLKCTRL        = 0x048,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_I2C2_CLKCTRL	inc/clock_module.h	/^   CKM_PER_I2C2_CLKCTRL        = 0x044,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_IEEE5000_CLKCTRL	inc/clock_module.h	/^   CKM_PER_IEEE5000_CLKCTRL    = 0x0E4,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_L3S_CLKSTCTRL	inc/clock_module.h	/^   CKM_PER_L3S_CLKSTCTRL       = 0x004,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_L3_CLKCTRL	inc/clock_module.h	/^   CKM_PER_L3_CLKCTRL          = 0x0E0,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_L3_CLKSTCTRL	inc/clock_module.h	/^   CKM_PER_L3_CLKSTCTRL        = 0x00C,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_L3_INSTR_CLKCTRL	inc/clock_module.h	/^   CKM_PER_L3_INSTR_CLKCTRL    = 0x0DC,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_L4FW_CLKCTRL	inc/clock_module.h	/^   CKM_PER_L4FW_CLKCTRL        = 0x064,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_L4FW_CLKSTCTRL	inc/clock_module.h	/^   CKM_PER_L4FW_CLKSTCTRL      = 0x008,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_L4HS_CLKCTRL	inc/clock_module.h	/^   CKM_PER_L4HS_CLKCTRL        = 0x120,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_L4HS_CLKSTCTRL	inc/clock_module.h	/^   CKM_PER_L4HS_CLKSTCTRL      = 0x11C,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_L4LS_CLKCTRL	inc/clock_module.h	/^   CKM_PER_L4LS_CLKCTRL        = 0x060,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_L4LS_CLKSTCTRL	inc/clock_module.h	/^	 CKM_PER_L4LS_CLKSTCTRL      = 0x000,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_LCDC_CLKCTRL	inc/clock_module.h	/^   CKM_PER_LCDC_CLKCTRL        = 0x018,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_LCDC_CLKSTCTRL	inc/clock_module.h	/^   CKM_PER_LCDC_CLKSTCTRL      = 0x148,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_MAILBOX0_CLKCTRL	inc/clock_module.h	/^   CKM_PER_MAILBOX0_CLKCTRL    = 0x110,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_MCASP0_CLKCTRL	inc/clock_module.h	/^   CKM_PER_MCASP0_CLKCTRL      = 0x034,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_MCASP1_CLKCTRL	inc/clock_module.h	/^   CKM_PER_MCASP1_CLKCTRL      = 0x068,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_MMC0_CLKCTRL	inc/clock_module.h	/^   CKM_PER_MMC0_CLKCTRL        = 0x03C,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_MMC1_CLKCTRL	inc/clock_module.h	/^   CKM_PER_MMC1_CLKCTRL        = 0x0F4,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_MMC2_CLKCTRL	inc/clock_module.h	/^   CKM_PER_MMC2_CLKCTRL        = 0x0F8,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_OCMCRAM_CLKCTRL	inc/clock_module.h	/^   CKM_PER_OCMCRAM_CLKCTRL     = 0x02C,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_OCPWP_CLKCTRL	inc/clock_module.h	/^   CKM_PER_OCPWP_CLKCTRL       = 0x130,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_OCPWP_L3_CLKSTCTRL	inc/clock_module.h	/^   CKM_PER_OCPWP_L3_CLKSTCTRL  = 0x12C,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_PRU_ICSS_CLKCTRL	inc/clock_module.h	/^   CKM_PER_PRU_ICSS_CLKCTRL    = 0x0E8,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_PRU_ICSS_CLKSTCTRL	inc/clock_module.h	/^   CKM_PER_PRU_ICSS_CLKSTCTRL  = 0x140,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_SPI0_CLKCTRL	inc/clock_module.h	/^   CKM_PER_SPI0_CLKCTRL        = 0x04C,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_SPI1_CLKCTRL	inc/clock_module.h	/^   CKM_PER_SPI1_CLKCTRL        = 0x050,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_SPINLOCK_CLKCTRL	inc/clock_module.h	/^   CKM_PER_SPINLOCK_CLKCTRL    = 0x10C,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_TIMER2_CLKCTRL	inc/clock_module.h	/^   CKM_PER_TIMER2_CLKCTRL      = 0x080,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_TIMER3_CLKCTRL	inc/clock_module.h	/^   CKM_PER_TIMER3_CLKCTRL      = 0x084,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_TIMER4_CLKCTRL	inc/clock_module.h	/^   CKM_PER_TIMER4_CLKCTRL      = 0x088,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_TIMER5_CLKCTRL	inc/clock_module.h	/^   CKM_PER_TIMER5_CLKCTRL      = 0x0EC,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_TIMER6_CLKCTRL	inc/clock_module.h	/^   CKM_PER_TIMER6_CLKCTRL      = 0x0F0,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_TIMER7_CLKCTRL	inc/clock_module.h	/^   CKM_PER_TIMER7_CLKCTRL      = 0x07C,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_TPCC_CLKCTRL	inc/clock_module.h	/^   CKM_PER_TPCC_CLKCTRL        = 0x0BC,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_TPTC0_CLKCTRL	inc/clock_module.h	/^   CKM_PER_TPTC0_CLKCTRL       = 0x024,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_TPTC1_CLKCTRL	inc/clock_module.h	/^   CKM_PER_TPTC1_CLKCTRL       = 0x0FC,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_TPTC2_CLKCTRL	inc/clock_module.h	/^   CKM_PER_TPTC2_CLKCTRL       = 0x100,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_UART1_CLKCTRL	inc/clock_module.h	/^   CKM_PER_UART1_CLKCTRL       = 0x06C,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_UART2_CLKCTRL	inc/clock_module.h	/^   CKM_PER_UART2_CLKCTRL       = 0x070,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_UART3_CLKCTRL	inc/clock_module.h	/^   CKM_PER_UART3_CLKCTRL       = 0x074,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_UART4_CLKCTRL	inc/clock_module.h	/^   CKM_PER_UART4_CLKCTRL       = 0x078,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_UART5_CLKCTRL	inc/clock_module.h	/^   CKM_PER_UART5_CLKCTRL       = 0x038,$/;"	e	enum:_CKM_MODULE_REG
CKM_PER_USB0_CLKCTRL	inc/clock_module.h	/^   CKM_PER_USB0_CLKCTRL        = 0x01C,$/;"	e	enum:_CKM_MODULE_REG
CKM_RTC	inc/clock_module.h	/^   CKM_RTC     = SOC_CM_RTC_REGS,$/;"	e	enum:_CKM_MODULE
CKM_SSC_DELTAMSTEP_DPLL_CORE	inc/clock_module.h	/^   CKM_SSC_DELTAMSTEP_DPLL_CORE  = 0x60,$/;"	e	enum:_CKM_MODULE_REG
CKM_SSC_DELTAMSTEP_DPLL_DDR	inc/clock_module.h	/^   CKM_SSC_DELTAMSTEP_DPLL_DDR   = 0x38,$/;"	e	enum:_CKM_MODULE_REG
CKM_SSC_DELTAMSTEP_DPLL_DISP	inc/clock_module.h	/^   CKM_SSC_DELTAMSTEP_DPLL_DISP  = 0x4C,$/;"	e	enum:_CKM_MODULE_REG
CKM_SSC_DELTAMSTEP_DPLL_MPU	inc/clock_module.h	/^   CKM_SSC_DELTAMSTEP_DPLL_MPU   = 0x24,$/;"	e	enum:_CKM_MODULE_REG
CKM_SSC_DELTAMSTEP_DPLL_PER	inc/clock_module.h	/^   CKM_SSC_DELTAMSTEP_DPLL_PER   = 0x74,$/;"	e	enum:_CKM_MODULE_REG
CKM_SSC_MODFREQDIV_DPLL_CORE	inc/clock_module.h	/^   CKM_SSC_MODFREQDIV_DPLL_CORE  = 0x64,$/;"	e	enum:_CKM_MODULE_REG
CKM_SSC_MODFREQDIV_DPLL_DDR	inc/clock_module.h	/^   CKM_SSC_MODFREQDIV_DPLL_DDR   = 0x3C,$/;"	e	enum:_CKM_MODULE_REG
CKM_SSC_MODFREQDIV_DPLL_DISP	inc/clock_module.h	/^   CKM_SSC_MODFREQDIV_DPLL_DISP  = 0x50,$/;"	e	enum:_CKM_MODULE_REG
CKM_SSC_MODFREQDIV_DPLL_MPU	inc/clock_module.h	/^   CKM_SSC_MODFREQDIV_DPLL_MPU   = 0x28,$/;"	e	enum:_CKM_MODULE_REG
CKM_SSC_MODFREQDIV_DPLL_PER	inc/clock_module.h	/^   CKM_SSC_MODFREQDIV_DPLL_PER   = 0x78,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP	inc/clock_module.h	/^   CKM_WKUP    = SOC_CM_WKUP_REGS,$/;"	e	enum:_CKM_MODULE
CKM_WKUP_ADC_TSC_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_ADC_TSC_CLKCTRL      = 0xBC,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_CLKSTCTRL	inc/clock_module.h	/^   CKM_WKUP_CLKSTCTRL            = 0x00,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_CONTROL_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_CONTROL_CLKCTRL      = 0x04,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_DEBUGSS_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_DEBUGSS_CLKCTRL      = 0x14,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_GPIO0_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_GPIO0_CLKCTRL        = 0x08,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_I2C0_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_I2C0_CLKCTRL         = 0xB8,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_L4WKUP_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_L4WKUP_CLKCTRL       = 0x0C,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_SMARTREFLEX0_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_SMARTREFLEX0_CLKCTRL = 0xC0,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_SMARTREFLEX1_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_SMARTREFLEX1_CLKCTRL = 0xC8,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_TIMER0_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_TIMER0_CLKCTRL       = 0x10,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_TIMER1_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_TIMER1_CLKCTRL       = 0xC4,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_UART0_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_UART0_CLKCTRL        = 0xB4,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_WDT1_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_WDT1_CLKCTRL         = 0xD4,$/;"	e	enum:_CKM_MODULE_REG
CKM_WKUP_WKUP_M3_CLKCTRL	inc/clock_module.h	/^   CKM_WKUP_WKUP_M3_CLKCTRL      = 0xB0,$/;"	e	enum:_CKM_MODULE_REG
CM_DPLL_CLKSEL_GFX_FCLK	inc/hw_cm_dpll.h	78;"	d
CM_DPLL_CLKSEL_GFX_FCLK_CLKDIV_SEL_GFX_FCLK	inc/hw_cm_dpll.h	167;"	d
CM_DPLL_CLKSEL_GFX_FCLK_CLKDIV_SEL_GFX_FCLK_DIV1	inc/hw_cm_dpll.h	169;"	d
CM_DPLL_CLKSEL_GFX_FCLK_CLKDIV_SEL_GFX_FCLK_DIV2	inc/hw_cm_dpll.h	170;"	d
CM_DPLL_CLKSEL_GFX_FCLK_CLKDIV_SEL_GFX_FCLK_SHIFT	inc/hw_cm_dpll.h	168;"	d
CM_DPLL_CLKSEL_GFX_FCLK_CLKSEL_GFX_FCLK	inc/hw_cm_dpll.h	172;"	d
CM_DPLL_CLKSEL_GFX_FCLK_CLKSEL_GFX_FCLK_SEL0	inc/hw_cm_dpll.h	174;"	d
CM_DPLL_CLKSEL_GFX_FCLK_CLKSEL_GFX_FCLK_SEL1	inc/hw_cm_dpll.h	175;"	d
CM_DPLL_CLKSEL_GFX_FCLK_CLKSEL_GFX_FCLK_SHIFT	inc/hw_cm_dpll.h	173;"	d
CM_DPLL_CLKSEL_GPIO0_DBCLK	inc/hw_cm_dpll.h	82;"	d
CM_DPLL_CLKSEL_GPIO0_DBCLK_CLKSEL	inc/hw_cm_dpll.h	202;"	d
CM_DPLL_CLKSEL_GPIO0_DBCLK_CLKSEL_SEL1	inc/hw_cm_dpll.h	204;"	d
CM_DPLL_CLKSEL_GPIO0_DBCLK_CLKSEL_SEL2	inc/hw_cm_dpll.h	205;"	d
CM_DPLL_CLKSEL_GPIO0_DBCLK_CLKSEL_SEL3	inc/hw_cm_dpll.h	206;"	d
CM_DPLL_CLKSEL_GPIO0_DBCLK_CLKSEL_SHIFT	inc/hw_cm_dpll.h	203;"	d
CM_DPLL_CLKSEL_ICSS_OCP_CLK	inc/hw_cm_dpll.h	79;"	d
CM_DPLL_CLKSEL_ICSS_OCP_CLK_CLKSEL	inc/hw_cm_dpll.h	179;"	d
CM_DPLL_CLKSEL_ICSS_OCP_CLK_CLKSEL_SEL1	inc/hw_cm_dpll.h	181;"	d
CM_DPLL_CLKSEL_ICSS_OCP_CLK_CLKSEL_SEL2	inc/hw_cm_dpll.h	182;"	d
CM_DPLL_CLKSEL_ICSS_OCP_CLK_CLKSEL_SHIFT	inc/hw_cm_dpll.h	180;"	d
CM_DPLL_CLKSEL_LCDC_PIXEL_CLK	inc/hw_cm_dpll.h	80;"	d
CM_DPLL_CLKSEL_LCDC_PIXEL_CLK_CLKSEL	inc/hw_cm_dpll.h	186;"	d
CM_DPLL_CLKSEL_LCDC_PIXEL_CLK_CLKSEL_SEL1	inc/hw_cm_dpll.h	188;"	d
CM_DPLL_CLKSEL_LCDC_PIXEL_CLK_CLKSEL_SEL2	inc/hw_cm_dpll.h	189;"	d
CM_DPLL_CLKSEL_LCDC_PIXEL_CLK_CLKSEL_SEL3	inc/hw_cm_dpll.h	190;"	d
CM_DPLL_CLKSEL_LCDC_PIXEL_CLK_CLKSEL_SEL4	inc/hw_cm_dpll.h	191;"	d
CM_DPLL_CLKSEL_LCDC_PIXEL_CLK_CLKSEL_SHIFT	inc/hw_cm_dpll.h	187;"	d
CM_DPLL_CLKSEL_TIMER1MS_CLK	inc/hw_cm_dpll.h	77;"	d
CM_DPLL_CLKSEL_TIMER1MS_CLK_CLKSEL	inc/hw_cm_dpll.h	157;"	d
CM_DPLL_CLKSEL_TIMER1MS_CLK_CLKSEL_SEL1	inc/hw_cm_dpll.h	159;"	d
CM_DPLL_CLKSEL_TIMER1MS_CLK_CLKSEL_SEL2	inc/hw_cm_dpll.h	160;"	d
CM_DPLL_CLKSEL_TIMER1MS_CLK_CLKSEL_SEL3	inc/hw_cm_dpll.h	161;"	d
CM_DPLL_CLKSEL_TIMER1MS_CLK_CLKSEL_SEL4	inc/hw_cm_dpll.h	162;"	d
CM_DPLL_CLKSEL_TIMER1MS_CLK_CLKSEL_SEL5	inc/hw_cm_dpll.h	163;"	d
CM_DPLL_CLKSEL_TIMER1MS_CLK_CLKSEL_SHIFT	inc/hw_cm_dpll.h	158;"	d
CM_DPLL_CLKSEL_TIMER2_CLK	inc/hw_cm_dpll.h	70;"	d
CM_DPLL_CLKSEL_TIMER2_CLK_CLKSEL	inc/hw_cm_dpll.h	98;"	d
CM_DPLL_CLKSEL_TIMER2_CLK_CLKSEL_CLK_M_OSC	inc/hw_cm_dpll.h	101;"	d
CM_DPLL_CLKSEL_TIMER2_CLK_CLKSEL_SEL1	inc/hw_cm_dpll.h	100;"	d
CM_DPLL_CLKSEL_TIMER2_CLK_CLKSEL_SEL3	inc/hw_cm_dpll.h	102;"	d
CM_DPLL_CLKSEL_TIMER2_CLK_CLKSEL_SEL4	inc/hw_cm_dpll.h	103;"	d
CM_DPLL_CLKSEL_TIMER2_CLK_CLKSEL_SHIFT	inc/hw_cm_dpll.h	99;"	d
CM_DPLL_CLKSEL_TIMER3_CLK	inc/hw_cm_dpll.h	71;"	d
CM_DPLL_CLKSEL_TIMER3_CLK_CLKSEL	inc/hw_cm_dpll.h	107;"	d
CM_DPLL_CLKSEL_TIMER3_CLK_CLKSEL_CLK_M_OSC	inc/hw_cm_dpll.h	110;"	d
CM_DPLL_CLKSEL_TIMER3_CLK_CLKSEL_SEL1	inc/hw_cm_dpll.h	109;"	d
CM_DPLL_CLKSEL_TIMER3_CLK_CLKSEL_SEL3	inc/hw_cm_dpll.h	111;"	d
CM_DPLL_CLKSEL_TIMER3_CLK_CLKSEL_SEL4	inc/hw_cm_dpll.h	112;"	d
CM_DPLL_CLKSEL_TIMER3_CLK_CLKSEL_SHIFT	inc/hw_cm_dpll.h	108;"	d
CM_DPLL_CLKSEL_TIMER4_CLK	inc/hw_cm_dpll.h	72;"	d
CM_DPLL_CLKSEL_TIMER4_CLK_CLKSEL	inc/hw_cm_dpll.h	116;"	d
CM_DPLL_CLKSEL_TIMER4_CLK_CLKSEL_CLK_M_OSC	inc/hw_cm_dpll.h	119;"	d
CM_DPLL_CLKSEL_TIMER4_CLK_CLKSEL_SEL1	inc/hw_cm_dpll.h	118;"	d
CM_DPLL_CLKSEL_TIMER4_CLK_CLKSEL_SEL3	inc/hw_cm_dpll.h	120;"	d
CM_DPLL_CLKSEL_TIMER4_CLK_CLKSEL_SEL4	inc/hw_cm_dpll.h	121;"	d
CM_DPLL_CLKSEL_TIMER4_CLK_CLKSEL_SHIFT	inc/hw_cm_dpll.h	117;"	d
CM_DPLL_CLKSEL_TIMER5_CLK	inc/hw_cm_dpll.h	74;"	d
CM_DPLL_CLKSEL_TIMER5_CLK_CLKSEL	inc/hw_cm_dpll.h	132;"	d
CM_DPLL_CLKSEL_TIMER5_CLK_CLKSEL_SEL1	inc/hw_cm_dpll.h	134;"	d
CM_DPLL_CLKSEL_TIMER5_CLK_CLKSEL_SEL2	inc/hw_cm_dpll.h	135;"	d
CM_DPLL_CLKSEL_TIMER5_CLK_CLKSEL_SEL3	inc/hw_cm_dpll.h	136;"	d
CM_DPLL_CLKSEL_TIMER5_CLK_CLKSEL_SEL4	inc/hw_cm_dpll.h	137;"	d
CM_DPLL_CLKSEL_TIMER5_CLK_CLKSEL_SHIFT	inc/hw_cm_dpll.h	133;"	d
CM_DPLL_CLKSEL_TIMER6_CLK	inc/hw_cm_dpll.h	75;"	d
CM_DPLL_CLKSEL_TIMER6_CLK_CLKSEL	inc/hw_cm_dpll.h	141;"	d
CM_DPLL_CLKSEL_TIMER6_CLK_CLKSEL_SEL1	inc/hw_cm_dpll.h	143;"	d
CM_DPLL_CLKSEL_TIMER6_CLK_CLKSEL_SEL2	inc/hw_cm_dpll.h	144;"	d
CM_DPLL_CLKSEL_TIMER6_CLK_CLKSEL_SEL3	inc/hw_cm_dpll.h	145;"	d
CM_DPLL_CLKSEL_TIMER6_CLK_CLKSEL_SEL4	inc/hw_cm_dpll.h	146;"	d
CM_DPLL_CLKSEL_TIMER6_CLK_CLKSEL_SHIFT	inc/hw_cm_dpll.h	142;"	d
CM_DPLL_CLKSEL_TIMER7_CLK	inc/hw_cm_dpll.h	69;"	d
CM_DPLL_CLKSEL_TIMER7_CLK_CLKSEL	inc/hw_cm_dpll.h	89;"	d
CM_DPLL_CLKSEL_TIMER7_CLK_CLKSEL_CLK_M_OSC	inc/hw_cm_dpll.h	92;"	d
CM_DPLL_CLKSEL_TIMER7_CLK_CLKSEL_SEL1	inc/hw_cm_dpll.h	91;"	d
CM_DPLL_CLKSEL_TIMER7_CLK_CLKSEL_SEL3	inc/hw_cm_dpll.h	93;"	d
CM_DPLL_CLKSEL_TIMER7_CLK_CLKSEL_SEL4	inc/hw_cm_dpll.h	94;"	d
CM_DPLL_CLKSEL_TIMER7_CLK_CLKSEL_SHIFT	inc/hw_cm_dpll.h	90;"	d
CM_DPLL_CLKSEL_WDT1_CLK	inc/hw_cm_dpll.h	81;"	d
CM_DPLL_CLKSEL_WDT1_CLK_CLKSEL	inc/hw_cm_dpll.h	195;"	d
CM_DPLL_CLKSEL_WDT1_CLK_CLKSEL_SEL1	inc/hw_cm_dpll.h	197;"	d
CM_DPLL_CLKSEL_WDT1_CLK_CLKSEL_SEL2	inc/hw_cm_dpll.h	198;"	d
CM_DPLL_CLKSEL_WDT1_CLK_CLKSEL_SHIFT	inc/hw_cm_dpll.h	196;"	d
CM_DPLL_CM_CPTS_RFT_CLKSEL	inc/hw_cm_dpll.h	76;"	d
CM_DPLL_CM_CPTS_RFT_CLKSEL_CLKSEL	inc/hw_cm_dpll.h	150;"	d
CM_DPLL_CM_CPTS_RFT_CLKSEL_CLKSEL_SEL1	inc/hw_cm_dpll.h	152;"	d
CM_DPLL_CM_CPTS_RFT_CLKSEL_CLKSEL_SEL2	inc/hw_cm_dpll.h	153;"	d
CM_DPLL_CM_CPTS_RFT_CLKSEL_CLKSEL_SHIFT	inc/hw_cm_dpll.h	151;"	d
CM_DPLL_CM_MAC_CLKSEL	inc/hw_cm_dpll.h	73;"	d
CM_DPLL_CM_MAC_CLKSEL_MII_CLK_SEL	inc/hw_cm_dpll.h	125;"	d
CM_DPLL_CM_MAC_CLKSEL_MII_CLK_SEL_SEL0	inc/hw_cm_dpll.h	127;"	d
CM_DPLL_CM_MAC_CLKSEL_MII_CLK_SEL_SEL1	inc/hw_cm_dpll.h	128;"	d
CM_DPLL_CM_MAC_CLKSEL_MII_CLK_SEL_SHIFT	inc/hw_cm_dpll.h	126;"	d
CM_PER_AES0_CLKCTRL	inc/hw_cm_per.h	101;"	d
CM_PER_AES0_CLKCTRL_IDLEST	inc/hw_cm_per.h	763;"	d
CM_PER_AES0_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	765;"	d
CM_PER_AES0_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	766;"	d
CM_PER_AES0_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	767;"	d
CM_PER_AES0_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	764;"	d
CM_PER_AES0_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	768;"	d
CM_PER_AES0_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	770;"	d
CM_PER_AES0_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	772;"	d
CM_PER_AES0_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	773;"	d
CM_PER_AES0_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	774;"	d
CM_PER_AES0_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	775;"	d
CM_PER_AES0_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	771;"	d
CM_PER_CLKDIV32K_CLKCTRL	inc/hw_cm_per.h	136;"	d
CM_PER_CLKDIV32K_CLKCTRL_IDLEST	inc/hw_cm_per.h	1377;"	d
CM_PER_CLKDIV32K_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1379;"	d
CM_PER_CLKDIV32K_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1380;"	d
CM_PER_CLKDIV32K_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1381;"	d
CM_PER_CLKDIV32K_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1378;"	d
CM_PER_CLKDIV32K_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1382;"	d
CM_PER_CLKDIV32K_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1384;"	d
CM_PER_CLKDIV32K_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1386;"	d
CM_PER_CLKDIV32K_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1387;"	d
CM_PER_CLKDIV32K_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1388;"	d
CM_PER_CLKDIV32K_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1389;"	d
CM_PER_CLKDIV32K_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1385;"	d
CM_PER_CLK_24MHZ_CLKSTCTRL	inc/hw_cm_per.h	137;"	d
CM_PER_CLK_24MHZ_CLKSTCTRL_CLKACTIVITY_CLK_24MHZ_GCLK	inc/hw_cm_per.h	1393;"	d
CM_PER_CLK_24MHZ_CLKSTCTRL_CLKACTIVITY_CLK_24MHZ_GCLK_ACT	inc/hw_cm_per.h	1395;"	d
CM_PER_CLK_24MHZ_CLKSTCTRL_CLKACTIVITY_CLK_24MHZ_GCLK_INACT	inc/hw_cm_per.h	1396;"	d
CM_PER_CLK_24MHZ_CLKSTCTRL_CLKACTIVITY_CLK_24MHZ_GCLK_SHIFT	inc/hw_cm_per.h	1394;"	d
CM_PER_CLK_24MHZ_CLKSTCTRL_CLKTRCTRL	inc/hw_cm_per.h	1398;"	d
CM_PER_CLK_24MHZ_CLKSTCTRL_CLKTRCTRL_HW_AUTO	inc/hw_cm_per.h	1400;"	d
CM_PER_CLK_24MHZ_CLKSTCTRL_CLKTRCTRL_NO_SLEEP	inc/hw_cm_per.h	1401;"	d
CM_PER_CLK_24MHZ_CLKSTCTRL_CLKTRCTRL_SHIFT	inc/hw_cm_per.h	1399;"	d
CM_PER_CLK_24MHZ_CLKSTCTRL_CLKTRCTRL_SW_SLEEP	inc/hw_cm_per.h	1402;"	d
CM_PER_CLK_24MHZ_CLKSTCTRL_CLKTRCTRL_SW_WKUP	inc/hw_cm_per.h	1403;"	d
CM_PER_CPGMAC0_CLKCTRL	inc/hw_cm_per.h	73;"	d
CM_PER_CPGMAC0_CLKCTRL_IDLEST	inc/hw_cm_per.h	290;"	d
CM_PER_CPGMAC0_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	292;"	d
CM_PER_CPGMAC0_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	293;"	d
CM_PER_CPGMAC0_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	294;"	d
CM_PER_CPGMAC0_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	291;"	d
CM_PER_CPGMAC0_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	295;"	d
CM_PER_CPGMAC0_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	297;"	d
CM_PER_CPGMAC0_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	299;"	d
CM_PER_CPGMAC0_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	300;"	d
CM_PER_CPGMAC0_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	301;"	d
CM_PER_CPGMAC0_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	302;"	d
CM_PER_CPGMAC0_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	298;"	d
CM_PER_CPGMAC0_CLKCTRL_STBYST	inc/hw_cm_per.h	304;"	d
CM_PER_CPGMAC0_CLKCTRL_STBYST_FUNC	inc/hw_cm_per.h	306;"	d
CM_PER_CPGMAC0_CLKCTRL_STBYST_SHIFT	inc/hw_cm_per.h	305;"	d
CM_PER_CPGMAC0_CLKCTRL_STBYST_STANDBY	inc/hw_cm_per.h	307;"	d
CM_PER_CPSW_CLKSTCTRL	inc/hw_cm_per.h	134;"	d
CM_PER_CPSW_CLKSTCTRL_CLKACTIVITY_CPSW_125MHZ_GCLK	inc/hw_cm_per.h	1344;"	d
CM_PER_CPSW_CLKSTCTRL_CLKACTIVITY_CPSW_125MHZ_GCLK_ACT	inc/hw_cm_per.h	1346;"	d
CM_PER_CPSW_CLKSTCTRL_CLKACTIVITY_CPSW_125MHZ_GCLK_INACT	inc/hw_cm_per.h	1347;"	d
CM_PER_CPSW_CLKSTCTRL_CLKACTIVITY_CPSW_125MHZ_GCLK_SHIFT	inc/hw_cm_per.h	1345;"	d
CM_PER_CPSW_CLKSTCTRL_CLKTRCTRL	inc/hw_cm_per.h	1349;"	d
CM_PER_CPSW_CLKSTCTRL_CLKTRCTRL_HW_AUTO	inc/hw_cm_per.h	1351;"	d
CM_PER_CPSW_CLKSTCTRL_CLKTRCTRL_NO_SLEEP	inc/hw_cm_per.h	1352;"	d
CM_PER_CPSW_CLKSTCTRL_CLKTRCTRL_SHIFT	inc/hw_cm_per.h	1350;"	d
CM_PER_CPSW_CLKSTCTRL_CLKTRCTRL_SW_SLEEP	inc/hw_cm_per.h	1353;"	d
CM_PER_CPSW_CLKSTCTRL_CLKTRCTRL_SW_WKUP	inc/hw_cm_per.h	1354;"	d
CM_PER_DCAN0_CLKCTRL	inc/hw_cm_per.h	109;"	d
CM_PER_DCAN0_CLKCTRL_IDLEST	inc/hw_cm_per.h	890;"	d
CM_PER_DCAN0_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	892;"	d
CM_PER_DCAN0_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	893;"	d
CM_PER_DCAN0_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	894;"	d
CM_PER_DCAN0_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	891;"	d
CM_PER_DCAN0_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	895;"	d
CM_PER_DCAN0_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	897;"	d
CM_PER_DCAN0_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	899;"	d
CM_PER_DCAN0_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	900;"	d
CM_PER_DCAN0_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	901;"	d
CM_PER_DCAN0_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	902;"	d
CM_PER_DCAN0_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	898;"	d
CM_PER_DCAN1_CLKCTRL	inc/hw_cm_per.h	110;"	d
CM_PER_DCAN1_CLKCTRL_IDLEST	inc/hw_cm_per.h	906;"	d
CM_PER_DCAN1_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	908;"	d
CM_PER_DCAN1_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	909;"	d
CM_PER_DCAN1_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	910;"	d
CM_PER_DCAN1_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	907;"	d
CM_PER_DCAN1_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	911;"	d
CM_PER_DCAN1_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	913;"	d
CM_PER_DCAN1_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	915;"	d
CM_PER_DCAN1_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	916;"	d
CM_PER_DCAN1_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	917;"	d
CM_PER_DCAN1_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	918;"	d
CM_PER_DCAN1_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	914;"	d
CM_PER_ELM_CLKCTRL	inc/hw_cm_per.h	84;"	d
CM_PER_ELM_CLKCTRL_IDLEST	inc/hw_cm_per.h	491;"	d
CM_PER_ELM_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	493;"	d
CM_PER_ELM_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	494;"	d
CM_PER_ELM_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	495;"	d
CM_PER_ELM_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	492;"	d
CM_PER_ELM_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	496;"	d
CM_PER_ELM_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	498;"	d
CM_PER_ELM_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	500;"	d
CM_PER_ELM_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	501;"	d
CM_PER_ELM_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	502;"	d
CM_PER_ELM_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	503;"	d
CM_PER_ELM_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	499;"	d
CM_PER_EMIF_CLKCTRL	inc/hw_cm_per.h	78;"	d
CM_PER_EMIF_CLKCTRL_IDLEST	inc/hw_cm_per.h	395;"	d
CM_PER_EMIF_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	397;"	d
CM_PER_EMIF_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	398;"	d
CM_PER_EMIF_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	399;"	d
CM_PER_EMIF_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	396;"	d
CM_PER_EMIF_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	400;"	d
CM_PER_EMIF_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	402;"	d
CM_PER_EMIF_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	404;"	d
CM_PER_EMIF_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	405;"	d
CM_PER_EMIF_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	406;"	d
CM_PER_EMIF_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	407;"	d
CM_PER_EMIF_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	403;"	d
CM_PER_EMIF_FW_CLKCTRL	inc/hw_cm_per.h	112;"	d
CM_PER_EMIF_FW_CLKCTRL_IDLEST	inc/hw_cm_per.h	938;"	d
CM_PER_EMIF_FW_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	940;"	d
CM_PER_EMIF_FW_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	941;"	d
CM_PER_EMIF_FW_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	942;"	d
CM_PER_EMIF_FW_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	939;"	d
CM_PER_EMIF_FW_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	943;"	d
CM_PER_EMIF_FW_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	945;"	d
CM_PER_EMIF_FW_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	947;"	d
CM_PER_EMIF_FW_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	948;"	d
CM_PER_EMIF_FW_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	949;"	d
CM_PER_EMIF_FW_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	950;"	d
CM_PER_EMIF_FW_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	946;"	d
CM_PER_EPWMSS0_CLKCTRL	inc/hw_cm_per.h	113;"	d
CM_PER_EPWMSS0_CLKCTRL_IDLEST	inc/hw_cm_per.h	954;"	d
CM_PER_EPWMSS0_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	956;"	d
CM_PER_EPWMSS0_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	957;"	d
CM_PER_EPWMSS0_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	958;"	d
CM_PER_EPWMSS0_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	955;"	d
CM_PER_EPWMSS0_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	959;"	d
CM_PER_EPWMSS0_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	961;"	d
CM_PER_EPWMSS0_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	963;"	d
CM_PER_EPWMSS0_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	964;"	d
CM_PER_EPWMSS0_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	965;"	d
CM_PER_EPWMSS0_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	966;"	d
CM_PER_EPWMSS0_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	962;"	d
CM_PER_EPWMSS1_CLKCTRL	inc/hw_cm_per.h	111;"	d
CM_PER_EPWMSS1_CLKCTRL_IDLEST	inc/hw_cm_per.h	922;"	d
CM_PER_EPWMSS1_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	924;"	d
CM_PER_EPWMSS1_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	925;"	d
CM_PER_EPWMSS1_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	926;"	d
CM_PER_EPWMSS1_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	923;"	d
CM_PER_EPWMSS1_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	927;"	d
CM_PER_EPWMSS1_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	929;"	d
CM_PER_EPWMSS1_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	931;"	d
CM_PER_EPWMSS1_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	932;"	d
CM_PER_EPWMSS1_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	933;"	d
CM_PER_EPWMSS1_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	934;"	d
CM_PER_EPWMSS1_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	930;"	d
CM_PER_EPWMSS2_CLKCTRL	inc/hw_cm_per.h	114;"	d
CM_PER_EPWMSS2_CLKCTRL_IDLEST	inc/hw_cm_per.h	970;"	d
CM_PER_EPWMSS2_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	972;"	d
CM_PER_EPWMSS2_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	973;"	d
CM_PER_EPWMSS2_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	974;"	d
CM_PER_EPWMSS2_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	971;"	d
CM_PER_EPWMSS2_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	975;"	d
CM_PER_EPWMSS2_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	977;"	d
CM_PER_EPWMSS2_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	979;"	d
CM_PER_EPWMSS2_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	980;"	d
CM_PER_EPWMSS2_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	981;"	d
CM_PER_EPWMSS2_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	982;"	d
CM_PER_EPWMSS2_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	978;"	d
CM_PER_GPIO1_CLKCTRL	inc/hw_cm_per.h	105;"	d
CM_PER_GPIO1_CLKCTRL_IDLEST	inc/hw_cm_per.h	811;"	d
CM_PER_GPIO1_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	813;"	d
CM_PER_GPIO1_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	814;"	d
CM_PER_GPIO1_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	815;"	d
CM_PER_GPIO1_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	812;"	d
CM_PER_GPIO1_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	816;"	d
CM_PER_GPIO1_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	818;"	d
CM_PER_GPIO1_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	820;"	d
CM_PER_GPIO1_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	821;"	d
CM_PER_GPIO1_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	822;"	d
CM_PER_GPIO1_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	823;"	d
CM_PER_GPIO1_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	819;"	d
CM_PER_GPIO1_CLKCTRL_OPTFCLKEN_GPIO_1_GDBCLK	inc/hw_cm_per.h	825;"	d
CM_PER_GPIO1_CLKCTRL_OPTFCLKEN_GPIO_1_GDBCLK_FCLK_DIS	inc/hw_cm_per.h	827;"	d
CM_PER_GPIO1_CLKCTRL_OPTFCLKEN_GPIO_1_GDBCLK_FCLK_EN	inc/hw_cm_per.h	828;"	d
CM_PER_GPIO1_CLKCTRL_OPTFCLKEN_GPIO_1_GDBCLK_SHIFT	inc/hw_cm_per.h	826;"	d
CM_PER_GPIO2_CLKCTRL	inc/hw_cm_per.h	106;"	d
CM_PER_GPIO2_CLKCTRL_IDLEST	inc/hw_cm_per.h	832;"	d
CM_PER_GPIO2_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	834;"	d
CM_PER_GPIO2_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	835;"	d
CM_PER_GPIO2_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	836;"	d
CM_PER_GPIO2_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	833;"	d
CM_PER_GPIO2_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	837;"	d
CM_PER_GPIO2_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	839;"	d
CM_PER_GPIO2_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	841;"	d
CM_PER_GPIO2_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	842;"	d
CM_PER_GPIO2_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	843;"	d
CM_PER_GPIO2_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	844;"	d
CM_PER_GPIO2_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	840;"	d
CM_PER_GPIO2_CLKCTRL_OPTFCLKEN_GPIO_2_GDBCLK	inc/hw_cm_per.h	846;"	d
CM_PER_GPIO2_CLKCTRL_OPTFCLKEN_GPIO_2_GDBCLK_FCLK_DIS	inc/hw_cm_per.h	848;"	d
CM_PER_GPIO2_CLKCTRL_OPTFCLKEN_GPIO_2_GDBCLK_FCLK_EN	inc/hw_cm_per.h	849;"	d
CM_PER_GPIO2_CLKCTRL_OPTFCLKEN_GPIO_2_GDBCLK_SHIFT	inc/hw_cm_per.h	847;"	d
CM_PER_GPIO3_CLKCTRL	inc/hw_cm_per.h	107;"	d
CM_PER_GPIO3_CLKCTRL_IDLEST	inc/hw_cm_per.h	853;"	d
CM_PER_GPIO3_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	855;"	d
CM_PER_GPIO3_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	856;"	d
CM_PER_GPIO3_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	857;"	d
CM_PER_GPIO3_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	854;"	d
CM_PER_GPIO3_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	858;"	d
CM_PER_GPIO3_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	860;"	d
CM_PER_GPIO3_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	862;"	d
CM_PER_GPIO3_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	863;"	d
CM_PER_GPIO3_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	864;"	d
CM_PER_GPIO3_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	865;"	d
CM_PER_GPIO3_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	861;"	d
CM_PER_GPIO3_CLKCTRL_OPTFCLKEN_GPIO_3_GDBCLK	inc/hw_cm_per.h	867;"	d
CM_PER_GPIO3_CLKCTRL_OPTFCLKEN_GPIO_3_GDBCLK_FCLK_DIS	inc/hw_cm_per.h	869;"	d
CM_PER_GPIO3_CLKCTRL_OPTFCLKEN_GPIO_3_GDBCLK_FCLK_EN	inc/hw_cm_per.h	870;"	d
CM_PER_GPIO3_CLKCTRL_OPTFCLKEN_GPIO_3_GDBCLK_SHIFT	inc/hw_cm_per.h	868;"	d
CM_PER_GPIO6_CLKCTRL	inc/hw_cm_per.h	104;"	d
CM_PER_GPMC_CLKCTRL	inc/hw_cm_per.h	80;"	d
CM_PER_GPMC_CLKCTRL_IDLEST	inc/hw_cm_per.h	427;"	d
CM_PER_GPMC_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	429;"	d
CM_PER_GPMC_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	430;"	d
CM_PER_GPMC_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	431;"	d
CM_PER_GPMC_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	428;"	d
CM_PER_GPMC_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	432;"	d
CM_PER_GPMC_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	434;"	d
CM_PER_GPMC_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	436;"	d
CM_PER_GPMC_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	437;"	d
CM_PER_GPMC_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	438;"	d
CM_PER_GPMC_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	439;"	d
CM_PER_GPMC_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	435;"	d
CM_PER_I2C1_CLKCTRL	inc/hw_cm_per.h	86;"	d
CM_PER_I2C1_CLKCTRL_IDLEST	inc/hw_cm_per.h	523;"	d
CM_PER_I2C1_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	525;"	d
CM_PER_I2C1_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	526;"	d
CM_PER_I2C1_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	527;"	d
CM_PER_I2C1_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	524;"	d
CM_PER_I2C1_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	528;"	d
CM_PER_I2C1_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	530;"	d
CM_PER_I2C1_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	532;"	d
CM_PER_I2C1_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	533;"	d
CM_PER_I2C1_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	534;"	d
CM_PER_I2C1_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	535;"	d
CM_PER_I2C1_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	531;"	d
CM_PER_I2C2_CLKCTRL	inc/hw_cm_per.h	85;"	d
CM_PER_I2C2_CLKCTRL_IDLEST	inc/hw_cm_per.h	507;"	d
CM_PER_I2C2_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	509;"	d
CM_PER_I2C2_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	510;"	d
CM_PER_I2C2_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	511;"	d
CM_PER_I2C2_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	508;"	d
CM_PER_I2C2_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	512;"	d
CM_PER_I2C2_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	514;"	d
CM_PER_I2C2_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	516;"	d
CM_PER_I2C2_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	517;"	d
CM_PER_I2C2_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	518;"	d
CM_PER_I2C2_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	519;"	d
CM_PER_I2C2_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	515;"	d
CM_PER_ICSS_CLKCTRL	inc/hw_cm_per.h	118;"	d
CM_PER_ICSS_CLKCTRL_IDLEST	inc/hw_cm_per.h	1039;"	d
CM_PER_ICSS_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1041;"	d
CM_PER_ICSS_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1042;"	d
CM_PER_ICSS_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1043;"	d
CM_PER_ICSS_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1040;"	d
CM_PER_ICSS_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1044;"	d
CM_PER_ICSS_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1046;"	d
CM_PER_ICSS_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1048;"	d
CM_PER_ICSS_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1049;"	d
CM_PER_ICSS_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1050;"	d
CM_PER_ICSS_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1051;"	d
CM_PER_ICSS_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1047;"	d
CM_PER_ICSS_CLKCTRL_STBYST	inc/hw_cm_per.h	1053;"	d
CM_PER_ICSS_CLKCTRL_STBYST_FUNC	inc/hw_cm_per.h	1055;"	d
CM_PER_ICSS_CLKCTRL_STBYST_SHIFT	inc/hw_cm_per.h	1054;"	d
CM_PER_ICSS_CLKCTRL_STBYST_STANDBY	inc/hw_cm_per.h	1056;"	d
CM_PER_ICSS_CLKSTCTRL	inc/hw_cm_per.h	133;"	d
CM_PER_ICSS_CLKSTCTRL_CLKACTIVITY_ICSS_IEP_GCLK	inc/hw_cm_per.h	1320;"	d
CM_PER_ICSS_CLKSTCTRL_CLKACTIVITY_ICSS_IEP_GCLK_ACT	inc/hw_cm_per.h	1322;"	d
CM_PER_ICSS_CLKSTCTRL_CLKACTIVITY_ICSS_IEP_GCLK_INACT	inc/hw_cm_per.h	1323;"	d
CM_PER_ICSS_CLKSTCTRL_CLKACTIVITY_ICSS_IEP_GCLK_SHIFT	inc/hw_cm_per.h	1321;"	d
CM_PER_ICSS_CLKSTCTRL_CLKACTIVITY_ICSS_OCP_GCLK	inc/hw_cm_per.h	1325;"	d
CM_PER_ICSS_CLKSTCTRL_CLKACTIVITY_ICSS_OCP_GCLK_ACT	inc/hw_cm_per.h	1327;"	d
CM_PER_ICSS_CLKSTCTRL_CLKACTIVITY_ICSS_OCP_GCLK_INACT	inc/hw_cm_per.h	1328;"	d
CM_PER_ICSS_CLKSTCTRL_CLKACTIVITY_ICSS_OCP_GCLK_SHIFT	inc/hw_cm_per.h	1326;"	d
CM_PER_ICSS_CLKSTCTRL_CLKACTIVITY_ICSS_UART_GCLK	inc/hw_cm_per.h	1330;"	d
CM_PER_ICSS_CLKSTCTRL_CLKACTIVITY_ICSS_UART_GCLK_ACT	inc/hw_cm_per.h	1332;"	d
CM_PER_ICSS_CLKSTCTRL_CLKACTIVITY_ICSS_UART_GCLK_INACT	inc/hw_cm_per.h	1333;"	d
CM_PER_ICSS_CLKSTCTRL_CLKACTIVITY_ICSS_UART_GCLK_SHIFT	inc/hw_cm_per.h	1331;"	d
CM_PER_ICSS_CLKSTCTRL_CLKTRCTRL	inc/hw_cm_per.h	1335;"	d
CM_PER_ICSS_CLKSTCTRL_CLKTRCTRL_HW_AUTO	inc/hw_cm_per.h	1337;"	d
CM_PER_ICSS_CLKSTCTRL_CLKTRCTRL_NO_SLEEP	inc/hw_cm_per.h	1338;"	d
CM_PER_ICSS_CLKSTCTRL_CLKTRCTRL_SHIFT	inc/hw_cm_per.h	1336;"	d
CM_PER_ICSS_CLKSTCTRL_CLKTRCTRL_SW_SLEEP	inc/hw_cm_per.h	1339;"	d
CM_PER_ICSS_CLKSTCTRL_CLKTRCTRL_SW_WKUP	inc/hw_cm_per.h	1340;"	d
CM_PER_IEEE5000_CLKCTRL	inc/hw_cm_per.h	117;"	d
CM_PER_IEEE5000_CLKCTRL_IDLEST	inc/hw_cm_per.h	1018;"	d
CM_PER_IEEE5000_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1020;"	d
CM_PER_IEEE5000_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1021;"	d
CM_PER_IEEE5000_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1022;"	d
CM_PER_IEEE5000_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1019;"	d
CM_PER_IEEE5000_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1023;"	d
CM_PER_IEEE5000_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1025;"	d
CM_PER_IEEE5000_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1027;"	d
CM_PER_IEEE5000_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1028;"	d
CM_PER_IEEE5000_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1029;"	d
CM_PER_IEEE5000_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1030;"	d
CM_PER_IEEE5000_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1026;"	d
CM_PER_IEEE5000_CLKCTRL_STBYST	inc/hw_cm_per.h	1032;"	d
CM_PER_IEEE5000_CLKCTRL_STBYST_FUNC	inc/hw_cm_per.h	1034;"	d
CM_PER_IEEE5000_CLKCTRL_STBYST_SHIFT	inc/hw_cm_per.h	1033;"	d
CM_PER_IEEE5000_CLKCTRL_STBYST_STANDBY	inc/hw_cm_per.h	1035;"	d
CM_PER_L3S_CLKSTCTRL	inc/hw_cm_per.h	70;"	d
CM_PER_L3S_CLKSTCTRL_CLKACTIVITY_L3S_GCLK	inc/hw_cm_per.h	228;"	d
CM_PER_L3S_CLKSTCTRL_CLKACTIVITY_L3S_GCLK_ACT	inc/hw_cm_per.h	230;"	d
CM_PER_L3S_CLKSTCTRL_CLKACTIVITY_L3S_GCLK_INACT	inc/hw_cm_per.h	231;"	d
CM_PER_L3S_CLKSTCTRL_CLKACTIVITY_L3S_GCLK_SHIFT	inc/hw_cm_per.h	229;"	d
CM_PER_L3S_CLKSTCTRL_CLKTRCTRL	inc/hw_cm_per.h	233;"	d
CM_PER_L3S_CLKSTCTRL_CLKTRCTRL_HW_AUTO	inc/hw_cm_per.h	235;"	d
CM_PER_L3S_CLKSTCTRL_CLKTRCTRL_NO_SLEEP	inc/hw_cm_per.h	236;"	d
CM_PER_L3S_CLKSTCTRL_CLKTRCTRL_SHIFT	inc/hw_cm_per.h	234;"	d
CM_PER_L3S_CLKSTCTRL_CLKTRCTRL_SW_SLEEP	inc/hw_cm_per.h	237;"	d
CM_PER_L3S_CLKSTCTRL_CLKTRCTRL_SW_WKUP	inc/hw_cm_per.h	238;"	d
CM_PER_L3_CLKCTRL	inc/hw_cm_per.h	116;"	d
CM_PER_L3_CLKCTRL_IDLEST	inc/hw_cm_per.h	1002;"	d
CM_PER_L3_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1004;"	d
CM_PER_L3_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1005;"	d
CM_PER_L3_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1006;"	d
CM_PER_L3_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1003;"	d
CM_PER_L3_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1007;"	d
CM_PER_L3_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1009;"	d
CM_PER_L3_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1011;"	d
CM_PER_L3_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1012;"	d
CM_PER_L3_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1013;"	d
CM_PER_L3_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1014;"	d
CM_PER_L3_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1010;"	d
CM_PER_L3_CLKSTCTRL	inc/hw_cm_per.h	72;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_CPTS_RFT_GCLK	inc/hw_cm_per.h	256;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_CPTS_RFT_GCLK_ACT	inc/hw_cm_per.h	258;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_CPTS_RFT_GCLK_INACT	inc/hw_cm_per.h	259;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_CPTS_RFT_GCLK_SHIFT	inc/hw_cm_per.h	257;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_EMIF_GCLK	inc/hw_cm_per.h	261;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_EMIF_GCLK_ACT	inc/hw_cm_per.h	263;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_EMIF_GCLK_INACT	inc/hw_cm_per.h	264;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_EMIF_GCLK_SHIFT	inc/hw_cm_per.h	262;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_L3_GCLK	inc/hw_cm_per.h	266;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_L3_GCLK_ACT	inc/hw_cm_per.h	268;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_L3_GCLK_INACT	inc/hw_cm_per.h	269;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_L3_GCLK_SHIFT	inc/hw_cm_per.h	267;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MCASP_GCLK	inc/hw_cm_per.h	271;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MCASP_GCLK_ACT	inc/hw_cm_per.h	273;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MCASP_GCLK_INACT	inc/hw_cm_per.h	274;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MCASP_GCLK_SHIFT	inc/hw_cm_per.h	272;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MMC_FCLK	inc/hw_cm_per.h	276;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MMC_FCLK_ACT	inc/hw_cm_per.h	278;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MMC_FCLK_INACT	inc/hw_cm_per.h	279;"	d
CM_PER_L3_CLKSTCTRL_CLKACTIVITY_MMC_FCLK_SHIFT	inc/hw_cm_per.h	277;"	d
CM_PER_L3_CLKSTCTRL_CLKTRCTRL	inc/hw_cm_per.h	281;"	d
CM_PER_L3_CLKSTCTRL_CLKTRCTRL_HW_AUTO	inc/hw_cm_per.h	283;"	d
CM_PER_L3_CLKSTCTRL_CLKTRCTRL_NO_SLEEP	inc/hw_cm_per.h	284;"	d
CM_PER_L3_CLKSTCTRL_CLKTRCTRL_SHIFT	inc/hw_cm_per.h	282;"	d
CM_PER_L3_CLKSTCTRL_CLKTRCTRL_SW_SLEEP	inc/hw_cm_per.h	285;"	d
CM_PER_L3_CLKSTCTRL_CLKTRCTRL_SW_WKUP	inc/hw_cm_per.h	286;"	d
CM_PER_L3_INSTR_CLKCTRL	inc/hw_cm_per.h	115;"	d
CM_PER_L3_INSTR_CLKCTRL_IDLEST	inc/hw_cm_per.h	986;"	d
CM_PER_L3_INSTR_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	988;"	d
CM_PER_L3_INSTR_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	989;"	d
CM_PER_L3_INSTR_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	990;"	d
CM_PER_L3_INSTR_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	987;"	d
CM_PER_L3_INSTR_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	991;"	d
CM_PER_L3_INSTR_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	993;"	d
CM_PER_L3_INSTR_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	995;"	d
CM_PER_L3_INSTR_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	996;"	d
CM_PER_L3_INSTR_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	997;"	d
CM_PER_L3_INSTR_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	998;"	d
CM_PER_L3_INSTR_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	994;"	d
CM_PER_L4FW_CLKCTRL	inc/hw_cm_per.h	90;"	d
CM_PER_L4FW_CLKCTRL_IDLEST	inc/hw_cm_per.h	587;"	d
CM_PER_L4FW_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	589;"	d
CM_PER_L4FW_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	590;"	d
CM_PER_L4FW_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	591;"	d
CM_PER_L4FW_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	588;"	d
CM_PER_L4FW_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	592;"	d
CM_PER_L4FW_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	594;"	d
CM_PER_L4FW_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	596;"	d
CM_PER_L4FW_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	597;"	d
CM_PER_L4FW_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	598;"	d
CM_PER_L4FW_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	599;"	d
CM_PER_L4FW_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	595;"	d
CM_PER_L4FW_CLKSTCTRL	inc/hw_cm_per.h	71;"	d
CM_PER_L4FW_CLKSTCTRL_CLKACTIVITY_L4FW_GCLK	inc/hw_cm_per.h	242;"	d
CM_PER_L4FW_CLKSTCTRL_CLKACTIVITY_L4FW_GCLK_ACT	inc/hw_cm_per.h	244;"	d
CM_PER_L4FW_CLKSTCTRL_CLKACTIVITY_L4FW_GCLK_INACT	inc/hw_cm_per.h	245;"	d
CM_PER_L4FW_CLKSTCTRL_CLKACTIVITY_L4FW_GCLK_SHIFT	inc/hw_cm_per.h	243;"	d
CM_PER_L4FW_CLKSTCTRL_CLKTRCTRL	inc/hw_cm_per.h	247;"	d
CM_PER_L4FW_CLKSTCTRL_CLKTRCTRL_HW_AUTO	inc/hw_cm_per.h	249;"	d
CM_PER_L4FW_CLKSTCTRL_CLKTRCTRL_NO_SLEEP	inc/hw_cm_per.h	250;"	d
CM_PER_L4FW_CLKSTCTRL_CLKTRCTRL_SHIFT	inc/hw_cm_per.h	248;"	d
CM_PER_L4FW_CLKSTCTRL_CLKTRCTRL_SW_SLEEP	inc/hw_cm_per.h	251;"	d
CM_PER_L4FW_CLKSTCTRL_CLKTRCTRL_SW_WKUP	inc/hw_cm_per.h	252;"	d
CM_PER_L4HS_CLKCTRL	inc/hw_cm_per.h	128;"	d
CM_PER_L4HS_CLKCTRL_IDLEST	inc/hw_cm_per.h	1227;"	d
CM_PER_L4HS_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1229;"	d
CM_PER_L4HS_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1230;"	d
CM_PER_L4HS_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1231;"	d
CM_PER_L4HS_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1228;"	d
CM_PER_L4HS_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1232;"	d
CM_PER_L4HS_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1234;"	d
CM_PER_L4HS_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1236;"	d
CM_PER_L4HS_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1237;"	d
CM_PER_L4HS_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1238;"	d
CM_PER_L4HS_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1239;"	d
CM_PER_L4HS_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1235;"	d
CM_PER_L4HS_CLKSTCTRL	inc/hw_cm_per.h	127;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_CPSW_250MHZ_GCLK	inc/hw_cm_per.h	1198;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_CPSW_250MHZ_GCLK_ACT	inc/hw_cm_per.h	1200;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_CPSW_250MHZ_GCLK_INACT	inc/hw_cm_per.h	1201;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_CPSW_250MHZ_GCLK_SHIFT	inc/hw_cm_per.h	1199;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_CPSW_50MHZ_GCLK	inc/hw_cm_per.h	1203;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_CPSW_50MHZ_GCLK_ACT	inc/hw_cm_per.h	1205;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_CPSW_50MHZ_GCLK_INACT	inc/hw_cm_per.h	1206;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_CPSW_50MHZ_GCLK_SHIFT	inc/hw_cm_per.h	1204;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_CPSW_5MHZ_GCLK	inc/hw_cm_per.h	1208;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_CPSW_5MHZ_GCLK_ACT	inc/hw_cm_per.h	1210;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_CPSW_5MHZ_GCLK_INACT	inc/hw_cm_per.h	1211;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_CPSW_5MHZ_GCLK_SHIFT	inc/hw_cm_per.h	1209;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_L4HS_GCLK	inc/hw_cm_per.h	1213;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_L4HS_GCLK_ACT	inc/hw_cm_per.h	1215;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_L4HS_GCLK_INACT	inc/hw_cm_per.h	1216;"	d
CM_PER_L4HS_CLKSTCTRL_CLKACTIVITY_L4HS_GCLK_SHIFT	inc/hw_cm_per.h	1214;"	d
CM_PER_L4HS_CLKSTCTRL_CLKTRCTRL	inc/hw_cm_per.h	1218;"	d
CM_PER_L4HS_CLKSTCTRL_CLKTRCTRL_HW_AUTO	inc/hw_cm_per.h	1220;"	d
CM_PER_L4HS_CLKSTCTRL_CLKTRCTRL_NO_SLEEP	inc/hw_cm_per.h	1221;"	d
CM_PER_L4HS_CLKSTCTRL_CLKTRCTRL_SHIFT	inc/hw_cm_per.h	1219;"	d
CM_PER_L4HS_CLKSTCTRL_CLKTRCTRL_SW_SLEEP	inc/hw_cm_per.h	1222;"	d
CM_PER_L4HS_CLKSTCTRL_CLKTRCTRL_SW_WKUP	inc/hw_cm_per.h	1223;"	d
CM_PER_L4LS_CLKCTRL	inc/hw_cm_per.h	89;"	d
CM_PER_L4LS_CLKCTRL_IDLEST	inc/hw_cm_per.h	571;"	d
CM_PER_L4LS_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	573;"	d
CM_PER_L4LS_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	574;"	d
CM_PER_L4LS_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	575;"	d
CM_PER_L4LS_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	572;"	d
CM_PER_L4LS_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	576;"	d
CM_PER_L4LS_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	578;"	d
CM_PER_L4LS_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	580;"	d
CM_PER_L4LS_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	581;"	d
CM_PER_L4LS_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	582;"	d
CM_PER_L4LS_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	583;"	d
CM_PER_L4LS_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	579;"	d
CM_PER_L4LS_CLKSTCTRL	inc/hw_cm_per.h	69;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_CAN_CLK	inc/hw_cm_per.h	144;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_CAN_CLK_ACT	inc/hw_cm_per.h	146;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_CAN_CLK_INACT	inc/hw_cm_per.h	147;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_CAN_CLK_SHIFT	inc/hw_cm_per.h	145;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_GPIO_1_GDBCLK	inc/hw_cm_per.h	149;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_GPIO_1_GDBCLK_ACT	inc/hw_cm_per.h	151;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_GPIO_1_GDBCLK_INACT	inc/hw_cm_per.h	152;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_GPIO_1_GDBCLK_SHIFT	inc/hw_cm_per.h	150;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_GPIO_2_GDBCLK	inc/hw_cm_per.h	154;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_GPIO_2_GDBCLK_ACT	inc/hw_cm_per.h	156;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_GPIO_2_GDBCLK_INACT	inc/hw_cm_per.h	157;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_GPIO_2_GDBCLK_SHIFT	inc/hw_cm_per.h	155;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_GPIO_3_GDBCLK	inc/hw_cm_per.h	159;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_GPIO_3_GDBCLK_ACT	inc/hw_cm_per.h	161;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_GPIO_3_GDBCLK_INACT	inc/hw_cm_per.h	162;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_GPIO_3_GDBCLK_SHIFT	inc/hw_cm_per.h	160;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_I2C_FCLK	inc/hw_cm_per.h	164;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_I2C_FCLK_ACT	inc/hw_cm_per.h	166;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_I2C_FCLK_INACT	inc/hw_cm_per.h	167;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_I2C_FCLK_SHIFT	inc/hw_cm_per.h	165;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_L4LS_GCLK	inc/hw_cm_per.h	169;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_L4LS_GCLK_ACT	inc/hw_cm_per.h	171;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_L4LS_GCLK_INACT	inc/hw_cm_per.h	172;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_L4LS_GCLK_SHIFT	inc/hw_cm_per.h	170;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_LCDC_GCLK	inc/hw_cm_per.h	174;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_LCDC_GCLK_ACT	inc/hw_cm_per.h	176;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_LCDC_GCLK_INACT	inc/hw_cm_per.h	177;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_LCDC_GCLK_SHIFT	inc/hw_cm_per.h	175;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_SPI_GCLK	inc/hw_cm_per.h	179;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_SPI_GCLK_ACT	inc/hw_cm_per.h	181;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_SPI_GCLK_INACT	inc/hw_cm_per.h	182;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_SPI_GCLK_SHIFT	inc/hw_cm_per.h	180;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER2_GCLK	inc/hw_cm_per.h	184;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER2_GCLK_ACT	inc/hw_cm_per.h	186;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER2_GCLK_INACT	inc/hw_cm_per.h	187;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER2_GCLK_SHIFT	inc/hw_cm_per.h	185;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER3_GCLK	inc/hw_cm_per.h	189;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER3_GCLK_ACT	inc/hw_cm_per.h	191;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER3_GCLK_INACT	inc/hw_cm_per.h	192;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER3_GCLK_SHIFT	inc/hw_cm_per.h	190;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER4_GCLK	inc/hw_cm_per.h	194;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER4_GCLK_ACT	inc/hw_cm_per.h	196;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER4_GCLK_INACT	inc/hw_cm_per.h	197;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER4_GCLK_SHIFT	inc/hw_cm_per.h	195;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER5_GCLK	inc/hw_cm_per.h	199;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER5_GCLK_ACT	inc/hw_cm_per.h	201;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER5_GCLK_INACT	inc/hw_cm_per.h	202;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER5_GCLK_SHIFT	inc/hw_cm_per.h	200;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER6_GCLK	inc/hw_cm_per.h	204;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER6_GCLK_ACT	inc/hw_cm_per.h	206;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER6_GCLK_INACT	inc/hw_cm_per.h	207;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER6_GCLK_SHIFT	inc/hw_cm_per.h	205;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER7_GCLK	inc/hw_cm_per.h	209;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER7_GCLK_ACT	inc/hw_cm_per.h	211;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER7_GCLK_INACT	inc/hw_cm_per.h	212;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_TIMER7_GCLK_SHIFT	inc/hw_cm_per.h	210;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_UART_GFCLK	inc/hw_cm_per.h	214;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_UART_GFCLK_ACT	inc/hw_cm_per.h	216;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_UART_GFCLK_INACT	inc/hw_cm_per.h	217;"	d
CM_PER_L4LS_CLKSTCTRL_CLKACTIVITY_UART_GFCLK_SHIFT	inc/hw_cm_per.h	215;"	d
CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL	inc/hw_cm_per.h	219;"	d
CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL_HW_AUTO	inc/hw_cm_per.h	221;"	d
CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL_NO_SLEEP	inc/hw_cm_per.h	222;"	d
CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL_SHIFT	inc/hw_cm_per.h	220;"	d
CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL_SW_SLEEP	inc/hw_cm_per.h	223;"	d
CM_PER_L4LS_CLKSTCTRL_CLKTRCTRL_SW_WKUP	inc/hw_cm_per.h	224;"	d
CM_PER_LCDC_CLKCTRL	inc/hw_cm_per.h	74;"	d
CM_PER_LCDC_CLKCTRL_IDLEST	inc/hw_cm_per.h	311;"	d
CM_PER_LCDC_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	313;"	d
CM_PER_LCDC_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	314;"	d
CM_PER_LCDC_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	315;"	d
CM_PER_LCDC_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	312;"	d
CM_PER_LCDC_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	316;"	d
CM_PER_LCDC_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	318;"	d
CM_PER_LCDC_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	320;"	d
CM_PER_LCDC_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	321;"	d
CM_PER_LCDC_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	322;"	d
CM_PER_LCDC_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	323;"	d
CM_PER_LCDC_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	319;"	d
CM_PER_LCDC_CLKCTRL_STBYST	inc/hw_cm_per.h	325;"	d
CM_PER_LCDC_CLKCTRL_STBYST_FUNC	inc/hw_cm_per.h	327;"	d
CM_PER_LCDC_CLKCTRL_STBYST_SHIFT	inc/hw_cm_per.h	326;"	d
CM_PER_LCDC_CLKCTRL_STBYST_STANDBY	inc/hw_cm_per.h	328;"	d
CM_PER_LCDC_CLKSTCTRL	inc/hw_cm_per.h	135;"	d
CM_PER_LCDC_CLKSTCTRL_CLKACTIVITY_LCDC_L3_OCP_GCLK	inc/hw_cm_per.h	1358;"	d
CM_PER_LCDC_CLKSTCTRL_CLKACTIVITY_LCDC_L3_OCP_GCLK_ACT	inc/hw_cm_per.h	1360;"	d
CM_PER_LCDC_CLKSTCTRL_CLKACTIVITY_LCDC_L3_OCP_GCLK_INACT	inc/hw_cm_per.h	1361;"	d
CM_PER_LCDC_CLKSTCTRL_CLKACTIVITY_LCDC_L3_OCP_GCLK_SHIFT	inc/hw_cm_per.h	1359;"	d
CM_PER_LCDC_CLKSTCTRL_CLKACTIVITY_LCDC_L4_OCP_GCLK	inc/hw_cm_per.h	1363;"	d
CM_PER_LCDC_CLKSTCTRL_CLKACTIVITY_LCDC_L4_OCP_GCLK_ACT	inc/hw_cm_per.h	1365;"	d
CM_PER_LCDC_CLKSTCTRL_CLKACTIVITY_LCDC_L4_OCP_GCLK_INACT	inc/hw_cm_per.h	1366;"	d
CM_PER_LCDC_CLKSTCTRL_CLKACTIVITY_LCDC_L4_OCP_GCLK_SHIFT	inc/hw_cm_per.h	1364;"	d
CM_PER_LCDC_CLKSTCTRL_CLKTRCTRL	inc/hw_cm_per.h	1368;"	d
CM_PER_LCDC_CLKSTCTRL_CLKTRCTRL_HW_AUTO	inc/hw_cm_per.h	1370;"	d
CM_PER_LCDC_CLKSTCTRL_CLKTRCTRL_NO_SLEEP	inc/hw_cm_per.h	1371;"	d
CM_PER_LCDC_CLKSTCTRL_CLKTRCTRL_SHIFT	inc/hw_cm_per.h	1369;"	d
CM_PER_LCDC_CLKSTCTRL_CLKTRCTRL_SW_SLEEP	inc/hw_cm_per.h	1372;"	d
CM_PER_LCDC_CLKSTCTRL_CLKTRCTRL_SW_WKUP	inc/hw_cm_per.h	1373;"	d
CM_PER_MAILBOX0_CLKCTRL	inc/hw_cm_per.h	126;"	d
CM_PER_MAILBOX0_CLKCTRL_IDLEST	inc/hw_cm_per.h	1182;"	d
CM_PER_MAILBOX0_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1184;"	d
CM_PER_MAILBOX0_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1185;"	d
CM_PER_MAILBOX0_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1186;"	d
CM_PER_MAILBOX0_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1183;"	d
CM_PER_MAILBOX0_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1187;"	d
CM_PER_MAILBOX0_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1189;"	d
CM_PER_MAILBOX0_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1191;"	d
CM_PER_MAILBOX0_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1192;"	d
CM_PER_MAILBOX0_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1193;"	d
CM_PER_MAILBOX0_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1194;"	d
CM_PER_MAILBOX0_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1190;"	d
CM_PER_MCASP0_CLKCTRL	inc/hw_cm_per.h	81;"	d
CM_PER_MCASP0_CLKCTRL_IDLEST	inc/hw_cm_per.h	443;"	d
CM_PER_MCASP0_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	445;"	d
CM_PER_MCASP0_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	446;"	d
CM_PER_MCASP0_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	447;"	d
CM_PER_MCASP0_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	444;"	d
CM_PER_MCASP0_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	448;"	d
CM_PER_MCASP0_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	450;"	d
CM_PER_MCASP0_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	452;"	d
CM_PER_MCASP0_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	453;"	d
CM_PER_MCASP0_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	454;"	d
CM_PER_MCASP0_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	455;"	d
CM_PER_MCASP0_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	451;"	d
CM_PER_MCASP1_CLKCTRL	inc/hw_cm_per.h	91;"	d
CM_PER_MCASP1_CLKCTRL_IDLEST	inc/hw_cm_per.h	603;"	d
CM_PER_MCASP1_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	605;"	d
CM_PER_MCASP1_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	606;"	d
CM_PER_MCASP1_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	607;"	d
CM_PER_MCASP1_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	604;"	d
CM_PER_MCASP1_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	608;"	d
CM_PER_MCASP1_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	610;"	d
CM_PER_MCASP1_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	612;"	d
CM_PER_MCASP1_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	613;"	d
CM_PER_MCASP1_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	614;"	d
CM_PER_MCASP1_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	615;"	d
CM_PER_MCASP1_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	611;"	d
CM_PER_MLB_CLKCTRL	inc/hw_cm_per.h	76;"	d
CM_PER_MLB_CLKCTRL_IDLEST	inc/hw_cm_per.h	353;"	d
CM_PER_MLB_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	355;"	d
CM_PER_MLB_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	356;"	d
CM_PER_MLB_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	357;"	d
CM_PER_MLB_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	354;"	d
CM_PER_MLB_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	358;"	d
CM_PER_MLB_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	360;"	d
CM_PER_MLB_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	362;"	d
CM_PER_MLB_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	363;"	d
CM_PER_MLB_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	364;"	d
CM_PER_MLB_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	365;"	d
CM_PER_MLB_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	361;"	d
CM_PER_MLB_CLKCTRL_STBYST	inc/hw_cm_per.h	367;"	d
CM_PER_MLB_CLKCTRL_STBYST_FUNC	inc/hw_cm_per.h	369;"	d
CM_PER_MLB_CLKCTRL_STBYST_SHIFT	inc/hw_cm_per.h	368;"	d
CM_PER_MLB_CLKCTRL_STBYST_STANDBY	inc/hw_cm_per.h	370;"	d
CM_PER_MMC0_CLKCTRL	inc/hw_cm_per.h	83;"	d
CM_PER_MMC0_CLKCTRL_IDLEST	inc/hw_cm_per.h	475;"	d
CM_PER_MMC0_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	477;"	d
CM_PER_MMC0_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	478;"	d
CM_PER_MMC0_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	479;"	d
CM_PER_MMC0_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	476;"	d
CM_PER_MMC0_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	480;"	d
CM_PER_MMC0_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	482;"	d
CM_PER_MMC0_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	484;"	d
CM_PER_MMC0_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	485;"	d
CM_PER_MMC0_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	486;"	d
CM_PER_MMC0_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	487;"	d
CM_PER_MMC0_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	483;"	d
CM_PER_MMC1_CLKCTRL	inc/hw_cm_per.h	121;"	d
CM_PER_MMC1_CLKCTRL_IDLEST	inc/hw_cm_per.h	1092;"	d
CM_PER_MMC1_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1094;"	d
CM_PER_MMC1_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1095;"	d
CM_PER_MMC1_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1096;"	d
CM_PER_MMC1_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1093;"	d
CM_PER_MMC1_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1097;"	d
CM_PER_MMC1_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1099;"	d
CM_PER_MMC1_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1101;"	d
CM_PER_MMC1_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1102;"	d
CM_PER_MMC1_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1103;"	d
CM_PER_MMC1_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1104;"	d
CM_PER_MMC1_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1100;"	d
CM_PER_MMC2_CLKCTRL	inc/hw_cm_per.h	122;"	d
CM_PER_MMC2_CLKCTRL_IDLEST	inc/hw_cm_per.h	1108;"	d
CM_PER_MMC2_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1110;"	d
CM_PER_MMC2_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1111;"	d
CM_PER_MMC2_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1112;"	d
CM_PER_MMC2_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1109;"	d
CM_PER_MMC2_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1113;"	d
CM_PER_MMC2_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1115;"	d
CM_PER_MMC2_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1117;"	d
CM_PER_MMC2_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1118;"	d
CM_PER_MMC2_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1119;"	d
CM_PER_MMC2_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1120;"	d
CM_PER_MMC2_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1116;"	d
CM_PER_MSTR_EXPS_CLKCTRL	inc/hw_cm_per.h	129;"	d
CM_PER_MSTR_EXPS_CLKCTRL_IDLEST	inc/hw_cm_per.h	1243;"	d
CM_PER_MSTR_EXPS_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1245;"	d
CM_PER_MSTR_EXPS_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1246;"	d
CM_PER_MSTR_EXPS_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1247;"	d
CM_PER_MSTR_EXPS_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1244;"	d
CM_PER_MSTR_EXPS_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1248;"	d
CM_PER_MSTR_EXPS_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1250;"	d
CM_PER_MSTR_EXPS_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1252;"	d
CM_PER_MSTR_EXPS_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1253;"	d
CM_PER_MSTR_EXPS_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1254;"	d
CM_PER_MSTR_EXPS_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1255;"	d
CM_PER_MSTR_EXPS_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1251;"	d
CM_PER_MSTR_EXPS_CLKCTRL_STBYST	inc/hw_cm_per.h	1257;"	d
CM_PER_MSTR_EXPS_CLKCTRL_STBYST_FUNC	inc/hw_cm_per.h	1259;"	d
CM_PER_MSTR_EXPS_CLKCTRL_STBYST_SHIFT	inc/hw_cm_per.h	1258;"	d
CM_PER_MSTR_EXPS_CLKCTRL_STBYST_STANDBY	inc/hw_cm_per.h	1260;"	d
CM_PER_OCMCRAM_CLKCTRL	inc/hw_cm_per.h	79;"	d
CM_PER_OCMCRAM_CLKCTRL_IDLEST	inc/hw_cm_per.h	411;"	d
CM_PER_OCMCRAM_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	413;"	d
CM_PER_OCMCRAM_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	414;"	d
CM_PER_OCMCRAM_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	415;"	d
CM_PER_OCMCRAM_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	412;"	d
CM_PER_OCMCRAM_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	416;"	d
CM_PER_OCMCRAM_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	418;"	d
CM_PER_OCMCRAM_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	420;"	d
CM_PER_OCMCRAM_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	421;"	d
CM_PER_OCMCRAM_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	422;"	d
CM_PER_OCMCRAM_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	423;"	d
CM_PER_OCMCRAM_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	419;"	d
CM_PER_OCPWP_CLKCTRL	inc/hw_cm_per.h	132;"	d
CM_PER_OCPWP_CLKCTRL_IDLEST	inc/hw_cm_per.h	1299;"	d
CM_PER_OCPWP_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1301;"	d
CM_PER_OCPWP_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1302;"	d
CM_PER_OCPWP_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1303;"	d
CM_PER_OCPWP_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1300;"	d
CM_PER_OCPWP_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1304;"	d
CM_PER_OCPWP_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1306;"	d
CM_PER_OCPWP_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1308;"	d
CM_PER_OCPWP_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1309;"	d
CM_PER_OCPWP_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1310;"	d
CM_PER_OCPWP_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1311;"	d
CM_PER_OCPWP_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1307;"	d
CM_PER_OCPWP_CLKCTRL_STBYST	inc/hw_cm_per.h	1313;"	d
CM_PER_OCPWP_CLKCTRL_STBYST_FUNC	inc/hw_cm_per.h	1315;"	d
CM_PER_OCPWP_CLKCTRL_STBYST_SHIFT	inc/hw_cm_per.h	1314;"	d
CM_PER_OCPWP_CLKCTRL_STBYST_STANDBY	inc/hw_cm_per.h	1316;"	d
CM_PER_OCPWP_L3_CLKSTCTRL	inc/hw_cm_per.h	131;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L3_GCLK	inc/hw_cm_per.h	1280;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L3_GCLK_ACT	inc/hw_cm_per.h	1282;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L3_GCLK_INACT	inc/hw_cm_per.h	1283;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L3_GCLK_SHIFT	inc/hw_cm_per.h	1281;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L4_GCLK	inc/hw_cm_per.h	1285;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L4_GCLK_ACT	inc/hw_cm_per.h	1287;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L4_GCLK_INACT	inc/hw_cm_per.h	1288;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKACTIVITY_OCPWP_L4_GCLK_SHIFT	inc/hw_cm_per.h	1286;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL	inc/hw_cm_per.h	1290;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL_HW_AUTO	inc/hw_cm_per.h	1292;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL_NO_SLEEP	inc/hw_cm_per.h	1293;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL_SHIFT	inc/hw_cm_per.h	1291;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL_SW_SLEEP	inc/hw_cm_per.h	1294;"	d
CM_PER_OCPWP_L3_CLKSTCTRL_CLKTRCTRL_SW_WKUP	inc/hw_cm_per.h	1295;"	d
CM_PER_PKA_CLKCTRL	inc/hw_cm_per.h	103;"	d
CM_PER_PKA_CLKCTRL_IDLEST	inc/hw_cm_per.h	795;"	d
CM_PER_PKA_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	797;"	d
CM_PER_PKA_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	798;"	d
CM_PER_PKA_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	799;"	d
CM_PER_PKA_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	796;"	d
CM_PER_PKA_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	800;"	d
CM_PER_PKA_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	802;"	d
CM_PER_PKA_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	804;"	d
CM_PER_PKA_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	805;"	d
CM_PER_PKA_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	806;"	d
CM_PER_PKA_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	807;"	d
CM_PER_PKA_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	803;"	d
CM_PER_RNG_CLKCTRL	inc/hw_cm_per.h	100;"	d
CM_PER_RNG_CLKCTRL_IDLEST	inc/hw_cm_per.h	747;"	d
CM_PER_RNG_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	749;"	d
CM_PER_RNG_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	750;"	d
CM_PER_RNG_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	751;"	d
CM_PER_RNG_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	748;"	d
CM_PER_RNG_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	752;"	d
CM_PER_RNG_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	754;"	d
CM_PER_RNG_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	756;"	d
CM_PER_RNG_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	757;"	d
CM_PER_RNG_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	758;"	d
CM_PER_RNG_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	759;"	d
CM_PER_RNG_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	755;"	d
CM_PER_SHA0_CLKCTRL	inc/hw_cm_per.h	102;"	d
CM_PER_SHA0_CLKCTRL_IDLEST	inc/hw_cm_per.h	779;"	d
CM_PER_SHA0_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	781;"	d
CM_PER_SHA0_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	782;"	d
CM_PER_SHA0_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	783;"	d
CM_PER_SHA0_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	780;"	d
CM_PER_SHA0_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	784;"	d
CM_PER_SHA0_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	786;"	d
CM_PER_SHA0_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	788;"	d
CM_PER_SHA0_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	789;"	d
CM_PER_SHA0_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	790;"	d
CM_PER_SHA0_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	791;"	d
CM_PER_SHA0_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	787;"	d
CM_PER_SLV_EXPS_CLKCTRL	inc/hw_cm_per.h	130;"	d
CM_PER_SLV_EXPS_CLKCTRL_IDLEST	inc/hw_cm_per.h	1264;"	d
CM_PER_SLV_EXPS_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1266;"	d
CM_PER_SLV_EXPS_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1267;"	d
CM_PER_SLV_EXPS_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1268;"	d
CM_PER_SLV_EXPS_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1265;"	d
CM_PER_SLV_EXPS_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1269;"	d
CM_PER_SLV_EXPS_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1271;"	d
CM_PER_SLV_EXPS_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1273;"	d
CM_PER_SLV_EXPS_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1274;"	d
CM_PER_SLV_EXPS_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1275;"	d
CM_PER_SLV_EXPS_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1276;"	d
CM_PER_SLV_EXPS_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1272;"	d
CM_PER_SPI0_CLKCTRL	inc/hw_cm_per.h	87;"	d
CM_PER_SPI0_CLKCTRL_IDLEST	inc/hw_cm_per.h	539;"	d
CM_PER_SPI0_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	541;"	d
CM_PER_SPI0_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	542;"	d
CM_PER_SPI0_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	543;"	d
CM_PER_SPI0_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	540;"	d
CM_PER_SPI0_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	544;"	d
CM_PER_SPI0_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	546;"	d
CM_PER_SPI0_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	548;"	d
CM_PER_SPI0_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	549;"	d
CM_PER_SPI0_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	550;"	d
CM_PER_SPI0_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	551;"	d
CM_PER_SPI0_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	547;"	d
CM_PER_SPI1_CLKCTRL	inc/hw_cm_per.h	88;"	d
CM_PER_SPI1_CLKCTRL_IDLEST	inc/hw_cm_per.h	555;"	d
CM_PER_SPI1_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	557;"	d
CM_PER_SPI1_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	558;"	d
CM_PER_SPI1_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	559;"	d
CM_PER_SPI1_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	556;"	d
CM_PER_SPI1_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	560;"	d
CM_PER_SPI1_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	562;"	d
CM_PER_SPI1_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	564;"	d
CM_PER_SPI1_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	565;"	d
CM_PER_SPI1_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	566;"	d
CM_PER_SPI1_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	567;"	d
CM_PER_SPI1_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	563;"	d
CM_PER_SPINLOCK_CLKCTRL	inc/hw_cm_per.h	125;"	d
CM_PER_SPINLOCK_CLKCTRL_IDLEST	inc/hw_cm_per.h	1166;"	d
CM_PER_SPINLOCK_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1168;"	d
CM_PER_SPINLOCK_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1169;"	d
CM_PER_SPINLOCK_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1170;"	d
CM_PER_SPINLOCK_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1167;"	d
CM_PER_SPINLOCK_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1171;"	d
CM_PER_SPINLOCK_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1173;"	d
CM_PER_SPINLOCK_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1175;"	d
CM_PER_SPINLOCK_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1176;"	d
CM_PER_SPINLOCK_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1177;"	d
CM_PER_SPINLOCK_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1178;"	d
CM_PER_SPINLOCK_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1174;"	d
CM_PER_TIMER2_CLKCTRL	inc/hw_cm_per.h	97;"	d
CM_PER_TIMER2_CLKCTRL_IDLEST	inc/hw_cm_per.h	699;"	d
CM_PER_TIMER2_CLKCTRL_IDLEST_DISABLDED	inc/hw_cm_per.h	701;"	d
CM_PER_TIMER2_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	702;"	d
CM_PER_TIMER2_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	703;"	d
CM_PER_TIMER2_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	700;"	d
CM_PER_TIMER2_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	704;"	d
CM_PER_TIMER2_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	706;"	d
CM_PER_TIMER2_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	708;"	d
CM_PER_TIMER2_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	709;"	d
CM_PER_TIMER2_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	710;"	d
CM_PER_TIMER2_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	711;"	d
CM_PER_TIMER2_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	707;"	d
CM_PER_TIMER3_CLKCTRL	inc/hw_cm_per.h	98;"	d
CM_PER_TIMER3_CLKCTRL_IDLEST	inc/hw_cm_per.h	715;"	d
CM_PER_TIMER3_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	717;"	d
CM_PER_TIMER3_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	718;"	d
CM_PER_TIMER3_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	719;"	d
CM_PER_TIMER3_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	716;"	d
CM_PER_TIMER3_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	720;"	d
CM_PER_TIMER3_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	722;"	d
CM_PER_TIMER3_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	724;"	d
CM_PER_TIMER3_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	725;"	d
CM_PER_TIMER3_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	726;"	d
CM_PER_TIMER3_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	727;"	d
CM_PER_TIMER3_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	723;"	d
CM_PER_TIMER4_CLKCTRL	inc/hw_cm_per.h	99;"	d
CM_PER_TIMER4_CLKCTRL_IDLEST	inc/hw_cm_per.h	731;"	d
CM_PER_TIMER4_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	733;"	d
CM_PER_TIMER4_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	734;"	d
CM_PER_TIMER4_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	735;"	d
CM_PER_TIMER4_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	732;"	d
CM_PER_TIMER4_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	736;"	d
CM_PER_TIMER4_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	738;"	d
CM_PER_TIMER4_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	740;"	d
CM_PER_TIMER4_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	741;"	d
CM_PER_TIMER4_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	742;"	d
CM_PER_TIMER4_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	743;"	d
CM_PER_TIMER4_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	739;"	d
CM_PER_TIMER5_CLKCTRL	inc/hw_cm_per.h	119;"	d
CM_PER_TIMER5_CLKCTRL_IDLEST	inc/hw_cm_per.h	1060;"	d
CM_PER_TIMER5_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1062;"	d
CM_PER_TIMER5_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1063;"	d
CM_PER_TIMER5_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1064;"	d
CM_PER_TIMER5_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1061;"	d
CM_PER_TIMER5_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1065;"	d
CM_PER_TIMER5_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1067;"	d
CM_PER_TIMER5_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1069;"	d
CM_PER_TIMER5_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1070;"	d
CM_PER_TIMER5_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1071;"	d
CM_PER_TIMER5_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1072;"	d
CM_PER_TIMER5_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1068;"	d
CM_PER_TIMER6_CLKCTRL	inc/hw_cm_per.h	120;"	d
CM_PER_TIMER6_CLKCTRL_IDLEST	inc/hw_cm_per.h	1076;"	d
CM_PER_TIMER6_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	1078;"	d
CM_PER_TIMER6_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1079;"	d
CM_PER_TIMER6_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1080;"	d
CM_PER_TIMER6_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1077;"	d
CM_PER_TIMER6_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1081;"	d
CM_PER_TIMER6_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1083;"	d
CM_PER_TIMER6_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	1085;"	d
CM_PER_TIMER6_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1086;"	d
CM_PER_TIMER6_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1087;"	d
CM_PER_TIMER6_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1088;"	d
CM_PER_TIMER6_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1084;"	d
CM_PER_TIMER7_CLKCTRL	inc/hw_cm_per.h	96;"	d
CM_PER_TIMER7_CLKCTRL_IDLEST	inc/hw_cm_per.h	683;"	d
CM_PER_TIMER7_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	685;"	d
CM_PER_TIMER7_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	686;"	d
CM_PER_TIMER7_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	687;"	d
CM_PER_TIMER7_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	684;"	d
CM_PER_TIMER7_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	688;"	d
CM_PER_TIMER7_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	690;"	d
CM_PER_TIMER7_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	692;"	d
CM_PER_TIMER7_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	693;"	d
CM_PER_TIMER7_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	694;"	d
CM_PER_TIMER7_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	695;"	d
CM_PER_TIMER7_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	691;"	d
CM_PER_TPCC_CLKCTRL	inc/hw_cm_per.h	108;"	d
CM_PER_TPCC_CLKCTRL_IDLEST	inc/hw_cm_per.h	874;"	d
CM_PER_TPCC_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	876;"	d
CM_PER_TPCC_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	877;"	d
CM_PER_TPCC_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	878;"	d
CM_PER_TPCC_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	875;"	d
CM_PER_TPCC_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	879;"	d
CM_PER_TPCC_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	881;"	d
CM_PER_TPCC_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	883;"	d
CM_PER_TPCC_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	884;"	d
CM_PER_TPCC_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	885;"	d
CM_PER_TPCC_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	886;"	d
CM_PER_TPCC_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	882;"	d
CM_PER_TPTC0_CLKCTRL	inc/hw_cm_per.h	77;"	d
CM_PER_TPTC0_CLKCTRL_IDLEST	inc/hw_cm_per.h	374;"	d
CM_PER_TPTC0_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	376;"	d
CM_PER_TPTC0_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	377;"	d
CM_PER_TPTC0_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	378;"	d
CM_PER_TPTC0_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	375;"	d
CM_PER_TPTC0_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	379;"	d
CM_PER_TPTC0_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	381;"	d
CM_PER_TPTC0_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	383;"	d
CM_PER_TPTC0_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	384;"	d
CM_PER_TPTC0_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	385;"	d
CM_PER_TPTC0_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	386;"	d
CM_PER_TPTC0_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	382;"	d
CM_PER_TPTC0_CLKCTRL_STBYST	inc/hw_cm_per.h	388;"	d
CM_PER_TPTC0_CLKCTRL_STBYST_FUNC	inc/hw_cm_per.h	390;"	d
CM_PER_TPTC0_CLKCTRL_STBYST_SHIFT	inc/hw_cm_per.h	389;"	d
CM_PER_TPTC0_CLKCTRL_STBYST_STANDBY	inc/hw_cm_per.h	391;"	d
CM_PER_TPTC1_CLKCTRL	inc/hw_cm_per.h	123;"	d
CM_PER_TPTC1_CLKCTRL_IDLEST	inc/hw_cm_per.h	1124;"	d
CM_PER_TPTC1_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	1126;"	d
CM_PER_TPTC1_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1127;"	d
CM_PER_TPTC1_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1128;"	d
CM_PER_TPTC1_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1125;"	d
CM_PER_TPTC1_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1129;"	d
CM_PER_TPTC1_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1131;"	d
CM_PER_TPTC1_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	1133;"	d
CM_PER_TPTC1_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1134;"	d
CM_PER_TPTC1_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1135;"	d
CM_PER_TPTC1_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1136;"	d
CM_PER_TPTC1_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1132;"	d
CM_PER_TPTC1_CLKCTRL_STBYST	inc/hw_cm_per.h	1138;"	d
CM_PER_TPTC1_CLKCTRL_STBYST_FUNC	inc/hw_cm_per.h	1140;"	d
CM_PER_TPTC1_CLKCTRL_STBYST_SHIFT	inc/hw_cm_per.h	1139;"	d
CM_PER_TPTC1_CLKCTRL_STBYST_STANDBY	inc/hw_cm_per.h	1141;"	d
CM_PER_TPTC2_CLKCTRL	inc/hw_cm_per.h	124;"	d
CM_PER_TPTC2_CLKCTRL_IDLEST	inc/hw_cm_per.h	1145;"	d
CM_PER_TPTC2_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	1147;"	d
CM_PER_TPTC2_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	1148;"	d
CM_PER_TPTC2_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	1149;"	d
CM_PER_TPTC2_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	1146;"	d
CM_PER_TPTC2_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	1150;"	d
CM_PER_TPTC2_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	1152;"	d
CM_PER_TPTC2_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	1154;"	d
CM_PER_TPTC2_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	1155;"	d
CM_PER_TPTC2_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	1156;"	d
CM_PER_TPTC2_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	1157;"	d
CM_PER_TPTC2_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	1153;"	d
CM_PER_TPTC2_CLKCTRL_STBYST	inc/hw_cm_per.h	1159;"	d
CM_PER_TPTC2_CLKCTRL_STBYST_FUNC	inc/hw_cm_per.h	1161;"	d
CM_PER_TPTC2_CLKCTRL_STBYST_SHIFT	inc/hw_cm_per.h	1160;"	d
CM_PER_TPTC2_CLKCTRL_STBYST_STANDBY	inc/hw_cm_per.h	1162;"	d
CM_PER_UART1_CLKCTRL	inc/hw_cm_per.h	92;"	d
CM_PER_UART1_CLKCTRL_IDLEST	inc/hw_cm_per.h	619;"	d
CM_PER_UART1_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	621;"	d
CM_PER_UART1_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	622;"	d
CM_PER_UART1_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	623;"	d
CM_PER_UART1_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	620;"	d
CM_PER_UART1_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	624;"	d
CM_PER_UART1_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	626;"	d
CM_PER_UART1_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	628;"	d
CM_PER_UART1_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	629;"	d
CM_PER_UART1_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	630;"	d
CM_PER_UART1_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	631;"	d
CM_PER_UART1_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	627;"	d
CM_PER_UART2_CLKCTRL	inc/hw_cm_per.h	93;"	d
CM_PER_UART2_CLKCTRL_IDLEST	inc/hw_cm_per.h	635;"	d
CM_PER_UART2_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	637;"	d
CM_PER_UART2_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	638;"	d
CM_PER_UART2_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	639;"	d
CM_PER_UART2_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	636;"	d
CM_PER_UART2_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	640;"	d
CM_PER_UART2_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	642;"	d
CM_PER_UART2_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	644;"	d
CM_PER_UART2_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	645;"	d
CM_PER_UART2_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	646;"	d
CM_PER_UART2_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	647;"	d
CM_PER_UART2_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	643;"	d
CM_PER_UART3_CLKCTRL	inc/hw_cm_per.h	94;"	d
CM_PER_UART3_CLKCTRL_IDLEST	inc/hw_cm_per.h	651;"	d
CM_PER_UART3_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	653;"	d
CM_PER_UART3_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	654;"	d
CM_PER_UART3_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	655;"	d
CM_PER_UART3_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	652;"	d
CM_PER_UART3_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	656;"	d
CM_PER_UART3_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	658;"	d
CM_PER_UART3_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	660;"	d
CM_PER_UART3_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	661;"	d
CM_PER_UART3_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	662;"	d
CM_PER_UART3_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	663;"	d
CM_PER_UART3_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	659;"	d
CM_PER_UART4_CLKCTRL	inc/hw_cm_per.h	95;"	d
CM_PER_UART4_CLKCTRL_IDLEST	inc/hw_cm_per.h	667;"	d
CM_PER_UART4_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	669;"	d
CM_PER_UART4_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	670;"	d
CM_PER_UART4_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	671;"	d
CM_PER_UART4_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	668;"	d
CM_PER_UART4_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	672;"	d
CM_PER_UART4_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	674;"	d
CM_PER_UART4_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	676;"	d
CM_PER_UART4_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	677;"	d
CM_PER_UART4_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	678;"	d
CM_PER_UART4_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	679;"	d
CM_PER_UART4_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	675;"	d
CM_PER_UART5_CLKCTRL	inc/hw_cm_per.h	82;"	d
CM_PER_UART5_CLKCTRL_IDLEST	inc/hw_cm_per.h	459;"	d
CM_PER_UART5_CLKCTRL_IDLEST_DISABLE	inc/hw_cm_per.h	461;"	d
CM_PER_UART5_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	462;"	d
CM_PER_UART5_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	463;"	d
CM_PER_UART5_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	460;"	d
CM_PER_UART5_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	464;"	d
CM_PER_UART5_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	466;"	d
CM_PER_UART5_CLKCTRL_MODULEMODE_DISABLED	inc/hw_cm_per.h	468;"	d
CM_PER_UART5_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	469;"	d
CM_PER_UART5_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	470;"	d
CM_PER_UART5_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	471;"	d
CM_PER_UART5_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	467;"	d
CM_PER_USB0_CLKCTRL	inc/hw_cm_per.h	75;"	d
CM_PER_USB0_CLKCTRL_IDLEST	inc/hw_cm_per.h	332;"	d
CM_PER_USB0_CLKCTRL_IDLEST_DISABLED	inc/hw_cm_per.h	334;"	d
CM_PER_USB0_CLKCTRL_IDLEST_FUNC	inc/hw_cm_per.h	335;"	d
CM_PER_USB0_CLKCTRL_IDLEST_IDLE	inc/hw_cm_per.h	336;"	d
CM_PER_USB0_CLKCTRL_IDLEST_SHIFT	inc/hw_cm_per.h	333;"	d
CM_PER_USB0_CLKCTRL_IDLEST_TRANS	inc/hw_cm_per.h	337;"	d
CM_PER_USB0_CLKCTRL_MODULEMODE	inc/hw_cm_per.h	339;"	d
CM_PER_USB0_CLKCTRL_MODULEMODE_DISABLE	inc/hw_cm_per.h	341;"	d
CM_PER_USB0_CLKCTRL_MODULEMODE_ENABLE	inc/hw_cm_per.h	342;"	d
CM_PER_USB0_CLKCTRL_MODULEMODE_RESERVED	inc/hw_cm_per.h	343;"	d
CM_PER_USB0_CLKCTRL_MODULEMODE_RESERVED_1	inc/hw_cm_per.h	344;"	d
CM_PER_USB0_CLKCTRL_MODULEMODE_SHIFT	inc/hw_cm_per.h	340;"	d
CM_PER_USB0_CLKCTRL_STBYST	inc/hw_cm_per.h	346;"	d
CM_PER_USB0_CLKCTRL_STBYST_FUNC	inc/hw_cm_per.h	348;"	d
CM_PER_USB0_CLKCTRL_STBYST_SHIFT	inc/hw_cm_per.h	347;"	d
CM_PER_USB0_CLKCTRL_STBYST_STANDBY	inc/hw_cm_per.h	349;"	d
CM_adc_evt_capt	inc/control_module.h	/^   CM_adc_evt_capt               = 0x0FD8,$/;"	e	enum:__anon1
CM_bandgap_ctrl	inc/control_module.h	/^   CM_bandgap_ctrl               = 0x0448,$/;"	e	enum:__anon1
CM_bandgap_trim	inc/control_module.h	/^   CM_bandgap_trim               = 0x044C,$/;"	e	enum:__anon1
CM_bb_scale	inc/control_module.h	/^   CM_bb_scale                   = 0x07D0,$/;"	e	enum:__anon1
CM_clk32kdivratio_ctrl	inc/control_module.h	/^   CM_clk32kdivratio_ctrl        = 0x0444,$/;"	e	enum:__anon1
CM_conf_ecap0_in_pwm0_out	inc/control_module.h	/^   CM_conf_ecap0_in_pwm0_out     = 0x0964,$/;"	e	enum:__anon1
CM_conf_emu0	inc/control_module.h	/^   CM_conf_emu0                  = 0x09E4,$/;"	e	enum:__anon1
CM_conf_emu1	inc/control_module.h	/^   CM_conf_emu1                  = 0x09E8,$/;"	e	enum:__anon1
CM_conf_ext_wakeup	inc/control_module.h	/^   CM_conf_ext_wakeup            = 0x0A00,$/;"	e	enum:__anon1
CM_conf_gpmc_a0	inc/control_module.h	/^   CM_conf_gpmc_a0               = 0x0840,$/;"	e	enum:__anon1
CM_conf_gpmc_a1	inc/control_module.h	/^   CM_conf_gpmc_a1               = 0x0844,$/;"	e	enum:__anon1
CM_conf_gpmc_a10	inc/control_module.h	/^   CM_conf_gpmc_a10              = 0x0868,$/;"	e	enum:__anon1
CM_conf_gpmc_a11	inc/control_module.h	/^   CM_conf_gpmc_a11              = 0x086C,$/;"	e	enum:__anon1
CM_conf_gpmc_a2	inc/control_module.h	/^   CM_conf_gpmc_a2               = 0x0848,$/;"	e	enum:__anon1
CM_conf_gpmc_a3	inc/control_module.h	/^   CM_conf_gpmc_a3               = 0x084C,$/;"	e	enum:__anon1
CM_conf_gpmc_a4	inc/control_module.h	/^   CM_conf_gpmc_a4               = 0x0850,$/;"	e	enum:__anon1
CM_conf_gpmc_a5	inc/control_module.h	/^   CM_conf_gpmc_a5               = 0x0854,$/;"	e	enum:__anon1
CM_conf_gpmc_a6	inc/control_module.h	/^   CM_conf_gpmc_a6               = 0x0858,$/;"	e	enum:__anon1
CM_conf_gpmc_a7	inc/control_module.h	/^   CM_conf_gpmc_a7               = 0x085C,$/;"	e	enum:__anon1
CM_conf_gpmc_a8	inc/control_module.h	/^   CM_conf_gpmc_a8               = 0x0860,$/;"	e	enum:__anon1
CM_conf_gpmc_a9	inc/control_module.h	/^   CM_conf_gpmc_a9               = 0x0864,$/;"	e	enum:__anon1
CM_conf_gpmc_ad0	inc/control_module.h	/^   CM_conf_gpmc_ad0              = 0x0800,$/;"	e	enum:__anon1
CM_conf_gpmc_ad1	inc/control_module.h	/^   CM_conf_gpmc_ad1              = 0x0804,$/;"	e	enum:__anon1
CM_conf_gpmc_ad10	inc/control_module.h	/^   CM_conf_gpmc_ad10             = 0x0828,$/;"	e	enum:__anon1
CM_conf_gpmc_ad11	inc/control_module.h	/^   CM_conf_gpmc_ad11             = 0x082C,$/;"	e	enum:__anon1
CM_conf_gpmc_ad12	inc/control_module.h	/^   CM_conf_gpmc_ad12             = 0x0830,$/;"	e	enum:__anon1
CM_conf_gpmc_ad13	inc/control_module.h	/^   CM_conf_gpmc_ad13             = 0x0834,$/;"	e	enum:__anon1
CM_conf_gpmc_ad14	inc/control_module.h	/^   CM_conf_gpmc_ad14             = 0x0838,$/;"	e	enum:__anon1
CM_conf_gpmc_ad15	inc/control_module.h	/^   CM_conf_gpmc_ad15             = 0x083C,$/;"	e	enum:__anon1
CM_conf_gpmc_ad2	inc/control_module.h	/^   CM_conf_gpmc_ad2              = 0x0808,$/;"	e	enum:__anon1
CM_conf_gpmc_ad3	inc/control_module.h	/^   CM_conf_gpmc_ad3              = 0x080C,$/;"	e	enum:__anon1
CM_conf_gpmc_ad4	inc/control_module.h	/^   CM_conf_gpmc_ad4              = 0x0810,$/;"	e	enum:__anon1
CM_conf_gpmc_ad5	inc/control_module.h	/^   CM_conf_gpmc_ad5              = 0x0814,$/;"	e	enum:__anon1
CM_conf_gpmc_ad6	inc/control_module.h	/^   CM_conf_gpmc_ad6              = 0x0818,$/;"	e	enum:__anon1
CM_conf_gpmc_ad7	inc/control_module.h	/^   CM_conf_gpmc_ad7              = 0x081C,$/;"	e	enum:__anon1
CM_conf_gpmc_ad8	inc/control_module.h	/^   CM_conf_gpmc_ad8              = 0x0820,$/;"	e	enum:__anon1
CM_conf_gpmc_ad9	inc/control_module.h	/^   CM_conf_gpmc_ad9              = 0x0824,$/;"	e	enum:__anon1
CM_conf_gpmc_advn_ale	inc/control_module.h	/^   CM_conf_gpmc_advn_ale         = 0x0890,$/;"	e	enum:__anon1
CM_conf_gpmc_ben0_cle	inc/control_module.h	/^   CM_conf_gpmc_ben0_cle         = 0x089C,$/;"	e	enum:__anon1
CM_conf_gpmc_ben1	inc/control_module.h	/^   CM_conf_gpmc_ben1             = 0x0878,$/;"	e	enum:__anon1
CM_conf_gpmc_clk	inc/control_module.h	/^   CM_conf_gpmc_clk              = 0x088C,$/;"	e	enum:__anon1
CM_conf_gpmc_csn0	inc/control_module.h	/^   CM_conf_gpmc_csn0             = 0x087C,$/;"	e	enum:__anon1
CM_conf_gpmc_csn1	inc/control_module.h	/^   CM_conf_gpmc_csn1             = 0x0880,$/;"	e	enum:__anon1
CM_conf_gpmc_csn2	inc/control_module.h	/^   CM_conf_gpmc_csn2             = 0x0884,$/;"	e	enum:__anon1
CM_conf_gpmc_csn3	inc/control_module.h	/^   CM_conf_gpmc_csn3             = 0x0888,$/;"	e	enum:__anon1
CM_conf_gpmc_oen_ren	inc/control_module.h	/^   CM_conf_gpmc_oen_ren          = 0x0894,$/;"	e	enum:__anon1
CM_conf_gpmc_wait0	inc/control_module.h	/^   CM_conf_gpmc_wait0            = 0x0870,$/;"	e	enum:__anon1
CM_conf_gpmc_wen	inc/control_module.h	/^   CM_conf_gpmc_wen              = 0x0898,$/;"	e	enum:__anon1
CM_conf_gpmc_wpn	inc/control_module.h	/^   CM_conf_gpmc_wpn              = 0x0874,$/;"	e	enum:__anon1
CM_conf_i2c0_scl	inc/control_module.h	/^   CM_conf_i2c0_scl              = 0x098C,$/;"	e	enum:__anon1
CM_conf_i2c0_sda	inc/control_module.h	/^   CM_conf_i2c0_sda              = 0x0988,$/;"	e	enum:__anon1
CM_conf_lcd_ac_bias_en	inc/control_module.h	/^   CM_conf_lcd_ac_bias_en        = 0x08EC,$/;"	e	enum:__anon1
CM_conf_lcd_data0	inc/control_module.h	/^   CM_conf_lcd_data0             = 0x08A0,$/;"	e	enum:__anon1
CM_conf_lcd_data1	inc/control_module.h	/^   CM_conf_lcd_data1             = 0x08A4,$/;"	e	enum:__anon1
CM_conf_lcd_data10	inc/control_module.h	/^   CM_conf_lcd_data10            = 0x08C8,$/;"	e	enum:__anon1
CM_conf_lcd_data11	inc/control_module.h	/^   CM_conf_lcd_data11            = 0x08CC,$/;"	e	enum:__anon1
CM_conf_lcd_data12	inc/control_module.h	/^   CM_conf_lcd_data12            = 0x08D0,$/;"	e	enum:__anon1
CM_conf_lcd_data13	inc/control_module.h	/^   CM_conf_lcd_data13            = 0x08D4,$/;"	e	enum:__anon1
CM_conf_lcd_data14	inc/control_module.h	/^   CM_conf_lcd_data14            = 0x08D8,$/;"	e	enum:__anon1
CM_conf_lcd_data15	inc/control_module.h	/^   CM_conf_lcd_data15            = 0x08DC,$/;"	e	enum:__anon1
CM_conf_lcd_data2	inc/control_module.h	/^   CM_conf_lcd_data2             = 0x08A8,$/;"	e	enum:__anon1
CM_conf_lcd_data3	inc/control_module.h	/^   CM_conf_lcd_data3             = 0x08AC,$/;"	e	enum:__anon1
CM_conf_lcd_data4	inc/control_module.h	/^   CM_conf_lcd_data4             = 0x08B0,$/;"	e	enum:__anon1
CM_conf_lcd_data5	inc/control_module.h	/^   CM_conf_lcd_data5             = 0x08B4,$/;"	e	enum:__anon1
CM_conf_lcd_data6	inc/control_module.h	/^   CM_conf_lcd_data6             = 0x08B8,$/;"	e	enum:__anon1
CM_conf_lcd_data7	inc/control_module.h	/^   CM_conf_lcd_data7             = 0x08BC,$/;"	e	enum:__anon1
CM_conf_lcd_data8	inc/control_module.h	/^   CM_conf_lcd_data8             = 0x08C0,$/;"	e	enum:__anon1
CM_conf_lcd_data9	inc/control_module.h	/^   CM_conf_lcd_data9             = 0x08C4,$/;"	e	enum:__anon1
CM_conf_lcd_hsync	inc/control_module.h	/^   CM_conf_lcd_hsync             = 0x08E4,$/;"	e	enum:__anon1
CM_conf_lcd_pclk	inc/control_module.h	/^   CM_conf_lcd_pclk              = 0x08E8,$/;"	e	enum:__anon1
CM_conf_lcd_vsync	inc/control_module.h	/^   CM_conf_lcd_vsync             = 0x08E0,$/;"	e	enum:__anon1
CM_conf_mcasp0_aclkr	inc/control_module.h	/^   CM_conf_mcasp0_aclkr          = 0x09A0,$/;"	e	enum:__anon1
CM_conf_mcasp0_aclkx	inc/control_module.h	/^   CM_conf_mcasp0_aclkx          = 0x0990,$/;"	e	enum:__anon1
CM_conf_mcasp0_ahclkr	inc/control_module.h	/^   CM_conf_mcasp0_ahclkr         = 0x099C,$/;"	e	enum:__anon1
CM_conf_mcasp0_ahclkx	inc/control_module.h	/^   CM_conf_mcasp0_ahclkx         = 0x09AC,$/;"	e	enum:__anon1
CM_conf_mcasp0_axr0	inc/control_module.h	/^   CM_conf_mcasp0_axr0           = 0x0998,$/;"	e	enum:__anon1
CM_conf_mcasp0_axr1	inc/control_module.h	/^   CM_conf_mcasp0_axr1           = 0x09A8,$/;"	e	enum:__anon1
CM_conf_mcasp0_fsr	inc/control_module.h	/^   CM_conf_mcasp0_fsr            = 0x09A4,$/;"	e	enum:__anon1
CM_conf_mcasp0_fsx	inc/control_module.h	/^   CM_conf_mcasp0_fsx            = 0x0994,$/;"	e	enum:__anon1
CM_conf_mdc	inc/control_module.h	/^   CM_conf_mdc                   = 0x094C,$/;"	e	enum:__anon1
CM_conf_mdio	inc/control_module.h	/^   CM_conf_mdio                  = 0x0948,$/;"	e	enum:__anon1
CM_conf_mii1_col	inc/control_module.h	/^   CM_conf_mii1_col              = 0x0908,$/;"	e	enum:__anon1
CM_conf_mii1_crs	inc/control_module.h	/^   CM_conf_mii1_crs              = 0x090C,$/;"	e	enum:__anon1
CM_conf_mii1_rx_clk	inc/control_module.h	/^   CM_conf_mii1_rx_clk           = 0x0930,$/;"	e	enum:__anon1
CM_conf_mii1_rx_dv	inc/control_module.h	/^   CM_conf_mii1_rx_dv            = 0x0918,$/;"	e	enum:__anon1
CM_conf_mii1_rx_er	inc/control_module.h	/^   CM_conf_mii1_rx_er            = 0x0910,$/;"	e	enum:__anon1
CM_conf_mii1_rxd0	inc/control_module.h	/^   CM_conf_mii1_rxd0             = 0x0940,$/;"	e	enum:__anon1
CM_conf_mii1_rxd1	inc/control_module.h	/^   CM_conf_mii1_rxd1             = 0x093C,$/;"	e	enum:__anon1
CM_conf_mii1_rxd2	inc/control_module.h	/^   CM_conf_mii1_rxd2             = 0x0938,$/;"	e	enum:__anon1
CM_conf_mii1_rxd3	inc/control_module.h	/^   CM_conf_mii1_rxd3             = 0x0934,$/;"	e	enum:__anon1
CM_conf_mii1_tx_clk	inc/control_module.h	/^   CM_conf_mii1_tx_clk           = 0x092C,$/;"	e	enum:__anon1
CM_conf_mii1_tx_en	inc/control_module.h	/^   CM_conf_mii1_tx_en            = 0x0914,$/;"	e	enum:__anon1
CM_conf_mii1_txd0	inc/control_module.h	/^   CM_conf_mii1_txd0             = 0x0928,$/;"	e	enum:__anon1
CM_conf_mii1_txd1	inc/control_module.h	/^   CM_conf_mii1_txd1             = 0x0924,$/;"	e	enum:__anon1
CM_conf_mii1_txd2	inc/control_module.h	/^   CM_conf_mii1_txd2             = 0x0920,$/;"	e	enum:__anon1
CM_conf_mii1_txd3	inc/control_module.h	/^   CM_conf_mii1_txd3             = 0x091C,$/;"	e	enum:__anon1
CM_conf_mmc0_clk	inc/control_module.h	/^   CM_conf_mmc0_clk              = 0x0900,$/;"	e	enum:__anon1
CM_conf_mmc0_cmd	inc/control_module.h	/^   CM_conf_mmc0_cmd              = 0x0904,$/;"	e	enum:__anon1
CM_conf_mmc0_dat0	inc/control_module.h	/^   CM_conf_mmc0_dat0             = 0x08FC,$/;"	e	enum:__anon1
CM_conf_mmc0_dat1	inc/control_module.h	/^   CM_conf_mmc0_dat1             = 0x08F8,$/;"	e	enum:__anon1
CM_conf_mmc0_dat2	inc/control_module.h	/^   CM_conf_mmc0_dat2             = 0x08F4,$/;"	e	enum:__anon1
CM_conf_mmc0_dat3	inc/control_module.h	/^   CM_conf_mmc0_dat3             = 0x08F0,$/;"	e	enum:__anon1
CM_conf_nnmi	inc/control_module.h	/^   CM_conf_nnmi                  = 0x09C0,$/;"	e	enum:__anon1
CM_conf_pmic_power_en	inc/control_module.h	/^   CM_conf_pmic_power_en         = 0x09FC,$/;"	e	enum:__anon1
CM_conf_rmii1_ref_clk	inc/control_module.h	/^   CM_conf_rmii1_ref_clk         = 0x0944,$/;"	e	enum:__anon1
CM_conf_rtc_kaldo_enn	inc/control_module.h	/^   CM_conf_rtc_kaldo_enn         = 0x0A04,$/;"	e	enum:__anon1
CM_conf_rtc_pwronrstn	inc/control_module.h	/^   CM_conf_rtc_pwronrstn         = 0x09F8,$/;"	e	enum:__anon1
CM_conf_spi0_cs0	inc/control_module.h	/^   CM_conf_spi0_cs0              = 0x095C,$/;"	e	enum:__anon1
CM_conf_spi0_cs1	inc/control_module.h	/^   CM_conf_spi0_cs1              = 0x0960,$/;"	e	enum:__anon1
CM_conf_spi0_d0	inc/control_module.h	/^   CM_conf_spi0_d0               = 0x0954,$/;"	e	enum:__anon1
CM_conf_spi0_d1	inc/control_module.h	/^   CM_conf_spi0_d1               = 0x0958,$/;"	e	enum:__anon1
CM_conf_spi0_sclk	inc/control_module.h	/^   CM_conf_spi0_sclk             = 0x0950,$/;"	e	enum:__anon1
CM_conf_tck	inc/control_module.h	/^   CM_conf_tck                   = 0x09DC,$/;"	e	enum:__anon1
CM_conf_tdi	inc/control_module.h	/^   CM_conf_tdi                   = 0x09D4,$/;"	e	enum:__anon1
CM_conf_tdo	inc/control_module.h	/^   CM_conf_tdo                   = 0x09D8,$/;"	e	enum:__anon1
CM_conf_tms	inc/control_module.h	/^   CM_conf_tms                   = 0x09D0,$/;"	e	enum:__anon1
CM_conf_trstn	inc/control_module.h	/^   CM_conf_trstn                 = 0x09E0,$/;"	e	enum:__anon1
CM_conf_uart0_ctsn	inc/control_module.h	/^   CM_conf_uart0_ctsn            = 0x0968,$/;"	e	enum:__anon1
CM_conf_uart0_rtsn	inc/control_module.h	/^   CM_conf_uart0_rtsn            = 0x096C,$/;"	e	enum:__anon1
CM_conf_uart0_rxd	inc/control_module.h	/^   CM_conf_uart0_rxd             = 0x0970,$/;"	e	enum:__anon1
CM_conf_uart0_txd	inc/control_module.h	/^   CM_conf_uart0_txd             = 0x0974,$/;"	e	enum:__anon1
CM_conf_uart1_ctsn	inc/control_module.h	/^   CM_conf_uart1_ctsn            = 0x0978,$/;"	e	enum:__anon1
CM_conf_uart1_rtsn	inc/control_module.h	/^   CM_conf_uart1_rtsn            = 0x097C,$/;"	e	enum:__anon1
CM_conf_uart1_rxd	inc/control_module.h	/^   CM_conf_uart1_rxd             = 0x0980,$/;"	e	enum:__anon1
CM_conf_uart1_txd	inc/control_module.h	/^   CM_conf_uart1_txd             = 0x0984,$/;"	e	enum:__anon1
CM_conf_usb0_drvvbus	inc/control_module.h	/^   CM_conf_usb0_drvvbus          = 0x0A1C,$/;"	e	enum:__anon1
CM_conf_usb1_drvvbus	inc/control_module.h	/^   CM_conf_usb1_drvvbus          = 0x0A34,$/;"	e	enum:__anon1
CM_conf_warmrstn	inc/control_module.h	/^   CM_conf_warmrstn              = 0x09B8,$/;"	e	enum:__anon1
CM_conf_xdma_event_intr0	inc/control_module.h	/^   CM_conf_xdma_event_intr0      = 0x09B0,$/;"	e	enum:__anon1
CM_conf_xdma_event_intr1	inc/control_module.h	/^   CM_conf_xdma_event_intr1      = 0x09B4,$/;"	e	enum:__anon1
CM_control_emif_sdram_config	inc/control_module.h	/^   CM_control_emif_sdram_config  = 0x0110,$/;"	e	enum:__anon1
CM_control_hwinfo	inc/control_module.h	/^   CM_control_hwinfo             = 0x0004,$/;"	e	enum:__anon1
CM_control_revision	inc/control_module.h	/^   CM_control_revision           = 0x0000,$/;"	e	enum:__anon1
CM_control_status	inc/control_module.h	/^   CM_control_status             = 0x0040,$/;"	e	enum:__anon1
CM_control_sysconfig	inc/control_module.h	/^   CM_control_sysconfig          = 0x0010,$/;"	e	enum:__anon1
CM_core_sldo_ctrl	inc/control_module.h	/^   CM_core_sldo_ctrl             = 0x0428,$/;"	e	enum:__anon1
CM_cortex_vbbldo_ctrl	inc/control_module.h	/^   CM_cortex_vbbldo_ctrl         = 0x041C,$/;"	e	enum:__anon1
CM_cqdetect_status	inc/control_module.h	/^   CM_cqdetect_status            = 0x0E00,$/;"	e	enum:__anon1
CM_dcan_raminit	inc/control_module.h	/^   CM_dcan_raminit               = 0x0644,$/;"	e	enum:__anon1
CM_ddr_cke_ctrl	inc/control_module.h	/^   CM_ddr_cke_ctrl               = 0x131C,$/;"	e	enum:__anon1
CM_ddr_cmd0_ioctrl	inc/control_module.h	/^   CM_ddr_cmd0_ioctrl            = 0x1404,$/;"	e	enum:__anon1
CM_ddr_cmd1_ioctrl	inc/control_module.h	/^   CM_ddr_cmd1_ioctrl            = 0x1408,$/;"	e	enum:__anon1
CM_ddr_cmd2_ioctrl	inc/control_module.h	/^   CM_ddr_cmd2_ioctrl            = 0x140C,$/;"	e	enum:__anon1
CM_ddr_data0_ioctrl	inc/control_module.h	/^   CM_ddr_data0_ioctrl           = 0x1440,$/;"	e	enum:__anon1
CM_ddr_data1_ioctrl	inc/control_module.h	/^   CM_ddr_data1_ioctrl           = 0x1444$/;"	e	enum:__anon1
CM_ddr_io_ctrl	inc/control_module.h	/^   CM_ddr_io_ctrl                = 0x0E04,$/;"	e	enum:__anon1
CM_deepsleep_ctrl	inc/control_module.h	/^   CM_deepsleep_ctrl             = 0x0470,$/;"	e	enum:__anon1
CM_dev_feature	inc/control_module.h	/^   CM_dev_feature                = 0x0604,$/;"	e	enum:__anon1
CM_device_id	inc/control_module.h	/^   CM_device_id                  = 0x0600,$/;"	e	enum:__anon1
CM_dpll_pwr_sw_ctrl	inc/control_module.h	/^   CM_dpll_pwr_sw_ctrl           = 0x1318,$/;"	e	enum:__anon1
CM_dpll_pwr_sw_status	inc/control_module.h	/^   CM_dpll_pwr_sw_status         = 0x050C,$/;"	e	enum:__anon1
CM_ecap_evt_capt	inc/control_module.h	/^   CM_ecap_evt_capt              = 0x0FD4,$/;"	e	enum:__anon1
CM_efuse_sma	inc/control_module.h	/^   CM_efuse_sma                  = 0x07FC,$/;"	e	enum:__anon1
CM_gmii_sel	inc/control_module.h	/^   CM_gmii_sel                   = 0x0650,$/;"	e	enum:__anon1
CM_hw_event_sel_grp1	inc/control_module.h	/^   CM_hw_event_sel_grp1          = 0x0690,$/;"	e	enum:__anon1
CM_hw_event_sel_grp2	inc/control_module.h	/^   CM_hw_event_sel_grp2          = 0x0694,$/;"	e	enum:__anon1
CM_hw_event_sel_grp3	inc/control_module.h	/^   CM_hw_event_sel_grp3          = 0x0698,$/;"	e	enum:__anon1
CM_hw_event_sel_grp4	inc/control_module.h	/^   CM_hw_event_sel_grp4          = 0x069C,$/;"	e	enum:__anon1
CM_init_priority_0	inc/control_module.h	/^   CM_init_priority_0            = 0x0608,$/;"	e	enum:__anon1
CM_init_priority_1	inc/control_module.h	/^   CM_init_priority_1            = 0x060C,$/;"	e	enum:__anon1
CM_ipc_msg_reg0	inc/control_module.h	/^   CM_ipc_msg_reg0               = 0x1328,$/;"	e	enum:__anon1
CM_ipc_msg_reg1	inc/control_module.h	/^   CM_ipc_msg_reg1               = 0x132C,$/;"	e	enum:__anon1
CM_ipc_msg_reg2	inc/control_module.h	/^   CM_ipc_msg_reg2               = 0x1330,$/;"	e	enum:__anon1
CM_ipc_msg_reg3	inc/control_module.h	/^   CM_ipc_msg_reg3               = 0x1334,$/;"	e	enum:__anon1
CM_ipc_msg_reg4	inc/control_module.h	/^   CM_ipc_msg_reg4               = 0x1338,$/;"	e	enum:__anon1
CM_ipc_msg_reg5	inc/control_module.h	/^   CM_ipc_msg_reg5               = 0x133C,$/;"	e	enum:__anon1
CM_ipc_msg_reg6	inc/control_module.h	/^   CM_ipc_msg_reg6               = 0x1340,$/;"	e	enum:__anon1
CM_ipc_msg_reg7	inc/control_module.h	/^   CM_ipc_msg_reg7               = 0x1344,$/;"	e	enum:__anon1
CM_m3_txev_eoi	inc/control_module.h	/^   CM_m3_txev_eoi                = 0x1324,$/;"	e	enum:__anon1
CM_mac_id0_hi	inc/control_module.h	/^   CM_mac_id0_hi                 = 0x0634,$/;"	e	enum:__anon1
CM_mac_id0_lo	inc/control_module.h	/^   CM_mac_id0_lo                 = 0x0630,$/;"	e	enum:__anon1
CM_mac_id1_hi	inc/control_module.h	/^   CM_mac_id1_hi                 = 0x063C,$/;"	e	enum:__anon1
CM_mac_id1_lo	inc/control_module.h	/^   CM_mac_id1_lo                 = 0x0638,$/;"	e	enum:__anon1
CM_mmu_cfg	inc/control_module.h	/^   CM_mmu_cfg                    = 0x0610,$/;"	e	enum:__anon1
CM_mosc_ctrl	inc/control_module.h	/^   CM_mosc_ctrl                  = 0x0468,$/;"	e	enum:__anon1
CM_mpu_sldo_ctrl	inc/control_module.h	/^   CM_mpu_sldo_ctrl              = 0x042C,$/;"	e	enum:__anon1
CM_mpuss_hw_dbg_info	inc/control_module.h	/^   CM_mpuss_hw_dbg_info          = 0x06A8,$/;"	e	enum:__anon1
CM_mpuss_hw_debug_sel	inc/control_module.h	/^   CM_mpuss_hw_debug_sel         = 0x06A4,$/;"	e	enum:__anon1
CM_mreqprio_0	inc/control_module.h	/^   CM_mreqprio_0                 = 0x0670,$/;"	e	enum:__anon1
CM_mreqprio_1	inc/control_module.h	/^   CM_mreqprio_1                 = 0x0674,$/;"	e	enum:__anon1
CM_pll_clkinpulow_ctrl	inc/control_module.h	/^   CM_pll_clkinpulow_ctrl        = 0x0458,$/;"	e	enum:__anon1
CM_pwmss_ctrl	inc/control_module.h	/^   CM_pwmss_ctrl                 = 0x0664,$/;"	e	enum:__anon1
CM_reset_iso	inc/control_module.h	/^   CM_reset_iso                  = 0x1000,$/;"	e	enum:__anon1
CM_sma2	inc/control_module.h	/^   CM_sma2                       = 0x1320,$/;"	e	enum:__anon1
CM_smrt_ctrl	inc/control_module.h	/^   CM_smrt_ctrl                  = 0x06A0,$/;"	e	enum:__anon1
CM_timer_evt_capt	inc/control_module.h	/^   CM_timer_evt_capt             = 0x0FD0,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_0_3	inc/control_module.h	/^   CM_tpcc_evt_mux_0_3           = 0x0F90,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_12_15	inc/control_module.h	/^   CM_tpcc_evt_mux_12_15         = 0x0F9C,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_16_19	inc/control_module.h	/^   CM_tpcc_evt_mux_16_19         = 0x0FA0,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_20_23	inc/control_module.h	/^   CM_tpcc_evt_mux_20_23         = 0x0FA4,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_24_27	inc/control_module.h	/^   CM_tpcc_evt_mux_24_27         = 0x0FA8,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_28_31	inc/control_module.h	/^   CM_tpcc_evt_mux_28_31         = 0x0FAC,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_32_35	inc/control_module.h	/^   CM_tpcc_evt_mux_32_35         = 0x0FB0,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_36_39	inc/control_module.h	/^   CM_tpcc_evt_mux_36_39         = 0x0FB4,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_40_43	inc/control_module.h	/^   CM_tpcc_evt_mux_40_43         = 0x0FB8,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_44_47	inc/control_module.h	/^   CM_tpcc_evt_mux_44_47         = 0x0FBC,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_48_51	inc/control_module.h	/^   CM_tpcc_evt_mux_48_51         = 0x0FC0,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_4_7	inc/control_module.h	/^   CM_tpcc_evt_mux_4_7           = 0x0F94,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_52_55	inc/control_module.h	/^   CM_tpcc_evt_mux_52_55         = 0x0FC4,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_56_59	inc/control_module.h	/^   CM_tpcc_evt_mux_56_59         = 0x0FC8,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_60_63	inc/control_module.h	/^   CM_tpcc_evt_mux_60_63         = 0x0FCC,$/;"	e	enum:__anon1
CM_tpcc_evt_mux_8_11	inc/control_module.h	/^   CM_tpcc_evt_mux_8_11          = 0x0F98,$/;"	e	enum:__anon1
CM_tptc_cfg	inc/control_module.h	/^   CM_tptc_cfg                   = 0x0614,$/;"	e	enum:__anon1
CM_usb_ctrl0	inc/control_module.h	/^   CM_usb_ctrl0                  = 0x0620,$/;"	e	enum:__anon1
CM_usb_ctrl1	inc/control_module.h	/^   CM_usb_ctrl1                  = 0x0628,$/;"	e	enum:__anon1
CM_usb_sts0	inc/control_module.h	/^   CM_usb_sts0                   = 0x0624,$/;"	e	enum:__anon1
CM_usb_sts1	inc/control_module.h	/^   CM_usb_sts1                   = 0x062C,$/;"	e	enum:__anon1
CM_usb_vid_pid	inc/control_module.h	/^   CM_usb_vid_pid                = 0x07F4,$/;"	e	enum:__anon1
CM_usb_wkup_ctrl	inc/control_module.h	/^   CM_usb_wkup_ctrl              = 0x0648,$/;"	e	enum:__anon1
CM_vdd_core_opp_050	inc/control_module.h	/^   CM_vdd_core_opp_050           = 0x07B8,$/;"	e	enum:__anon1
CM_vdd_core_opp_100	inc/control_module.h	/^   CM_vdd_core_opp_100           = 0x07BC,$/;"	e	enum:__anon1
CM_vdd_mpu_opp_050	inc/control_module.h	/^   CM_vdd_mpu_opp_050            = 0x0770,$/;"	e	enum:__anon1
CM_vdd_mpu_opp_100	inc/control_module.h	/^   CM_vdd_mpu_opp_100            = 0x0774,$/;"	e	enum:__anon1
CM_vdd_mpu_opp_120	inc/control_module.h	/^   CM_vdd_mpu_opp_120            = 0x0778,$/;"	e	enum:__anon1
CM_vdd_mpu_opp_turbo	inc/control_module.h	/^   CM_vdd_mpu_opp_turbo          = 0x077C,$/;"	e	enum:__anon1
CM_vref_ctrl	inc/control_module.h	/^   CM_vref_ctrl                  = 0x0E14,$/;"	e	enum:__anon1
CM_vtp_ctrl	inc/control_module.h	/^   CM_vtp_ctrl                   = 0x0E0C,$/;"	e	enum:__anon1
CONTROL_MODULE	inc/control_module.h	/^}CONTROL_MODULE;$/;"	t	typeref:enum:__anon1
CPUAbortHandler	inc/cpu.h	/^void CPUAbortHandler(void);$/;"	p	signature:(void)
CPUAbortHandler	src/cpu.c	/^void CPUAbortHandler(void){$/;"	f	signature:(void)
CPUIntStatus	inc/cpu.h	/^unsigned int CPUIntStatus(void);$/;"	p	signature:(void)
CPUIntStatus	src/cpu.c	/^unsigned int CPUIntStatus(void){$/;"	f	signature:(void)
CPUSwitchToPrivilegedMode	inc/cpu.h	/^void CPUSwitchToPrivilegedMode(void);$/;"	p	signature:(void)
CPUSwitchToPrivilegedMode	src/cpu.c	/^void CPUSwitchToPrivilegedMode(void){$/;"	f	signature:(void)
CPUSwitchToUserMode	inc/cpu.h	/^void CPUSwitchToUserMode(void);$/;"	p	signature:(void)
CPUSwitchToUserMode	src/cpu.c	/^void CPUSwitchToUserMode(void){$/;"	f	signature:(void)
CPU_H_	inc/cpu.h	2;"	d
CPUfiqd	inc/cpu.h	/^void CPUfiqd(void);$/;"	p	signature:(void)
CPUfiqd	src/cpu.c	/^void CPUfiqd(void){$/;"	f	signature:(void)
CPUfiqe	inc/cpu.h	/^void CPUfiqe(void);$/;"	p	signature:(void)
CPUfiqe	src/cpu.c	/^void CPUfiqe(void){$/;"	f	signature:(void)
CPUirqd	inc/cpu.h	/^void CPUirqd(void);$/;"	p	signature:(void)
CPUirqd	src/cpu.c	/^void CPUirqd(void){$/;"	f	signature:(void)
CPUirqe	inc/cpu.h	/^void CPUirqe(void);$/;"	p	signature:(void)
CPUirqe	src/cpu.c	/^void CPUirqe(void){$/;"	f	signature:(void)
DELAY_USE_INTERRUPTS	inc/timer.h	43;"	d
DMTIMER_AUTORLD_CMP_ENABLE	inc/timer.h	93;"	d
DMTIMER_AUTORLD_NOCMP_ENABLE	inc/timer.h	96;"	d
DMTIMER_GPO_CFG_0	inc/timer.h	103;"	d
DMTIMER_GPO_CFG_1	inc/timer.h	106;"	d
DMTIMER_INT_MAT_EN_FLAG	inc/timer.h	141;"	d
DMTIMER_INT_MAT_IT_FLAG	inc/timer.h	124;"	d
DMTIMER_INT_OVF_EN_FLAG	inc/timer.h	138;"	d
DMTIMER_INT_OVF_IT_FLAG	inc/timer.h	121;"	d
DMTIMER_INT_TCAR_EN_FLAG	inc/timer.h	135;"	d
DMTIMER_INT_TCAR_IT_FLAG	inc/timer.h	118;"	d
DMTIMER_IRQENABLE_CLR	inc/hw_dmtimer.h	79;"	d
DMTIMER_IRQENABLE_CLR_MAT_EN_FLAG	inc/hw_dmtimer.h	202;"	d
DMTIMER_IRQENABLE_CLR_MAT_EN_FLAG_DISABLE	inc/hw_dmtimer.h	204;"	d
DMTIMER_IRQENABLE_CLR_MAT_EN_FLAG_DISABLED	inc/hw_dmtimer.h	205;"	d
DMTIMER_IRQENABLE_CLR_MAT_EN_FLAG_ENABLED	inc/hw_dmtimer.h	206;"	d
DMTIMER_IRQENABLE_CLR_MAT_EN_FLAG_SHIFT	inc/hw_dmtimer.h	203;"	d
DMTIMER_IRQENABLE_CLR_OVF_EN_FLAG	inc/hw_dmtimer.h	208;"	d
DMTIMER_IRQENABLE_CLR_OVF_EN_FLAG_DISABLE	inc/hw_dmtimer.h	210;"	d
DMTIMER_IRQENABLE_CLR_OVF_EN_FLAG_DISABLED	inc/hw_dmtimer.h	211;"	d
DMTIMER_IRQENABLE_CLR_OVF_EN_FLAG_ENABLED	inc/hw_dmtimer.h	212;"	d
DMTIMER_IRQENABLE_CLR_OVF_EN_FLAG_SHIFT	inc/hw_dmtimer.h	209;"	d
DMTIMER_IRQENABLE_CLR_TCAR_EN_FLAG	inc/hw_dmtimer.h	214;"	d
DMTIMER_IRQENABLE_CLR_TCAR_EN_FLAG_DISABLE	inc/hw_dmtimer.h	216;"	d
DMTIMER_IRQENABLE_CLR_TCAR_EN_FLAG_DISABLED	inc/hw_dmtimer.h	217;"	d
DMTIMER_IRQENABLE_CLR_TCAR_EN_FLAG_ENABLED	inc/hw_dmtimer.h	218;"	d
DMTIMER_IRQENABLE_CLR_TCAR_EN_FLAG_SHIFT	inc/hw_dmtimer.h	215;"	d
DMTIMER_IRQENABLE_SET	inc/hw_dmtimer.h	78;"	d
DMTIMER_IRQENABLE_SET_MAT_EN_FLAG	inc/hw_dmtimer.h	182;"	d
DMTIMER_IRQENABLE_SET_MAT_EN_FLAG_DISABLED	inc/hw_dmtimer.h	184;"	d
DMTIMER_IRQENABLE_SET_MAT_EN_FLAG_ENABLE	inc/hw_dmtimer.h	185;"	d
DMTIMER_IRQENABLE_SET_MAT_EN_FLAG_ENABLED	inc/hw_dmtimer.h	186;"	d
DMTIMER_IRQENABLE_SET_MAT_EN_FLAG_SHIFT	inc/hw_dmtimer.h	183;"	d
DMTIMER_IRQENABLE_SET_OVF_EN_FLAG	inc/hw_dmtimer.h	188;"	d
DMTIMER_IRQENABLE_SET_OVF_EN_FLAG_DISABLED	inc/hw_dmtimer.h	190;"	d
DMTIMER_IRQENABLE_SET_OVF_EN_FLAG_ENABLE	inc/hw_dmtimer.h	191;"	d
DMTIMER_IRQENABLE_SET_OVF_EN_FLAG_ENABLED	inc/hw_dmtimer.h	192;"	d
DMTIMER_IRQENABLE_SET_OVF_EN_FLAG_SHIFT	inc/hw_dmtimer.h	189;"	d
DMTIMER_IRQENABLE_SET_TCAR_EN_FLAG	inc/hw_dmtimer.h	194;"	d
DMTIMER_IRQENABLE_SET_TCAR_EN_FLAG_DISABLED	inc/hw_dmtimer.h	196;"	d
DMTIMER_IRQENABLE_SET_TCAR_EN_FLAG_ENABLE	inc/hw_dmtimer.h	197;"	d
DMTIMER_IRQENABLE_SET_TCAR_EN_FLAG_ENABLED	inc/hw_dmtimer.h	198;"	d
DMTIMER_IRQENABLE_SET_TCAR_EN_FLAG_SHIFT	inc/hw_dmtimer.h	195;"	d
DMTIMER_IRQSTATUS	inc/hw_dmtimer.h	77;"	d
DMTIMER_IRQSTATUS_MAT_IT_FLAG	inc/hw_dmtimer.h	162;"	d
DMTIMER_IRQSTATUS_MAT_IT_FLAG_CLEAR	inc/hw_dmtimer.h	164;"	d
DMTIMER_IRQSTATUS_MAT_IT_FLAG_NONE	inc/hw_dmtimer.h	165;"	d
DMTIMER_IRQSTATUS_MAT_IT_FLAG_PENDING	inc/hw_dmtimer.h	166;"	d
DMTIMER_IRQSTATUS_MAT_IT_FLAG_SHIFT	inc/hw_dmtimer.h	163;"	d
DMTIMER_IRQSTATUS_OVF_IT_FLAG	inc/hw_dmtimer.h	168;"	d
DMTIMER_IRQSTATUS_OVF_IT_FLAG_CLEAR	inc/hw_dmtimer.h	170;"	d
DMTIMER_IRQSTATUS_OVF_IT_FLAG_NONE	inc/hw_dmtimer.h	171;"	d
DMTIMER_IRQSTATUS_OVF_IT_FLAG_PENDING	inc/hw_dmtimer.h	172;"	d
DMTIMER_IRQSTATUS_OVF_IT_FLAG_SHIFT	inc/hw_dmtimer.h	169;"	d
DMTIMER_IRQSTATUS_RAW	inc/hw_dmtimer.h	76;"	d
DMTIMER_IRQSTATUS_RAW_MAT_IT_FLAG	inc/hw_dmtimer.h	142;"	d
DMTIMER_IRQSTATUS_RAW_MAT_IT_FLAG_NONE	inc/hw_dmtimer.h	144;"	d
DMTIMER_IRQSTATUS_RAW_MAT_IT_FLAG_PENDING	inc/hw_dmtimer.h	145;"	d
DMTIMER_IRQSTATUS_RAW_MAT_IT_FLAG_SET	inc/hw_dmtimer.h	146;"	d
DMTIMER_IRQSTATUS_RAW_MAT_IT_FLAG_SHIFT	inc/hw_dmtimer.h	143;"	d
DMTIMER_IRQSTATUS_RAW_OVF_IT_FLAG	inc/hw_dmtimer.h	148;"	d
DMTIMER_IRQSTATUS_RAW_OVF_IT_FLAG_NONE	inc/hw_dmtimer.h	150;"	d
DMTIMER_IRQSTATUS_RAW_OVF_IT_FLAG_PENDING	inc/hw_dmtimer.h	151;"	d
DMTIMER_IRQSTATUS_RAW_OVF_IT_FLAG_SET	inc/hw_dmtimer.h	152;"	d
DMTIMER_IRQSTATUS_RAW_OVF_IT_FLAG_SHIFT	inc/hw_dmtimer.h	149;"	d
DMTIMER_IRQSTATUS_RAW_TCAR_IT_FLAG	inc/hw_dmtimer.h	154;"	d
DMTIMER_IRQSTATUS_RAW_TCAR_IT_FLAG_NONE	inc/hw_dmtimer.h	156;"	d
DMTIMER_IRQSTATUS_RAW_TCAR_IT_FLAG_PENDING	inc/hw_dmtimer.h	157;"	d
DMTIMER_IRQSTATUS_RAW_TCAR_IT_FLAG_SET	inc/hw_dmtimer.h	158;"	d
DMTIMER_IRQSTATUS_RAW_TCAR_IT_FLAG_SHIFT	inc/hw_dmtimer.h	155;"	d
DMTIMER_IRQSTATUS_TCAR_IT_FLAG	inc/hw_dmtimer.h	174;"	d
DMTIMER_IRQSTATUS_TCAR_IT_FLAG_CLEAR	inc/hw_dmtimer.h	176;"	d
DMTIMER_IRQSTATUS_TCAR_IT_FLAG_NONE	inc/hw_dmtimer.h	177;"	d
DMTIMER_IRQSTATUS_TCAR_IT_FLAG_PENDING	inc/hw_dmtimer.h	178;"	d
DMTIMER_IRQSTATUS_TCAR_IT_FLAG_SHIFT	inc/hw_dmtimer.h	175;"	d
DMTIMER_IRQWAKEEN	inc/hw_dmtimer.h	80;"	d
DMTIMER_IRQWAKEEN_MAT_WUP_ENA	inc/hw_dmtimer.h	222;"	d
DMTIMER_IRQWAKEEN_MAT_WUP_ENA_DISABLE	inc/hw_dmtimer.h	224;"	d
DMTIMER_IRQWAKEEN_MAT_WUP_ENA_ENABLE	inc/hw_dmtimer.h	225;"	d
DMTIMER_IRQWAKEEN_MAT_WUP_ENA_SHIFT	inc/hw_dmtimer.h	223;"	d
DMTIMER_IRQWAKEEN_OVF_WUP_ENA	inc/hw_dmtimer.h	227;"	d
DMTIMER_IRQWAKEEN_OVF_WUP_ENA_DISABLE	inc/hw_dmtimer.h	229;"	d
DMTIMER_IRQWAKEEN_OVF_WUP_ENA_ENABLE	inc/hw_dmtimer.h	230;"	d
DMTIMER_IRQWAKEEN_OVF_WUP_ENA_SHIFT	inc/hw_dmtimer.h	228;"	d
DMTIMER_IRQWAKEEN_TCAR_WUP_ENA	inc/hw_dmtimer.h	232;"	d
DMTIMER_IRQWAKEEN_TCAR_WUP_ENA_DISABLE	inc/hw_dmtimer.h	234;"	d
DMTIMER_IRQWAKEEN_TCAR_WUP_ENA_ENABLE	inc/hw_dmtimer.h	235;"	d
DMTIMER_IRQWAKEEN_TCAR_WUP_ENA_SHIFT	inc/hw_dmtimer.h	233;"	d
DMTIMER_IRQ_EOI	inc/hw_dmtimer.h	75;"	d
DMTIMER_IRQ_EOI_LINE_NUMBER	inc/hw_dmtimer.h	137;"	d
DMTIMER_IRQ_EOI_LINE_NUMBER_SHIFT	inc/hw_dmtimer.h	138;"	d
DMTIMER_IS_RESET_DONE	inc/timer.h	159;"	d
DMTIMER_IS_RESET_ONGOING	inc/timer.h	162;"	d
DMTIMER_NONPOSTED	inc/timer.h	172;"	d
DMTIMER_ONESHOT_CMP_ENABLE	inc/timer.h	87;"	d
DMTIMER_ONESHOT_NOCMP_ENABLE	inc/timer.h	90;"	d
DMTIMER_POSTED	inc/timer.h	169;"	d
DMTIMER_PRESCALER_CLK_DIV_BY_128	inc/timer.h	75;"	d
DMTIMER_PRESCALER_CLK_DIV_BY_16	inc/timer.h	63;"	d
DMTIMER_PRESCALER_CLK_DIV_BY_2	inc/timer.h	51;"	d
DMTIMER_PRESCALER_CLK_DIV_BY_256	inc/timer.h	79;"	d
DMTIMER_PRESCALER_CLK_DIV_BY_32	inc/timer.h	67;"	d
DMTIMER_PRESCALER_CLK_DIV_BY_4	inc/timer.h	55;"	d
DMTIMER_PRESCALER_CLK_DIV_BY_64	inc/timer.h	71;"	d
DMTIMER_PRESCALER_CLK_DIV_BY_8	inc/timer.h	59;"	d
DMTIMER_SFT_RESET_DISABLE	inc/timer.h	151;"	d
DMTIMER_SFT_RESET_ENABLE	inc/timer.h	148;"	d
DMTIMER_TCAR	inc/hw_dmtimer.h	87;"	d
DMTIMER_TCAR1_CAPTURED_VALUE	inc/hw_dmtimer.h	344;"	d
DMTIMER_TCAR1_CAPTURED_VALUE_SHIFT	inc/hw_dmtimer.h	345;"	d
DMTIMER_TCAR2_CAPTURED_VALUE	inc/hw_dmtimer.h	361;"	d
DMTIMER_TCAR2_CAPTURED_VALUE_SHIFT	inc/hw_dmtimer.h	362;"	d
DMTIMER_TCLR	inc/hw_dmtimer.h	81;"	d
DMTIMER_TCLR_AR	inc/hw_dmtimer.h	239;"	d
DMTIMER_TCLR_AR_AUTO	inc/hw_dmtimer.h	241;"	d
DMTIMER_TCLR_AR_ONESHOT	inc/hw_dmtimer.h	242;"	d
DMTIMER_TCLR_AR_SHIFT	inc/hw_dmtimer.h	240;"	d
DMTIMER_TCLR_CAPT_MODE	inc/hw_dmtimer.h	244;"	d
DMTIMER_TCLR_CAPT_MODE_SECOND	inc/hw_dmtimer.h	246;"	d
DMTIMER_TCLR_CAPT_MODE_SHIFT	inc/hw_dmtimer.h	245;"	d
DMTIMER_TCLR_CAPT_MODE_SINGLE	inc/hw_dmtimer.h	247;"	d
DMTIMER_TCLR_CE	inc/hw_dmtimer.h	249;"	d
DMTIMER_TCLR_CE_DISABLE	inc/hw_dmtimer.h	251;"	d
DMTIMER_TCLR_CE_ENABLE	inc/hw_dmtimer.h	252;"	d
DMTIMER_TCLR_CE_SHIFT	inc/hw_dmtimer.h	250;"	d
DMTIMER_TCLR_GPO_CFG	inc/hw_dmtimer.h	254;"	d
DMTIMER_TCLR_GPO_CFG_DRIVE0	inc/hw_dmtimer.h	257;"	d
DMTIMER_TCLR_GPO_CFG_DRIVE1	inc/hw_dmtimer.h	256;"	d
DMTIMER_TCLR_GPO_CFG_SHIFT	inc/hw_dmtimer.h	255;"	d
DMTIMER_TCLR_PRE	inc/hw_dmtimer.h	259;"	d
DMTIMER_TCLR_PRE_DISABLE	inc/hw_dmtimer.h	261;"	d
DMTIMER_TCLR_PRE_ENABLE	inc/hw_dmtimer.h	262;"	d
DMTIMER_TCLR_PRE_SHIFT	inc/hw_dmtimer.h	260;"	d
DMTIMER_TCLR_PT	inc/hw_dmtimer.h	264;"	d
DMTIMER_TCLR_PTV	inc/hw_dmtimer.h	269;"	d
DMTIMER_TCLR_PTV_SHIFT	inc/hw_dmtimer.h	270;"	d
DMTIMER_TCLR_PT_PULSE	inc/hw_dmtimer.h	266;"	d
DMTIMER_TCLR_PT_SHIFT	inc/hw_dmtimer.h	265;"	d
DMTIMER_TCLR_PT_TOGGLE	inc/hw_dmtimer.h	267;"	d
DMTIMER_TCLR_SCPWM	inc/hw_dmtimer.h	272;"	d
DMTIMER_TCLR_SCPWM_CLEAR	inc/hw_dmtimer.h	274;"	d
DMTIMER_TCLR_SCPWM_SET	inc/hw_dmtimer.h	275;"	d
DMTIMER_TCLR_SCPWM_SHIFT	inc/hw_dmtimer.h	273;"	d
DMTIMER_TCLR_ST	inc/hw_dmtimer.h	277;"	d
DMTIMER_TCLR_ST_SHIFT	inc/hw_dmtimer.h	278;"	d
DMTIMER_TCLR_ST_START	inc/hw_dmtimer.h	279;"	d
DMTIMER_TCLR_ST_STOP	inc/hw_dmtimer.h	280;"	d
DMTIMER_TCLR_TCM	inc/hw_dmtimer.h	282;"	d
DMTIMER_TCLR_TCM_BOTH	inc/hw_dmtimer.h	284;"	d
DMTIMER_TCLR_TCM_HIGHLOW	inc/hw_dmtimer.h	285;"	d
DMTIMER_TCLR_TCM_LOWHIGH	inc/hw_dmtimer.h	286;"	d
DMTIMER_TCLR_TCM_NOCAPTURE	inc/hw_dmtimer.h	287;"	d
DMTIMER_TCLR_TCM_SHIFT	inc/hw_dmtimer.h	283;"	d
DMTIMER_TCLR_TRG	inc/hw_dmtimer.h	289;"	d
DMTIMER_TCLR_TRG_NOTRIGGER	inc/hw_dmtimer.h	291;"	d
DMTIMER_TCLR_TRG_OVERFLOW	inc/hw_dmtimer.h	292;"	d
DMTIMER_TCLR_TRG_OVERFLOWANDMATCH	inc/hw_dmtimer.h	293;"	d
DMTIMER_TCLR_TRG_SHIFT	inc/hw_dmtimer.h	290;"	d
DMTIMER_TCRR	inc/hw_dmtimer.h	82;"	d
DMTIMER_TCRR_TIMER_COUNTER	inc/hw_dmtimer.h	297;"	d
DMTIMER_TCRR_TIMER_COUNTER_SHIFT	inc/hw_dmtimer.h	298;"	d
DMTIMER_TIDR	inc/hw_dmtimer.h	73;"	d
DMTIMER_TIDR_CUSTOM	inc/hw_dmtimer.h	95;"	d
DMTIMER_TIDR_CUSTOM_SHIFT	inc/hw_dmtimer.h	96;"	d
DMTIMER_TIDR_FUNC	inc/hw_dmtimer.h	98;"	d
DMTIMER_TIDR_FUNC_SHIFT	inc/hw_dmtimer.h	99;"	d
DMTIMER_TIDR_R_RTL	inc/hw_dmtimer.h	101;"	d
DMTIMER_TIDR_R_RTL_SHIFT	inc/hw_dmtimer.h	102;"	d
DMTIMER_TIDR_SCHEME	inc/hw_dmtimer.h	104;"	d
DMTIMER_TIDR_SCHEME_HIGHLANDER0P8	inc/hw_dmtimer.h	106;"	d
DMTIMER_TIDR_SCHEME_LEGACY	inc/hw_dmtimer.h	107;"	d
DMTIMER_TIDR_SCHEME_SHIFT	inc/hw_dmtimer.h	105;"	d
DMTIMER_TIDR_X_MAJOR	inc/hw_dmtimer.h	109;"	d
DMTIMER_TIDR_X_MAJOR_SHIFT	inc/hw_dmtimer.h	110;"	d
DMTIMER_TIDR_Y_MINOR	inc/hw_dmtimer.h	112;"	d
DMTIMER_TIDR_Y_MINOR_SHIFT	inc/hw_dmtimer.h	113;"	d
DMTIMER_TIOCP_CFG	inc/hw_dmtimer.h	74;"	d
DMTIMER_TIOCP_CFG_EMUFREE	inc/hw_dmtimer.h	117;"	d
DMTIMER_TIOCP_CFG_EMUFREE_SHIFT	inc/hw_dmtimer.h	118;"	d
DMTIMER_TIOCP_CFG_EMUFREE_TIMER_FREE	inc/hw_dmtimer.h	119;"	d
DMTIMER_TIOCP_CFG_EMUFREE_TIMER_FROZEN	inc/hw_dmtimer.h	120;"	d
DMTIMER_TIOCP_CFG_IDLEMODE	inc/hw_dmtimer.h	122;"	d
DMTIMER_TIOCP_CFG_IDLEMODE_FORCE	inc/hw_dmtimer.h	124;"	d
DMTIMER_TIOCP_CFG_IDLEMODE_NOIDLE	inc/hw_dmtimer.h	125;"	d
DMTIMER_TIOCP_CFG_IDLEMODE_SHIFT	inc/hw_dmtimer.h	123;"	d
DMTIMER_TIOCP_CFG_IDLEMODE_SMART	inc/hw_dmtimer.h	126;"	d
DMTIMER_TIOCP_CFG_IDLEMODE_WAKEUP	inc/hw_dmtimer.h	127;"	d
DMTIMER_TIOCP_CFG_SOFTRESET	inc/hw_dmtimer.h	129;"	d
DMTIMER_TIOCP_CFG_SOFTRESET_DONE	inc/hw_dmtimer.h	131;"	d
DMTIMER_TIOCP_CFG_SOFTRESET_INITIATE	inc/hw_dmtimer.h	132;"	d
DMTIMER_TIOCP_CFG_SOFTRESET_ONGOING	inc/hw_dmtimer.h	133;"	d
DMTIMER_TIOCP_CFG_SOFTRESET_SHIFT	inc/hw_dmtimer.h	130;"	d
DMTIMER_TLDR	inc/hw_dmtimer.h	83;"	d
DMTIMER_TLDR_LOAD_VALUE	inc/hw_dmtimer.h	302;"	d
DMTIMER_TLDR_LOAD_VALUE_SHIFT	inc/hw_dmtimer.h	303;"	d
DMTIMER_TMAR	inc/hw_dmtimer.h	86;"	d
DMTIMER_TMAR_COMPARE_VALUE	inc/hw_dmtimer.h	339;"	d
DMTIMER_TMAR_COMPARE_VALUE_SHIFT	inc/hw_dmtimer.h	340;"	d
DMTIMER_TSICR	inc/hw_dmtimer.h	88;"	d
DMTIMER_TSICR_POSTED	inc/hw_dmtimer.h	349;"	d
DMTIMER_TSICR_POSTED_ACTIVE	inc/hw_dmtimer.h	351;"	d
DMTIMER_TSICR_POSTED_INACTIVE	inc/hw_dmtimer.h	352;"	d
DMTIMER_TSICR_POSTED_SHIFT	inc/hw_dmtimer.h	350;"	d
DMTIMER_TSICR_SFT	inc/hw_dmtimer.h	354;"	d
DMTIMER_TSICR_SFT_RESETDISABLE	inc/hw_dmtimer.h	356;"	d
DMTIMER_TSICR_SFT_RESETENABLE	inc/hw_dmtimer.h	357;"	d
DMTIMER_TSICR_SFT_SHIFT	inc/hw_dmtimer.h	355;"	d
DMTIMER_TTGR	inc/hw_dmtimer.h	84;"	d
DMTIMER_TTGR_TTGR_VALUE	inc/hw_dmtimer.h	307;"	d
DMTIMER_TTGR_TTGR_VALUE_SHIFT	inc/hw_dmtimer.h	308;"	d
DMTIMER_TWPS	inc/hw_dmtimer.h	85;"	d
DMTIMER_TWPS_W_PEND_TCLR	inc/hw_dmtimer.h	312;"	d
DMTIMER_TWPS_W_PEND_TCLR_NONE	inc/hw_dmtimer.h	314;"	d
DMTIMER_TWPS_W_PEND_TCLR_PENDING	inc/hw_dmtimer.h	315;"	d
DMTIMER_TWPS_W_PEND_TCLR_SHIFT	inc/hw_dmtimer.h	313;"	d
DMTIMER_TWPS_W_PEND_TCRR	inc/hw_dmtimer.h	317;"	d
DMTIMER_TWPS_W_PEND_TCRR_NONE	inc/hw_dmtimer.h	319;"	d
DMTIMER_TWPS_W_PEND_TCRR_PENDING	inc/hw_dmtimer.h	320;"	d
DMTIMER_TWPS_W_PEND_TCRR_SHIFT	inc/hw_dmtimer.h	318;"	d
DMTIMER_TWPS_W_PEND_TLDR	inc/hw_dmtimer.h	322;"	d
DMTIMER_TWPS_W_PEND_TLDR_NONE	inc/hw_dmtimer.h	324;"	d
DMTIMER_TWPS_W_PEND_TLDR_PENDING	inc/hw_dmtimer.h	325;"	d
DMTIMER_TWPS_W_PEND_TLDR_SHIFT	inc/hw_dmtimer.h	323;"	d
DMTIMER_TWPS_W_PEND_TMAR	inc/hw_dmtimer.h	327;"	d
DMTIMER_TWPS_W_PEND_TMAR_NONE	inc/hw_dmtimer.h	329;"	d
DMTIMER_TWPS_W_PEND_TMAR_PENDING	inc/hw_dmtimer.h	330;"	d
DMTIMER_TWPS_W_PEND_TMAR_SHIFT	inc/hw_dmtimer.h	328;"	d
DMTIMER_TWPS_W_PEND_TTGR	inc/hw_dmtimer.h	332;"	d
DMTIMER_TWPS_W_PEND_TTGR_NONE	inc/hw_dmtimer.h	334;"	d
DMTIMER_TWPS_W_PEND_TTGR_PENDING	inc/hw_dmtimer.h	335;"	d
DMTIMER_TWPS_W_PEND_TTGR_SHIFT	inc/hw_dmtimer.h	333;"	d
DMTIMER_WRITE_POST_TCLR	inc/timer.h	192;"	d
DMTIMER_WRITE_POST_TCRR	inc/timer.h	189;"	d
DMTIMER_WRITE_POST_TLDR	inc/timer.h	186;"	d
DMTIMER_WRITE_POST_TMAR	inc/timer.h	180;"	d
DMTIMER_WRITE_POST_TTGR	inc/timer.h	183;"	d
DMTimerCounterGet	inc/timer.h	/^unsigned int DMTimerCounterGet(unsigned int ); $/;"	p	signature:(unsigned int )
DMTimerCounterGet	src/timer.c	/^unsigned int DMTimerCounterGet(unsigned int baseAdd){$/;"	f	signature:(unsigned int baseAdd)
DMTimerCounterSet	inc/timer.h	/^void DMTimerCounterSet(unsigned int , unsigned int );$/;"	p	signature:(unsigned int , unsigned int )
DMTimerCounterSet	src/timer.c	/^void DMTimerCounterSet(unsigned int baseAdd, unsigned int counter) {$/;"	f	signature:(unsigned int baseAdd, unsigned int counter)
DMTimerDisable	inc/timer.h	/^void DMTimerDisable(unsigned int );$/;"	p	signature:(unsigned int )
DMTimerDisable	src/timer.c	/^void DMTimerDisable(unsigned int baseAdd){$/;"	f	signature:(unsigned int baseAdd)
DMTimerEnable	inc/timer.h	/^void DMTimerEnable(unsigned int );$/;"	p	signature:(unsigned int )
DMTimerEnable	src/timer.c	/^void DMTimerEnable(unsigned int baseAdd){$/;"	f	signature:(unsigned int baseAdd)
DMTimerIntDisable	inc/timer.h	/^void DMTimerIntDisable(unsigned int , unsigned int );$/;"	p	signature:(unsigned int , unsigned int )
DMTimerIntDisable	src/timer.c	/^void DMTimerIntDisable(unsigned int baseAdd, unsigned int intFlags) {$/;"	f	signature:(unsigned int baseAdd, unsigned int intFlags)
DMTimerIntEnable	inc/timer.h	/^void DMTimerIntEnable(unsigned int , unsigned int );$/;"	p	signature:(unsigned int , unsigned int )
DMTimerIntEnable	src/timer.c	/^void DMTimerIntEnable(unsigned int baseAdd, unsigned int intFlags) {$/;"	f	signature:(unsigned int baseAdd, unsigned int intFlags)
DMTimerIntStatusClear	src/timer.c	/^static void DMTimerIntStatusClear(unsigned int baseAdd, unsigned int intFlags) {$/;"	f	file:	signature:(unsigned int baseAdd, unsigned int intFlags)
DMTimerIsr	inc/timer.h	/^void DMTimerIsr(void );$/;"	p	signature:(void )
DMTimerIsr	src/timer.c	/^void DMTimerIsr(void){$/;"	f	signature:(void)
DMTimerModeConfigure	src/timer.c	/^static void DMTimerModeConfigure(unsigned int baseAdd, unsigned int timerMode) {$/;"	f	file:	signature:(unsigned int baseAdd, unsigned int timerMode)
DMTimerModuleClkConfig	inc/timer.h	/^void DMTimerModuleClkConfig(void );$/;"	p	signature:(void )
DMTimerModuleClkConfig	src/timer.c	/^void DMTimerModuleClkConfig(void){$/;"	f	signature:(void)
DMTimerReloadSet	src/timer.c	/^static void DMTimerReloadSet(unsigned int baseAdd, unsigned int reload) {$/;"	f	file:	signature:(unsigned int baseAdd, unsigned int reload)
DMTimerReset	inc/timer.h	/^void DMTimerReset(unsigned int ); $/;"	p	signature:(unsigned int )
DMTimerReset	src/timer.c	/^void DMTimerReset(unsigned int baseAdd){$/;"	f	signature:(unsigned int baseAdd)
DMTimerSetUp	inc/timer.h	/^void DMTimerSetUp(void );$/;"	p	signature:(void )
DMTimerSetUp	src/timer.c	/^void DMTimerSetUp(void){$/;"	f	signature:(void)
DMTimerWaitForWrite	src/timer.c	52;"	d	file:
DMTimerWritePostedStatusGet	src/timer.c	/^static unsigned int DMTimerWritePostedStatusGet(unsigned int baseAdd) {$/;"	f	file:	signature:(unsigned int baseAdd)
Delay	inc/timer.h	/^void Delay(volatile unsigned int );$/;"	p	signature:(volatile unsigned int )
Delay	src/timer.c	/^void Delay(volatile unsigned int mSec){$/;"	f	signature:(volatile unsigned int mSec)
FALSE	inc/hw_types.h	83;"	d
FLOW_OFF	inc/uart.h	/^   FLOW_OFF = 0,$/;"	e	enum:_FLOW_t
FLOW_ON	inc/uart.h	/^   FLOW_ON = 1$/;"	e	enum:_FLOW_t
FLOW_t	inc/uart.h	/^}FLOW_t;$/;"	t	typeref:enum:_FLOW_t
GPIO0	inc/gpio.h	/^	GPIO0,$/;"	e	enum:_gpioPort
GPIO1	inc/gpio.h	/^	GPIO1,$/;"	e	enum:_gpioPort
GPIO2	inc/gpio.h	/^	GPIO2,$/;"	e	enum:_gpioPort
GPIO3	inc/gpio.h	/^	GPIO3$/;"	e	enum:_gpioPort
GPIO_CLEARDATAOUT	inc/gpio.h	52;"	d
GPIO_CTRL	inc/gpio.h	42;"	d
GPIO_CTRL_MODULE_ARRAY	src/gpio.c	/^static const CONTROL_MODULE GPIO_CTRL_MODULE_ARRAY[32][4] = {$/;"	v	file:
GPIO_DATAIN	inc/gpio.h	44;"	d
GPIO_DATAOUT	inc/gpio.h	45;"	d
GPIO_DEBOUNCENABLE	inc/gpio.h	50;"	d
GPIO_DEBOUNCINGTIME	inc/gpio.h	51;"	d
GPIO_EOI	inc/gpio.h	30;"	d
GPIO_FALLINGDETECT	inc/gpio.h	49;"	d
GPIO_H_	inc/gpio.h	2;"	d
GPIO_IRQSTATUS_0	inc/gpio.h	33;"	d
GPIO_IRQSTATUS_1	inc/gpio.h	34;"	d
GPIO_IRQSTATUS_CLR_0	inc/gpio.h	37;"	d
GPIO_IRQSTATUS_CLR_1	inc/gpio.h	38;"	d
GPIO_IRQSTATUS_RAW_0	inc/gpio.h	31;"	d
GPIO_IRQSTATUS_RAW_1	inc/gpio.h	32;"	d
GPIO_IRQSTATUS_SET_0	inc/gpio.h	35;"	d
GPIO_IRQSTATUS_SET_1	inc/gpio.h	36;"	d
GPIO_IRQWAKEN_0	inc/gpio.h	39;"	d
GPIO_IRQWAKEN_1	inc/gpio.h	40;"	d
GPIO_LEVELDETECT0	inc/gpio.h	46;"	d
GPIO_LEVELDETECT1	inc/gpio.h	47;"	d
GPIO_OE	inc/gpio.h	43;"	d
GPIO_REVISION	inc/gpio.h	28;"	d
GPIO_RISINGDETECT	inc/gpio.h	48;"	d
GPIO_SETDATAOUT	inc/gpio.h	53;"	d
GPIO_SYSCONFIG	inc/gpio.h	29;"	d
GPIO_SYSSTATUS	inc/gpio.h	41;"	d
HIGH	inc/gpio.h	/^	HIGH$/;"	e	enum:_pinLevel
HWREG	inc/hw_types.h	66;"	d
HWREGB	inc/hw_types.h	70;"	d
HWREGBITB	inc/hw_types.h	78;"	d
HWREGBITH	inc/hw_types.h	75;"	d
HWREGBITW	inc/hw_types.h	72;"	d
HWREGH	inc/hw_types.h	68;"	d
INPUT	inc/gpio.h	/^	INPUT$/;"	e	enum:_pinDirection
INTERRUPT_H_	inc/interrupt.h	2;"	d
IntAINTCInit	inc/interrupt.h	/^void IntAINTCInit(void);$/;"	p	signature:(void)
IntAINTCInit	src/interrupt.c	/^void IntAINTCInit(void){$/;"	f	signature:(void)
IntDefaultHandler	src/interrupt.c	/^static void IntDefaultHandler(void);$/;"	p	file:	signature:(void)
IntDefaultHandler	src/interrupt.c	/^static void IntDefaultHandler(void){$/;"	f	file:	signature:(void)
IntMasterIRQDisable	inc/interrupt.h	/^void IntMasterIRQDisable(void);$/;"	p	signature:(void)
IntMasterIRQDisable	src/interrupt.c	/^void IntMasterIRQDisable( ){$/;"	f
IntMasterIRQEnable	inc/interrupt.h	/^void IntMasterIRQEnable(void);$/;"	p	signature:(void)
IntMasterIRQEnable	src/interrupt.c	/^void IntMasterIRQEnable( ){$/;"	f
IntPrioritySet	inc/interrupt.h	/^void IntPrioritySet(unsigned int intrNum, unsigned int priority, unsigned int hostIntRoute);$/;"	p	signature:(unsigned int intrNum, unsigned int priority, unsigned int hostIntRoute)
IntPrioritySet	src/interrupt.c	/^void IntPrioritySet(unsigned int intrNum, unsigned int priority,$/;"	f	signature:(unsigned int intrNum, unsigned int priority, unsigned int hostIntRoute)
IntRegister	inc/interrupt.h	/^void IntRegister(unsigned int intrNum, void (*fnHandler)(void));$/;"	p	signature:(unsigned int intrNum, void (*fnHandler)(void))
IntRegister	src/interrupt.c	/^void IntRegister(unsigned int intrNum, void (*fnHandler)(void)){$/;"	f	signature:(unsigned int intrNum, void (*fnHandler)(void))
IntSystemDisable	inc/interrupt.h	/^void IntSystemDisable(unsigned int intrNum);$/;"	p	signature:(unsigned int intrNum)
IntSystemDisable	src/interrupt.c	/^void IntSystemDisable(unsigned int intrNum){$/;"	f	signature:(unsigned int intrNum)
IntSystemEnable	inc/interrupt.h	/^void IntSystemEnable(unsigned int intrNum);$/;"	p	signature:(unsigned int intrNum)
IntSystemEnable	src/interrupt.c	/^void IntSystemEnable(unsigned int intrNum){$/;"	f	signature:(unsigned int intrNum)
IntUnRegister	inc/interrupt.h	/^void IntUnRegister(unsigned int intrNum);$/;"	p	signature:(unsigned int intrNum)
IntUnRegister	src/interrupt.c	/^void IntUnRegister(unsigned int intrNum){$/;"	f	signature:(unsigned int intrNum)
LOW	inc/gpio.h	/^	LOW,$/;"	e	enum:_pinLevel
MODE_0	inc/pad.h	/^   MODE_0 = 0,$/;"	e	enum:__anon3
MODE_1	inc/pad.h	/^   MODE_1 = 1,$/;"	e	enum:__anon3
MODE_2	inc/pad.h	/^   MODE_2 = 2,$/;"	e	enum:__anon3
MODE_3	inc/pad.h	/^   MODE_3 = 3,$/;"	e	enum:__anon3
MODE_4	inc/pad.h	/^   MODE_4 = 4,$/;"	e	enum:__anon3
MODE_5	inc/pad.h	/^   MODE_5 = 5,$/;"	e	enum:__anon3
MODE_6	inc/pad.h	/^   MODE_6 = 6,$/;"	e	enum:__anon3
MODE_7	inc/pad.h	/^   MODE_7 = 7$/;"	e	enum:__anon3
NULL	inc/hw_types.h	58;"	d
NUM_INTERRUPTS	src/interrupt.c	26;"	d	file:
OUTPUT	inc/gpio.h	/^	OUTPUT,$/;"	e	enum:_pinDirection
PARITY_BIT_t	inc/uart.h	/^}PARITY_BIT_t;$/;"	t	typeref:enum:_PARITY_BIT_t
PARITY_EVEN	inc/uart.h	/^   PARITY_EVEN,$/;"	e	enum:_PARITY_BIT_t
PARITY_NONE	inc/uart.h	/^   PARITY_NONE,$/;"	e	enum:_PARITY_BIT_t
PARITY_ODD	inc/uart.h	/^   PARITY_ODD$/;"	e	enum:_PARITY_BIT_t
REG_BIT_MASK	src/interrupt.c	25;"	d	file:
REG_IDX_SHIFT	src/interrupt.c	24;"	d	file:
SOC_ADC_TSC_0_REGS	inc/soc_AM335x.h	175;"	d
SOC_AINTC_REGS	inc/soc_AM335x.h	55;"	d
SOC_CACHELINE_SIZE_MAX	inc/soc_AM335x.h	52;"	d
SOC_CM_CEFUSE_REGS	inc/soc_AM335x.h	145;"	d
SOC_CM_DEVICE_REGS	inc/soc_AM335x.h	142;"	d
SOC_CM_DPLL_REGS	inc/soc_AM335x.h	140;"	d
SOC_CM_GFX_REGS	inc/soc_AM335x.h	144;"	d
SOC_CM_MPU_REGS	inc/soc_AM335x.h	141;"	d
SOC_CM_PER_REGS	inc/soc_AM335x.h	138;"	d
SOC_CM_RTC_REGS	inc/soc_AM335x.h	143;"	d
SOC_CM_WKUP_REGS	inc/soc_AM335x.h	139;"	d
SOC_CONTROL_REGS	inc/soc_AM335x.h	156;"	d
SOC_CPSW_ALE_REGS	inc/soc_AM335x.h	113;"	d
SOC_CPSW_CPDMA_REGS	inc/soc_AM335x.h	112;"	d
SOC_CPSW_CPPI_RAM_REGS	inc/soc_AM335x.h	120;"	d
SOC_CPSW_MDIO_REGS	inc/soc_AM335x.h	110;"	d
SOC_CPSW_PORT_0_REGS	inc/soc_AM335x.h	115;"	d
SOC_CPSW_PORT_1_REGS	inc/soc_AM335x.h	116;"	d
SOC_CPSW_PORT_2_REGS	inc/soc_AM335x.h	118;"	d
SOC_CPSW_SLIVER_1_REGS	inc/soc_AM335x.h	117;"	d
SOC_CPSW_SLIVER_2_REGS	inc/soc_AM335x.h	119;"	d
SOC_CPSW_SS_REGS	inc/soc_AM335x.h	109;"	d
SOC_CPSW_STAT_REGS	inc/soc_AM335x.h	114;"	d
SOC_CPSW_WR_REGS	inc/soc_AM335x.h	111;"	d
SOC_DCAN_0_REGS	inc/soc_AM335x.h	163;"	d
SOC_DCAN_1_REGS	inc/soc_AM335x.h	164;"	d
SOC_DMTIMER_0_REGS	inc/soc_AM335x.h	79;"	d
SOC_DMTIMER_1_REGS	inc/soc_AM335x.h	80;"	d
SOC_DMTIMER_2_REGS	inc/soc_AM335x.h	81;"	d
SOC_DMTIMER_3_REGS	inc/soc_AM335x.h	82;"	d
SOC_DMTIMER_4_REGS	inc/soc_AM335x.h	83;"	d
SOC_DMTIMER_5_REGS	inc/soc_AM335x.h	84;"	d
SOC_DMTIMER_6_REGS	inc/soc_AM335x.h	85;"	d
SOC_DMTIMER_7_REGS	inc/soc_AM335x.h	86;"	d
SOC_ECAP_0_REGS	inc/soc_AM335x.h	187;"	d
SOC_ECAP_1_REGS	inc/soc_AM335x.h	188;"	d
SOC_ECAP_2_REGS	inc/soc_AM335x.h	189;"	d
SOC_ECAP_REGS	inc/soc_AM335x.h	183;"	d
SOC_EDMA30CC_0_REGS	inc/soc_AM335x.h	160;"	d
SOC_ELM_0_REGS	inc/soc_AM335x.h	97;"	d
SOC_EMIF_0_REGS	inc/soc_AM335x.h	131;"	d
SOC_EPWM_0_REGS	inc/soc_AM335x.h	195;"	d
SOC_EPWM_1_REGS	inc/soc_AM335x.h	196;"	d
SOC_EPWM_2_REGS	inc/soc_AM335x.h	197;"	d
SOC_EPWM_MODULE_FREQ	inc/soc_AM335x.h	200;"	d
SOC_EPWM_REGS	inc/soc_AM335x.h	185;"	d
SOC_EQEP_0_REGS	inc/soc_AM335x.h	191;"	d
SOC_EQEP_1_REGS	inc/soc_AM335x.h	192;"	d
SOC_EQEP_2_REGS	inc/soc_AM335x.h	193;"	d
SOC_EQEP_REGS	inc/soc_AM335x.h	184;"	d
SOC_GPIO_0_REGS	inc/soc_AM335x.h	73;"	d
SOC_GPIO_1_REGS	inc/soc_AM335x.h	74;"	d
SOC_GPIO_2_REGS	inc/soc_AM335x.h	75;"	d
SOC_GPIO_3_REGS	inc/soc_AM335x.h	76;"	d
SOC_GPMC_0_REGS	inc/soc_AM335x.h	94;"	d
SOC_I2C_0_REGS	inc/soc_AM335x.h	100;"	d
SOC_I2C_1_REGS	inc/soc_AM335x.h	101;"	d
SOC_I2C_2_REGS	inc/soc_AM335x.h	102;"	d
SOC_LCDC_0_REGS	inc/soc_AM335x.h	173;"	d
SOC_MCASP_0_CTRL_REGS	inc/soc_AM335x.h	123;"	d
SOC_MCASP_0_DATA_REGS	inc/soc_AM335x.h	125;"	d
SOC_MCASP_0_FIFO_REGS	inc/soc_AM335x.h	124;"	d
SOC_MCASP_1_CTRL_REGS	inc/soc_AM335x.h	126;"	d
SOC_MCASP_1_DATA_REGS	inc/soc_AM335x.h	128;"	d
SOC_MCASP_1_FIFO_REGS	inc/soc_AM335x.h	127;"	d
SOC_MMCHS_0_REGS	inc/soc_AM335x.h	89;"	d
SOC_MMCHS_1_REGS	inc/soc_AM335x.h	90;"	d
SOC_MMCHS_2_REGS	inc/soc_AM335x.h	91;"	d
SOC_OCP_SOCKET_RAM_REGS	inc/soc_AM335x.h	146;"	d
SOC_PRCM_REGS	inc/soc_AM335x.h	137;"	d
SOC_PRM_CEFUSE_REGS	inc/soc_AM335x.h	153;"	d
SOC_PRM_DEVICE_REGS	inc/soc_AM335x.h	150;"	d
SOC_PRM_GFX_REGS	inc/soc_AM335x.h	152;"	d
SOC_PRM_MPU_REGS	inc/soc_AM335x.h	149;"	d
SOC_PRM_PER_REGS	inc/soc_AM335x.h	147;"	d
SOC_PRM_RTC_REGS	inc/soc_AM335x.h	151;"	d
SOC_PRM_WKUP_REGS	inc/soc_AM335x.h	148;"	d
SOC_PWMSS0_REGS	inc/soc_AM335x.h	179;"	d
SOC_PWMSS1_REGS	inc/soc_AM335x.h	180;"	d
SOC_PWMSS2_REGS	inc/soc_AM335x.h	181;"	d
SOC_RTC_0_REGS	inc/soc_AM335x.h	134;"	d
SOC_SPI_0_REGS	inc/soc_AM335x.h	69;"	d
SOC_SPI_1_REGS	inc/soc_AM335x.h	70;"	d
SOC_UART_0_REGS	inc/soc_AM335x.h	58;"	d
SOC_UART_1_REGS	inc/soc_AM335x.h	59;"	d
SOC_UART_2_REGS	inc/soc_AM335x.h	60;"	d
SOC_UART_3_REGS	inc/soc_AM335x.h	61;"	d
SOC_UART_4_REGS	inc/soc_AM335x.h	62;"	d
SOC_UART_5_REGS	inc/soc_AM335x.h	63;"	d
SOC_USB_0_BASE	inc/soc_AM335x.h	66;"	d
SOC_USB_1_BASE	inc/soc_AM335x.h	67;"	d
SOC_WDT_0_REGS	inc/soc_AM335x.h	105;"	d
SOC_WDT_1_REGS	inc/soc_AM335x.h	106;"	d
STOP1	inc/uart.h	/^   STOP1,$/;"	e	enum:_STOP_BIT_t
STOP1_5	inc/uart.h	/^   STOP1_5,$/;"	e	enum:_STOP_BIT_t
STOP2	inc/uart.h	/^   STOP2$/;"	e	enum:_STOP_BIT_t
STOP_BIT_t	inc/uart.h	/^}STOP_BIT_t;$/;"	t	typeref:enum:_STOP_BIT_t
SYS_INT_2DHWAINT	inc/interrupt.h	82;"	d
SYS_INT_3PGSWMISC0	inc/interrupt.h	87;"	d
SYS_INT_3PGSWRXINT0	inc/interrupt.h	85;"	d
SYS_INT_3PGSWRXTHR0	inc/interrupt.h	84;"	d
SYS_INT_3PGSWTXINT0	inc/interrupt.h	86;"	d
SYS_INT_ADC_TSC_GENINT	inc/interrupt.h	61;"	d
SYS_INT_AES0_IRQ_P	inc/interrupt.h	141;"	d
SYS_INT_AES0_IRQ_S	inc/interrupt.h	140;"	d
SYS_INT_BENCH	inc/interrupt.h	48;"	d
SYS_INT_COMMRX	inc/interrupt.h	47;"	d
SYS_INT_COMMTX	inc/interrupt.h	46;"	d
SYS_INT_DCAN0_INT0	inc/interrupt.h	92;"	d
SYS_INT_DCAN0_INT1	inc/interrupt.h	93;"	d
SYS_INT_DCAN0_PARITY	inc/interrupt.h	94;"	d
SYS_INT_DCAN1_INT0	inc/interrupt.h	95;"	d
SYS_INT_DCAN1_INT1	inc/interrupt.h	96;"	d
SYS_INT_DCAN1_PARITY	inc/interrupt.h	97;"	d
SYS_INT_DDRERR0	inc/interrupt.h	139;"	d
SYS_INT_DMA_INTR_PIN0	inc/interrupt.h	151;"	d
SYS_INT_DMA_INTR_PIN1	inc/interrupt.h	152;"	d
SYS_INT_DMA_INTR_PIN2	inc/interrupt.h	128;"	d
SYS_INT_EDMACOMPINT	inc/interrupt.h	57;"	d
SYS_INT_EDMAERRINT	inc/interrupt.h	59;"	d
SYS_INT_EDMAMPERR	inc/interrupt.h	58;"	d
SYS_INT_ELM_IRQ	inc/interrupt.h	49;"	d
SYS_INT_EMUINT	inc/interrupt.h	45;"	d
SYS_INT_FPKA_SINTREQUEST_S	inc/interrupt.h	144;"	d
SYS_INT_GFXINT	inc/interrupt.h	81;"	d
SYS_INT_GPIOINT0A	inc/interrupt.h	134;"	d
SYS_INT_GPIOINT0B	inc/interrupt.h	135;"	d
SYS_INT_GPIOINT1A	inc/interrupt.h	136;"	d
SYS_INT_GPIOINT1B	inc/interrupt.h	137;"	d
SYS_INT_GPIOINT2A	inc/interrupt.h	77;"	d
SYS_INT_GPIOINT2B	inc/interrupt.h	78;"	d
SYS_INT_GPIOINT3A	inc/interrupt.h	102;"	d
SYS_INT_GPIOINT3B	inc/interrupt.h	103;"	d
SYS_INT_GPMCINT	inc/interrupt.h	138;"	d
SYS_INT_I2C0INT	inc/interrupt.h	110;"	d
SYS_INT_I2C1INT	inc/interrupt.h	111;"	d
SYS_INT_I2C2INT	inc/interrupt.h	75;"	d
SYS_INT_L3APPINT	inc/interrupt.h	55;"	d
SYS_INT_L3DEBUG	inc/interrupt.h	54;"	d
SYS_INT_LCDCINT	inc/interrupt.h	80;"	d
SYS_INT_M3_TXEV	inc/interrupt.h	118;"	d
SYS_INT_MBINT0	inc/interrupt.h	117;"	d
SYS_INT_MCARXINT0	inc/interrupt.h	121;"	d
SYS_INT_MCARXINT1	inc/interrupt.h	123;"	d
SYS_INT_MCATXINT0	inc/interrupt.h	120;"	d
SYS_INT_MCATXINT1	inc/interrupt.h	122;"	d
SYS_INT_MMCSD0INT	inc/interrupt.h	104;"	d
SYS_INT_MMCSD1INT	inc/interrupt.h	73;"	d
SYS_INT_MMCSD2INT	inc/interrupt.h	74;"	d
SYS_INT_NMI	inc/interrupt.h	52;"	d
SYS_INT_PRCMINT	inc/interrupt.h	56;"	d
SYS_INT_PRUSS1_EVTOUT0	inc/interrupt.h	65;"	d
SYS_INT_PRUSS1_EVTOUT1	inc/interrupt.h	66;"	d
SYS_INT_PRUSS1_EVTOUT2	inc/interrupt.h	67;"	d
SYS_INT_PRUSS1_EVTOUT3	inc/interrupt.h	68;"	d
SYS_INT_PRUSS1_EVTOUT4	inc/interrupt.h	69;"	d
SYS_INT_PRUSS1_EVTOUT5	inc/interrupt.h	70;"	d
SYS_INT_PRUSS1_EVTOUT6	inc/interrupt.h	71;"	d
SYS_INT_PRUSS1_EVTOUT7	inc/interrupt.h	72;"	d
SYS_INT_RNG_IRQ	inc/interrupt.h	145;"	d
SYS_INT_RTCALARMINT	inc/interrupt.h	116;"	d
SYS_INT_RTCINT	inc/interrupt.h	115;"	d
SYS_INT_SEC_EVNT	inc/interrupt.h	53;"	d
SYS_INT_SHA_IRQ_P	inc/interrupt.h	143;"	d
SYS_INT_SHA_IRQ_S	inc/interrupt.h	142;"	d
SYS_INT_SMRFLX_Core	inc/interrupt.h	150;"	d
SYS_INT_SMRFLX_Sabertooth	inc/interrupt.h	149;"	d
SYS_INT_SPI0INT	inc/interrupt.h	105;"	d
SYS_INT_SPI1INT	inc/interrupt.h	153;"	d
SYS_INT_SSM_IRQ	inc/interrupt.h	51;"	d
SYS_INT_SSM_WFI_IRQ	inc/interrupt.h	50;"	d
SYS_INT_TCERRINT0	inc/interrupt.h	146;"	d
SYS_INT_TCERRINT1	inc/interrupt.h	147;"	d
SYS_INT_TCERRINT2	inc/interrupt.h	148;"	d
SYS_INT_TINT0	inc/interrupt.h	106;"	d
SYS_INT_TINT1_1MS	inc/interrupt.h	107;"	d
SYS_INT_TINT2	inc/interrupt.h	108;"	d
SYS_INT_TINT3	inc/interrupt.h	109;"	d
SYS_INT_TINT4	inc/interrupt.h	130;"	d
SYS_INT_TINT5	inc/interrupt.h	131;"	d
SYS_INT_TINT6	inc/interrupt.h	132;"	d
SYS_INT_TINT7	inc/interrupt.h	133;"	d
SYS_INT_UART0INT	inc/interrupt.h	112;"	d
SYS_INT_UART1INT	inc/interrupt.h	113;"	d
SYS_INT_UART2INT	inc/interrupt.h	114;"	d
SYS_INT_UART3INT	inc/interrupt.h	88;"	d
SYS_INT_UART4INT	inc/interrupt.h	89;"	d
SYS_INT_UART5INT	inc/interrupt.h	90;"	d
SYS_INT_USB0	inc/interrupt.h	63;"	d
SYS_INT_USB1	inc/interrupt.h	64;"	d
SYS_INT_USBSSINT	inc/interrupt.h	62;"	d
SYS_INT_USBWAKEUP	inc/interrupt.h	79;"	d
SYS_INT_WDT0INT	inc/interrupt.h	60;"	d
SYS_INT_WDT1INT	inc/interrupt.h	129;"	d
SYS_INT_eCAP0INT	inc/interrupt.h	76;"	d
SYS_INT_eCAP1INT	inc/interrupt.h	91;"	d
SYS_INT_eCAP2INT	inc/interrupt.h	101;"	d
SYS_INT_ePWM0INT	inc/interrupt.h	124;"	d
SYS_INT_ePWM0_TZINT	inc/interrupt.h	98;"	d
SYS_INT_ePWM1INT	inc/interrupt.h	125;"	d
SYS_INT_ePWM1_TZINT	inc/interrupt.h	99;"	d
SYS_INT_ePWM2INT	inc/interrupt.h	83;"	d
SYS_INT_ePWM2_TZINT	inc/interrupt.h	100;"	d
SYS_INT_eQEP0INT	inc/interrupt.h	119;"	d
SYS_INT_eQEP1INT	inc/interrupt.h	126;"	d
SYS_INT_eQEP2INT	inc/interrupt.h	127;"	d
TIMER_1MS_COUNT	inc/timer.h	40;"	d
TIMER_DELAY	src/main.c	25;"	d	file:
TIMER_H_	inc/timer.h	2;"	d
TIMER_INITIAL_COUNT	inc/timer.h	33;"	d
TIMER_OVERFLOW	inc/timer.h	41;"	d
TIMER_RLD_COUNT	inc/timer.h	34;"	d
TPCC_MUX	inc/soc_AM335x.h	170;"	d
TRUE	inc/hw_types.h	82;"	d
UART0	inc/uart.h	/^   UART0 = 0,$/;"	e	enum:_UART_t
UART1	inc/uart.h	/^   UART1 = 1,$/;"	e	enum:_UART_t
UART2	inc/uart.h	/^   UART2 = 2,$/;"	e	enum:_UART_t
UART3	inc/uart.h	/^   UART3 = 3,$/;"	e	enum:_UART_t
UART4	inc/uart.h	/^   UART4 = 4,$/;"	e	enum:_UART_t
UART5	inc/uart.h	/^   UART5 = 5$/;"	e	enum:_UART_t
UART_ARRAY_BASE	inc/uart.h	/^static const unsigned int UART_ARRAY_BASE[] = {SOC_UART_0_REGS, SOC_UART_1_REGS, SOC_UART_2_REGS, SOC_UART_3_REGS, SOC_UART_4_REGS, SOC_UART_5_REGS};$/;"	v
UART_H_	inc/uart.h	2;"	d
UART_t	inc/uart.h	/^}UART_t;$/;"	t	typeref:enum:_UART_t
UARTx_MA_R_	inc/uart.h	108;"	d
UARTx_MA_R_CFPS	inc/uart.h	113;"	d
UARTx_MA_R_DLH	inc/uart.h	92;"	d
UARTx_MA_R_DLL	inc/uart.h	91;"	d
UARTx_MA_R_FREQ_SEL	inc/uart.h	118;"	d
UARTx_MA_R_IER2	inc/uart.h	116;"	d
UARTx_MA_R_IIR	inc/uart.h	93;"	d
UARTx_MA_R_ISR2	inc/uart.h	117;"	d
UARTx_MA_R_LCR	inc/uart.h	94;"	d
UARTx_MA_R_LSR	inc/uart.h	96;"	d
UARTx_MA_R_MCR	inc/uart.h	95;"	d
UARTx_MA_R_MDR1	inc/uart.h	99;"	d
UARTx_MA_R_MDR2	inc/uart.h	100;"	d
UARTx_MA_R_MDR3	inc/uart.h	119;"	d
UARTx_MA_R_MSRTCR	inc/uart.h	97;"	d
UARTx_MA_R_MVR	inc/uart.h	109;"	d
UARTx_MA_R_RESUME	inc/uart.h	102;"	d
UARTx_MA_R_RXFIFO_LVL	inc/uart.h	114;"	d
UARTx_MA_R_SCR	inc/uart.h	106;"	d
UARTx_MA_R_SFLR	inc/uart.h	101;"	d
UARTx_MA_R_SFREGH	inc/uart.h	104;"	d
UARTx_MA_R_SFREGL	inc/uart.h	103;"	d
UARTx_MA_R_SPRTLR	inc/uart.h	98;"	d
UARTx_MA_R_SSR	inc/uart.h	107;"	d
UARTx_MA_R_SYSC	inc/uart.h	110;"	d
UARTx_MA_R_SYSS	inc/uart.h	111;"	d
UARTx_MA_R_TXDMA	inc/uart.h	120;"	d
UARTx_MA_R_TXFIFO_LVL	inc/uart.h	115;"	d
UARTx_MA_R_UASR	inc/uart.h	105;"	d
UARTx_MA_R_WER	inc/uart.h	112;"	d
UARTx_MA_W_CFPS	inc/uart.h	139;"	d
UARTx_MA_W_DLH	inc/uart.h	123;"	d
UARTx_MA_W_DLL	inc/uart.h	122;"	d
UARTx_MA_W_FCR	inc/uart.h	124;"	d
UARTx_MA_W_FREQ_SEL	inc/uart.h	144;"	d
UARTx_MA_W_IER2	inc/uart.h	142;"	d
UARTx_MA_W_ISR2	inc/uart.h	143;"	d
UARTx_MA_W_LCR	inc/uart.h	125;"	d
UARTx_MA_W_MCR	inc/uart.h	126;"	d
UARTx_MA_W_MDR1	inc/uart.h	129;"	d
UARTx_MA_W_MDR2	inc/uart.h	130;"	d
UARTx_MA_W_MDR3	inc/uart.h	145;"	d
UARTx_MA_W_RXFIFO_LVL	inc/uart.h	140;"	d
UARTx_MA_W_RXFLH	inc/uart.h	134;"	d
UARTx_MA_W_RXFLL	inc/uart.h	133;"	d
UARTx_MA_W_SCR	inc/uart.h	135;"	d
UARTx_MA_W_SPRTLR	inc/uart.h	128;"	d
UARTx_MA_W_SSR	inc/uart.h	136;"	d
UARTx_MA_W_SYSC	inc/uart.h	137;"	d
UARTx_MA_W_TCR	inc/uart.h	127;"	d
UARTx_MA_W_TXDMA	inc/uart.h	146;"	d
UARTx_MA_W_TXFIFO_LVL	inc/uart.h	141;"	d
UARTx_MA_W_TXFLH	inc/uart.h	132;"	d
UARTx_MA_W_TXFLL	inc/uart.h	131;"	d
UARTx_MA_W_WER	inc/uart.h	138;"	d
UARTx_MB_R_CFPS	inc/uart.h	170;"	d
UARTx_MB_R_DLH	inc/uart.h	150;"	d
UARTx_MB_R_DLL	inc/uart.h	149;"	d
UARTx_MB_R_EFR	inc/uart.h	151;"	d
UARTx_MB_R_FREQ_SEL	inc/uart.h	175;"	d
UARTx_MB_R_IER2	inc/uart.h	173;"	d
UARTx_MB_R_ISR2	inc/uart.h	174;"	d
UARTx_MB_R_LCR	inc/uart.h	152;"	d
UARTx_MB_R_MDR1	inc/uart.h	157;"	d
UARTx_MB_R_MDR2	inc/uart.h	158;"	d
UARTx_MB_R_MDR3	inc/uart.h	176;"	d
UARTx_MB_R_MVR	inc/uart.h	166;"	d
UARTx_MB_R_RESUME	inc/uart.h	160;"	d
UARTx_MB_R_RXFIFO_LVL	inc/uart.h	171;"	d
UARTx_MB_R_SCR	inc/uart.h	164;"	d
UARTx_MB_R_SFLSR	inc/uart.h	159;"	d
UARTx_MB_R_SFREGH	inc/uart.h	162;"	d
UARTx_MB_R_SFREGL	inc/uart.h	161;"	d
UARTx_MB_R_SSR	inc/uart.h	165;"	d
UARTx_MB_R_SYSC	inc/uart.h	167;"	d
UARTx_MB_R_SYSS	inc/uart.h	168;"	d
UARTx_MB_R_TXDMA	inc/uart.h	177;"	d
UARTx_MB_R_TXFIFO_LVL	inc/uart.h	172;"	d
UARTx_MB_R_UASR	inc/uart.h	163;"	d
UARTx_MB_R_WER	inc/uart.h	169;"	d
UARTx_MB_R_XOFF1TCR	inc/uart.h	155;"	d
UARTx_MB_R_XOFF2TLR	inc/uart.h	156;"	d
UARTx_MB_R_XON1ADDR2	inc/uart.h	153;"	d
UARTx_MB_R_XON2ADDR2	inc/uart.h	154;"	d
UARTx_MB_W_CFPS	inc/uart.h	201;"	d
UARTx_MB_W_DLH	inc/uart.h	181;"	d
UARTx_MB_W_DLL	inc/uart.h	180;"	d
UARTx_MB_W_EFR	inc/uart.h	182;"	d
UARTx_MB_W_FREQ_SEL	inc/uart.h	206;"	d
UARTx_MB_W_IER2	inc/uart.h	204;"	d
UARTx_MB_W_ISR2	inc/uart.h	205;"	d
UARTx_MB_W_LCR	inc/uart.h	183;"	d
UARTx_MB_W_MDR1	inc/uart.h	188;"	d
UARTx_MB_W_MDR2	inc/uart.h	189;"	d
UARTx_MB_W_MDR3	inc/uart.h	207;"	d
UARTx_MB_W_MVR	inc/uart.h	197;"	d
UARTx_MB_W_RESUME	inc/uart.h	191;"	d
UARTx_MB_W_RXFIFO_LVL	inc/uart.h	202;"	d
UARTx_MB_W_SCR	inc/uart.h	195;"	d
UARTx_MB_W_SFLSR	inc/uart.h	190;"	d
UARTx_MB_W_SFREGH	inc/uart.h	193;"	d
UARTx_MB_W_SFREGL	inc/uart.h	192;"	d
UARTx_MB_W_SSR	inc/uart.h	196;"	d
UARTx_MB_W_SYSC	inc/uart.h	198;"	d
UARTx_MB_W_SYSS	inc/uart.h	199;"	d
UARTx_MB_W_TXDMA	inc/uart.h	208;"	d
UARTx_MB_W_TXFIFO_LVL	inc/uart.h	203;"	d
UARTx_MB_W_UASR	inc/uart.h	194;"	d
UARTx_MB_W_WER	inc/uart.h	200;"	d
UARTx_MB_W_XOFF1TCR	inc/uart.h	186;"	d
UARTx_MB_W_XOFF2TLR	inc/uart.h	187;"	d
UARTx_MB_W_XON1ADDR1	inc/uart.h	184;"	d
UARTx_MB_W_XON2ADDR2	inc/uart.h	185;"	d
UARTx_OP_R_ACREG	inc/uart.h	44;"	d
UARTx_OP_R_BLR	inc/uart.h	43;"	d
UARTx_OP_R_CFPS	inc/uart.h	52;"	d
UARTx_OP_R_EBLR	inc/uart.h	47;"	d
UARTx_OP_R_FREQ_SEL	inc/uart.h	57;"	d
UARTx_OP_R_IER	inc/uart.h	30;"	d
UARTx_OP_R_IER2	inc/uart.h	55;"	d
UARTx_OP_R_IIR	inc/uart.h	31;"	d
UARTx_OP_R_ISR2	inc/uart.h	56;"	d
UARTx_OP_R_LCR	inc/uart.h	32;"	d
UARTx_OP_R_LSR	inc/uart.h	34;"	d
UARTx_OP_R_MCR	inc/uart.h	33;"	d
UARTx_OP_R_MDR1	inc/uart.h	37;"	d
UARTx_OP_R_MDR2	inc/uart.h	38;"	d
UARTx_OP_R_MDR3	inc/uart.h	58;"	d
UARTx_OP_R_MSRTCR	inc/uart.h	35;"	d
UARTx_OP_R_MVR	inc/uart.h	48;"	d
UARTx_OP_R_RESUME	inc/uart.h	40;"	d
UARTx_OP_R_RHR	inc/uart.h	29;"	d
UARTx_OP_R_RXFIFO_LVL	inc/uart.h	53;"	d
UARTx_OP_R_SCR	inc/uart.h	45;"	d
UARTx_OP_R_SFLSR	inc/uart.h	39;"	d
UARTx_OP_R_SFREGH	inc/uart.h	42;"	d
UARTx_OP_R_SFREGL	inc/uart.h	41;"	d
UARTx_OP_R_SPRTLR	inc/uart.h	36;"	d
UARTx_OP_R_SSR	inc/uart.h	46;"	d
UARTx_OP_R_SYSC	inc/uart.h	49;"	d
UARTx_OP_R_SYSS	inc/uart.h	50;"	d
UARTx_OP_R_TXDMA	inc/uart.h	59;"	d
UARTx_OP_R_TXFIFO_LVL	inc/uart.h	54;"	d
UARTx_OP_R_WER	inc/uart.h	51;"	d
UARTx_OP_W_ACREG	inc/uart.h	75;"	d
UARTx_OP_W_BLR	inc/uart.h	74;"	d
UARTx_OP_W_CFPS	inc/uart.h	81;"	d
UARTx_OP_W_EBLR	inc/uart.h	78;"	d
UARTx_OP_W_FCR	inc/uart.h	63;"	d
UARTx_OP_W_FREQ_SEL	inc/uart.h	86;"	d
UARTx_OP_W_IER	inc/uart.h	62;"	d
UARTx_OP_W_IER2	inc/uart.h	84;"	d
UARTx_OP_W_ISR2	inc/uart.h	85;"	d
UARTx_OP_W_LCR	inc/uart.h	64;"	d
UARTx_OP_W_MCR	inc/uart.h	65;"	d
UARTx_OP_W_MDR1	inc/uart.h	68;"	d
UARTx_OP_W_MDR2	inc/uart.h	69;"	d
UARTx_OP_W_MDR3	inc/uart.h	87;"	d
UARTx_OP_W_RXFIFO_LVL	inc/uart.h	82;"	d
UARTx_OP_W_RXFLH	inc/uart.h	73;"	d
UARTx_OP_W_RXFLL	inc/uart.h	72;"	d
UARTx_OP_W_SCR	inc/uart.h	76;"	d
UARTx_OP_W_SPRTLR	inc/uart.h	67;"	d
UARTx_OP_W_SSR	inc/uart.h	77;"	d
UARTx_OP_W_SYSC	inc/uart.h	79;"	d
UARTx_OP_W_TCR	inc/uart.h	66;"	d
UARTx_OP_W_THR	inc/uart.h	61;"	d
UARTx_OP_W_TXDMA	inc/uart.h	88;"	d
UARTx_OP_W_TXFIFO_LVL	inc/uart.h	83;"	d
UARTx_OP_W_TXFLH	inc/uart.h	71;"	d
UARTx_OP_W_TXFLL	inc/uart.h	70;"	d
UARTx_OP_W_WER	inc/uart.h	80;"	d
_CKM_MODULE	inc/clock_module.h	/^typedef enum _CKM_MODULE{$/;"	g
_CKM_MODULE_REG	inc/clock_module.h	/^typedef enum _CKM_MODULE_REG{$/;"	g
_FLOW_t	inc/uart.h	/^typedef enum _FLOW_t{$/;"	g
_HW_CM_DPLL_H_	inc/hw_cm_dpll.h	46;"	d
_HW_CM_PER_H_	inc/hw_cm_per.h	46;"	d
_HW_DMTIMER_H_	inc/hw_dmtimer.h	46;"	d
_HW_TYPES_H_	inc/hw_types.h	43;"	d
_PARITY_BIT_t	inc/uart.h	/^typedef enum _PARITY_BIT_t{$/;"	g
_SOC_AM33XX_H_	inc/soc_AM335x.h	45;"	d
_STOP_BIT_t	inc/uart.h	/^typedef enum _STOP_BIT_t{$/;"	g
_UART_t	inc/uart.h	/^typedef enum _UART_t{$/;"	g
__CLOCK_MODULE_H	inc/clock_module.h	2;"	d
__CONTROL_MODULE_H	inc/control_module.h	2;"	d
__PAD_H	inc/pad.h	2;"	d
_gpioPort	inc/gpio.h	/^typedef enum _gpioPort{$/;"	g
_pinDirection	inc/gpio.h	/^typedef enum _pinDirection{$/;"	g
_pinLevel	inc/gpio.h	/^typedef enum _pinLevel{$/;"	g
bool	inc/hw_types.h	/^}bool;$/;"	t	typeref:enum:__anon2
checkValidUart	src/uart.c	/^static bool checkValidUart(UART_t uart){$/;"	f	file:	signature:(UART_t uart)
ckmCheckValidModule	src/clock_module.c	/^static bool ckmCheckValidModule(CKM_MODULE_REG offset){$/;"	f	file:	signature:(CKM_MODULE_REG offset)
ckmGetCLKModuleRegister	inc/clock_module.h	/^unsigned int ckmGetCLKModuleRegister(CKM_MODULE base, CKM_MODULE_REG offset);$/;"	p	signature:(CKM_MODULE base, CKM_MODULE_REG offset)
ckmGetCLKModuleRegister	src/clock_module.c	/^unsigned int ckmGetCLKModuleRegister(CKM_MODULE base, CKM_MODULE_REG offset){$/;"	f	signature:(CKM_MODULE base, CKM_MODULE_REG offset)
ckmSetCLKModuleRegister	inc/clock_module.h	/^void ckmSetCLKModuleRegister(CKM_MODULE base, CKM_MODULE_REG offset, unsigned int value);$/;"	p	signature:(CKM_MODULE base, CKM_MODULE_REG offset, unsigned int value)
ckmSetCLKModuleRegister	src/clock_module.c	/^void ckmSetCLKModuleRegister(CKM_MODULE base, CKM_MODULE_REG offset, unsigned int value){$/;"	f	signature:(CKM_MODULE base, CKM_MODULE_REG offset, unsigned int value)
cmGetCtrlModule	inc/control_module.h	/^unsigned int cmGetCtrlModule(CONTROL_MODULE offset);$/;"	p	signature:(CONTROL_MODULE offset)
cmGetCtrlModule	src/control_module.c	/^unsigned int cmGetCtrlModule(CONTROL_MODULE offset){$/;"	f	signature:(CONTROL_MODULE offset)
cmSetCtrlModule	inc/control_module.h	/^void cmSetCtrlModule(CONTROL_MODULE offset, unsigned int value);$/;"	p	signature:(CONTROL_MODULE offset, unsigned int value)
cmSetCtrlModule	src/control_module.c	/^void cmSetCtrlModule(CONTROL_MODULE offset, unsigned int value){$/;"	f	signature:(CONTROL_MODULE offset, unsigned int value)
false	inc/hw_types.h	/^   false = 0$/;"	e	enum:__anon2
flagIsr	inc/timer.h	/^unsigned int flagIsr;$/;"	v
fnRAMVectors	src/interrupt.c	/^void (*fnRAMVectors[NUM_INTERRUPTS])(void);$/;"	v
gpioCheckValidDirection	src/gpio.c	/^static bool gpioCheckValidDirection(pinDirection dir){$/;"	f	file:	signature:(pinDirection dir)
gpioCheckValidPortPin	src/gpio.c	/^static bool gpioCheckValidPortPin(gpioPort port, ucPinNumber pin){$/;"	f	file:	signature:(gpioPort port, ucPinNumber pin)
gpioGetDirection	inc/gpio.h	/^int  gpioGetDirection(ucPinNumber ,ucPinNumber );$/;"	p	signature:(ucPinNumber ,ucPinNumber )
gpioGetDirection	src/gpio.c	/^int gpioGetDirection(gpioPort port, ucPinNumber pin){$/;"	f	signature:(gpioPort port, ucPinNumber pin)
gpioGetPinValue	inc/gpio.h	/^unsigned int gpioGetPinValue(gpioPort ,ucPinNumber );$/;"	p	signature:(gpioPort ,ucPinNumber )
gpioGetPinValue	src/gpio.c	/^unsigned int gpioGetPinValue(gpioPort port, ucPinNumber pin){$/;"	f	signature:(gpioPort port, ucPinNumber pin)
gpioInitModule	inc/gpio.h	/^void gpioInitModule(gpioPort );$/;"	p	signature:(gpioPort )
gpioInitModule	src/gpio.c	/^void gpioInitModule(gpioPort port){$/;"	f	signature:(gpioPort port)
gpioInitPin	inc/gpio.h	/^void gpioInitPin(gpioPort ,ucPinNumber );$/;"	p	signature:(gpioPort ,ucPinNumber )
gpioInitPin	src/gpio.c	/^void gpioInitPin(gpioPort port, ucPinNumber pin){$/;"	f	signature:(gpioPort port, ucPinNumber pin)
gpioPort	inc/gpio.h	/^}gpioPort;				\/* ----------  end of enum gpioPort  ---------- *\/$/;"	t	typeref:enum:_gpioPort
gpioSetDirection	inc/gpio.h	/^void gpioSetDirection(gpioPort ,ucPinNumber ,pinDirection );	$/;"	p	signature:(gpioPort ,ucPinNumber ,pinDirection )
gpioSetDirection	src/gpio.c	/^void gpioSetDirection(gpioPort port, ucPinNumber pin, pinDirection dir){$/;"	f	signature:(gpioPort port, ucPinNumber pin, pinDirection dir)
gpioSetPinValue	inc/gpio.h	/^void gpioSetPinValue(gpioPort ,ucPinNumber ,pinLevel );$/;"	p	signature:(gpioPort ,ucPinNumber ,pinLevel )
gpioSetPinValue	src/gpio.c	/^void gpioSetPinValue(gpioPort port, ucPinNumber pin, pinLevel value){$/;"	f	signature:(gpioPort port, ucPinNumber pin, pinLevel value)
main	src/main.c	/^int main(void){$/;"	f	signature:(void)
padGetMode	inc/pad.h	/^pinmode_t padGetMode(CONTROL_MODULE offset);$/;"	p	signature:(CONTROL_MODULE offset)
padGetMode	src/pad.c	/^pinmode_t padGetMode(CONTROL_MODULE offset){$/;"	f	signature:(CONTROL_MODULE offset)
padSetMode	inc/pad.h	/^void padSetMode(CONTROL_MODULE offset, pinmode_t mode);$/;"	p	signature:(CONTROL_MODULE offset, pinmode_t mode)
padSetMode	src/pad.c	/^void padSetMode(CONTROL_MODULE offset, pinmode_t mode){$/;"	f	signature:(CONTROL_MODULE offset, pinmode_t mode)
pinDirection	inc/gpio.h	/^}pinDirection;				\/* ----------  end of enum pinDirection  ---------- *\/$/;"	t	typeref:enum:_pinDirection
pinLevel	inc/gpio.h	/^}pinLevel;				\/* ----------  end of enum pinLevel  ---------- *\/$/;"	t	typeref:enum:_pinLevel
pinmode_t	inc/pad.h	/^}pinmode_t;$/;"	t	typeref:enum:__anon3
tBoolean	inc/hw_types.h	/^typedef unsigned char tBoolean;$/;"	t
true	inc/hw_types.h	/^   true = 1,$/;"	e	enum:__anon2
uartGetC	inc/uart.h	/^char uartGetC(UART_t uart);$/;"	p	signature:(UART_t uart)
uartGetC	src/uart.c	/^char uartGetC(UART_t uart){$/;"	f	signature:(UART_t uart)
uartGetString	inc/uart.h	/^int uartGetString(UART_t uart, char *buf, unsigned int length);$/;"	p	signature:(UART_t uart, char *buf, unsigned int length)
uartInitModule	inc/uart.h	/^void uartInitModule(UART_t uart, unsigned int baudrate, STOP_BIT_t stopBit, PARITY_BIT_t parity, FLOW_t flowControl);$/;"	p	signature:(UART_t uart, unsigned int baudrate, STOP_BIT_t stopBit, PARITY_BIT_t parity, FLOW_t flowControl)
uartInitModule	src/uart.c	/^void uartInitModule(UART_t uart, unsigned int baudrate, STOP_BIT_t stopBit, PARITY_BIT_t parity, FLOW_t flowControl){$/;"	f	signature:(UART_t uart, unsigned int baudrate, STOP_BIT_t stopBit, PARITY_BIT_t parity, FLOW_t flowControl)
uartPutC	inc/uart.h	/^void uartPutC(UART_t uart, char c);$/;"	p	signature:(UART_t uart, char c)
uartPutC	src/uart.c	/^void uartPutC(UART_t uart, char c){$/;"	f	signature:(UART_t uart, char c)
uartPutString	inc/uart.h	/^int uartPutString(UART_t uart, char *str, unsigned int length);$/;"	p	signature:(UART_t uart, char *str, unsigned int length)
uartPutString	src/uart.c	/^int uartPutString(UART_t uart, char *str, unsigned int length){$/;"	f	signature:(UART_t uart, char *str, unsigned int length)
uartgetString	src/uart.c	/^int uartgetString(UART_t uart, char *buf, unsigned int length){$/;"	f	signature:(UART_t uart, char *buf, unsigned int length)
ucPinNumber	inc/gpio.h	/^typedef unsigned char ucPinNumber;$/;"	t
