m255
K3
13
cModel Technology
Z0 dC:\Users\ivanm\OneDrive\Documentos\VHDL-projects\projects\project_lab01\first_design
Eonebitequality
Z1 w1738863041
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\ivanm\OneDrive\Documentos\VHDL-projects\projects\project_lab01\first_design
Z5 8C:/Users/ivanm/OneDrive/Documentos/VHDL-projects/projects/project_lab01/first_design/oneBitEquality.vhd
Z6 FC:/Users/ivanm/OneDrive/Documentos/VHDL-projects/projects/project_lab01/first_design/oneBitEquality.vhd
l0
L9
VDfa@Amg80P94M]C_>iHG31
Z7 OV;C;10.1d;51
32
Z8 !s108 1738905126.007000
Z9 !s90 -reportprogress|300|-work|work|C:/Users/ivanm/OneDrive/Documentos/VHDL-projects/projects/project_lab01/first_design/oneBitEquality.vhd|
Z10 !s107 C:/Users/ivanm/OneDrive/Documentos/VHDL-projects/projects/project_lab01/first_design/oneBitEquality.vhd|
Z11 o-work work -O0
Z12 tExplicit 1
!s100 [YYW@1:e@mOcI@hY>f1?m3
!i10b 1
Agatelevel
R2
R3
Z13 DEx4 work 14 onebitequality 0 22 Dfa@Amg80P94M]C_>iHG31
l18
L17
V:dnc2WRo4keWlQ9ZNEmic3
!s100 FX<[<Am>X;]i36UHlQzc>1
R7
32
R8
R9
R10
R11
R12
!i10b 1
Etestprotocol
Z14 w1738905119
Z15 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z16 8C:/Users/ivanm/OneDrive/Documentos/VHDL-projects/projects/project_lab01/first_design/TestProtocol.vhd
Z17 FC:/Users/ivanm/OneDrive/Documentos/VHDL-projects/projects/project_lab01/first_design/TestProtocol.vhd
l0
L5
VH:[V[JH3J4E>9_0MRmP>_2
!s100 zUQK2^;mJlIh5^U^39mGV3
R7
32
!i10b 1
Z18 !s108 1738905126.102000
Z19 !s90 -reportprogress|300|-work|work|C:/Users/ivanm/OneDrive/Documentos/VHDL-projects/projects/project_lab01/first_design/TestProtocol.vhd|
Z20 !s107 C:/Users/ivanm/OneDrive/Documentos/VHDL-projects/projects/project_lab01/first_design/TestProtocol.vhd|
R11
R12
Atestprotocolarch
R13
R15
R2
R3
DEx4 work 12 testprotocol 0 22 H:[V[JH3J4E>9_0MRmP>_2
l14
L8
VT4_:z5oDdXJT8nDKYe5fW2
!s100 6<J1mlFHZYOimb6O_0>MB3
R7
32
!i10b 1
R18
R19
R20
R11
R12
