{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701709149596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701709149597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 16:59:09 2023 " "Processing started: Mon Dec  4 16:59:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701709149597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701709149597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArithmeticLogicUnit -c ArithmeticLogicUnit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArithmeticLogicUnit -c ArithmeticLogicUnit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701709149597 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701709150174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701709150175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionset.sv 1 0 " "Found 1 design units, including 0 entities, in source file instructionset.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionSetPkg (SystemVerilog) " "Found design unit 1: InstructionSetPkg (SystemVerilog)" {  } { { "InstructionSet.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW3ArithmeticLogicUnit/InstructionSet.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701709159568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701709159568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticlogicunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticlogicunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "ArithmeticLogicUnit.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW3ArithmeticLogicUnit/ArithmeticLogicUnit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701709159574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701709159574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alufpgatop.sv 2 2 " "Found 2 design units, including 2 entities, in source file alufpgatop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignedDecoder " "Found entity 1: SignedDecoder" {  } { { "AluFpgaTop.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW3ArithmeticLogicUnit/AluFpgaTop.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701709159577 ""} { "Info" "ISGN_ENTITY_NAME" "2 AluFpgaTop " "Found entity 2: AluFpgaTop" {  } { { "AluFpgaTop.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW3ArithmeticLogicUnit/AluFpgaTop.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701709159577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701709159577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AluFpgaTop " "Elaborating entity \"AluFpgaTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701709159640 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..5\] AluFpgaTop.sv(58) " "Output port \"LEDR\[9..5\]\" at AluFpgaTop.sv(58) has no driver" {  } { { "AluFpgaTop.sv" "" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW3ArithmeticLogicUnit/AluFpgaTop.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701709159641 "|AluFpgaTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticLogicUnit ArithmeticLogicUnit:ALU " "Elaborating entity \"ArithmeticLogicUnit\" for hierarchy \"ArithmeticLogicUnit:ALU\"" {  } { { "AluFpgaTop.sv" "ALU" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW3ArithmeticLogicUnit/AluFpgaTop.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701709159642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignedDecoder SignedDecoder:Src " "Elaborating entity \"SignedDecoder\" for hierarchy \"SignedDecoder:Src\"" {  } { { "AluFpgaTop.sv" "Src" { Text "C:/Users/mrajz/Documents/UNI/SecondYear/EE20021-DigitalSystemsDesign/DSDCoursework/CW3ArithmeticLogicUnit/AluFpgaTop.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701709159688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701709159800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 16:59:19 2023 " "Processing ended: Mon Dec  4 16:59:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701709159800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701709159800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701709159800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701709159800 ""}
