#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0x55c49003cf00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c49003d090 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x55c490074690_0 .var "clk", 0 0;
v0x55c4900747e0_0 .net "cycle", 31 0, L_0x55c490051c90;  1 drivers
v0x55c4900748a0_0 .net "instr", 31 0, L_0x55c490074f50;  1 drivers
v0x55c4900749d0_0 .net "pc", 31 0, L_0x55c49002eeb0;  1 drivers
v0x55c490074a70_0 .var "reset", 0 0;
S_0x55c49004c6a0 .scope module, "uut" "top" 3 6, 4 1 0, S_0x55c49003d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "cycle";
L_0x55c490051c90 .functor BUFZ 32, v0x55c4900743a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c490074160_0 .net "clk", 0 0, v0x55c490074690_0;  1 drivers
v0x55c490074220_0 .net "cycle", 31 0, L_0x55c490051c90;  alias, 1 drivers
v0x55c490074300_0 .net "instr", 31 0, L_0x55c490074f50;  alias, 1 drivers
v0x55c4900743a0_0 .var "internal_cycle", 31 0;
v0x55c490074480_0 .net "pc", 31 0, L_0x55c49002eeb0;  alias, 1 drivers
v0x55c490074590_0 .net "reset", 0 0, v0x55c490074a70_0;  1 drivers
S_0x55c49004c830 .scope module, "dp" "datapath" 4 21, 5 1 0, S_0x55c49004c6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instr";
L_0x55c49002eeb0 .functor BUFZ 32, v0x55c490073c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c490073390_0 .net "aluControl", 2 0, v0x55c49003a030_0;  1 drivers
v0x55c490073470_0 .net "aluResult", 31 0, v0x55c4900720e0_0;  1 drivers
v0x55c490073580_0 .net "aluSrc", 0 0, v0x55c490053990_0;  1 drivers
v0x55c490073620_0 .net "clk", 0 0, v0x55c490074690_0;  alias, 1 drivers
v0x55c490073710_0 .net "imm", 31 0, v0x55c4900710f0_0;  1 drivers
v0x55c490073800_0 .net "instr", 31 0, L_0x55c490074f50;  alias, 1 drivers
v0x55c4900738f0_0 .net "memOut", 31 0, L_0x55c490075e20;  1 drivers
v0x55c490073990_0 .net "memRead", 0 0, v0x55c490052590_0;  1 drivers
v0x55c490073a80_0 .net "memWrite", 0 0, v0x55c490051e30_0;  1 drivers
v0x55c490073bb0_0 .net "pc", 31 0, L_0x55c49002eeb0;  alias, 1 drivers
v0x55c490073c70_0 .var "pc_reg", 31 0;
v0x55c490073d30_0 .net "rd1", 31 0, L_0x55c4900752b0;  1 drivers
v0x55c490073e20_0 .net "rd2", 31 0, L_0x55c490075580;  1 drivers
v0x55c490073f30_0 .net "regWrite", 0 0, v0x55c490070130_0;  1 drivers
v0x55c490074020_0 .net "reset", 0 0, v0x55c490074a70_0;  alias, 1 drivers
L_0x55c490075010 .part L_0x55c490074f50, 0, 7;
L_0x55c490075640 .part L_0x55c490074f50, 15, 5;
L_0x55c490075730 .part L_0x55c490074f50, 20, 5;
L_0x55c490075820 .part L_0x55c490074f50, 7, 5;
L_0x55c4900758f0 .functor MUXZ 32, v0x55c4900720e0_0, L_0x55c490075e20, v0x55c490052590_0, C4<>;
L_0x55c4900759e0 .functor MUXZ 32, L_0x55c490075580, v0x55c4900710f0_0, v0x55c490053990_0, C4<>;
S_0x55c490037300 .scope module, "cu" "control_unit" 5 16, 6 1 0, S_0x55c49004c830;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regWrite";
    .port_info 2 /OUTPUT 1 "aluSrc";
    .port_info 3 /OUTPUT 1 "memRead";
    .port_info 4 /OUTPUT 1 "memWrite";
    .port_info 5 /OUTPUT 3 "aluControl";
v0x55c49003a030_0 .var "aluControl", 2 0;
v0x55c490053990_0 .var "aluSrc", 0 0;
v0x55c490052590_0 .var "memRead", 0 0;
v0x55c490051e30_0 .var "memWrite", 0 0;
v0x55c49002efd0_0 .net "opcode", 6 0, L_0x55c490075010;  1 drivers
v0x55c490070130_0 .var "regWrite", 0 0;
E_0x55c490042280 .event anyedge, v0x55c49002efd0_0;
S_0x55c4900702b0 .scope module, "dm" "data_mem" 5 20, 7 1 0, S_0x55c49004c830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "memWrite";
    .port_info 2 /INPUT 1 "memRead";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 32 "rd";
L_0x55c490075e20 .functor BUFZ 32, L_0x55c490075b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c490070570_0 .net *"_ivl_0", 31 0, L_0x55c490075b10;  1 drivers
v0x55c490070670_0 .net *"_ivl_2", 31 0, L_0x55c490075ce0;  1 drivers
v0x55c490070750_0 .net *"_ivl_4", 29 0, L_0x55c490075bb0;  1 drivers
L_0x7fde738ad0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c490070810_0 .net *"_ivl_6", 1 0, L_0x7fde738ad0f0;  1 drivers
v0x55c4900708f0_0 .net "addr", 31 0, v0x55c4900720e0_0;  alias, 1 drivers
v0x55c490070a20_0 .net "clk", 0 0, v0x55c490074690_0;  alias, 1 drivers
v0x55c490070ae0 .array "dmem", 31 0, 31 0;
v0x55c490070ba0_0 .net "memRead", 0 0, v0x55c490052590_0;  alias, 1 drivers
v0x55c490070c40_0 .net "memWrite", 0 0, v0x55c490051e30_0;  alias, 1 drivers
v0x55c490070ce0_0 .net "rd", 31 0, L_0x55c490075e20;  alias, 1 drivers
v0x55c490070d80_0 .net "wd", 31 0, L_0x55c490075580;  alias, 1 drivers
E_0x55c490042730 .event posedge, v0x55c490070a20_0;
L_0x55c490075b10 .array/port v0x55c490070ae0, L_0x55c490075ce0;
L_0x55c490075bb0 .part v0x55c4900720e0_0, 2, 30;
L_0x55c490075ce0 .concat [ 30 2 0 0], L_0x55c490075bb0, L_0x7fde738ad0f0;
S_0x55c490070f20 .scope module, "ig" "immediate_generator" 5 15, 8 1 0, S_0x55c49004c830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x55c4900710f0_0 .var "imm", 31 0;
v0x55c4900711f0_0 .net "instr", 31 0, L_0x55c490074f50;  alias, 1 drivers
E_0x55c49001d4a0 .event anyedge, v0x55c4900711f0_0;
S_0x55c490071330 .scope module, "im" "instruction_memory" 5 14, 9 1 0, S_0x55c49004c830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0x55c490074f50 .functor BUFZ 32, L_0x55c490074c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c490071550_0 .net *"_ivl_0", 31 0, L_0x55c490074c60;  1 drivers
v0x55c490071650_0 .net *"_ivl_2", 31 0, L_0x55c490074dc0;  1 drivers
v0x55c490071730_0 .net *"_ivl_4", 29 0, L_0x55c490074d20;  1 drivers
L_0x7fde738ad018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c4900717f0_0 .net *"_ivl_6", 1 0, L_0x7fde738ad018;  1 drivers
v0x55c4900718d0_0 .net "addr", 31 0, v0x55c490073c70_0;  1 drivers
v0x55c490071a00 .array "imem", 31 0, 31 0;
v0x55c490071ac0_0 .net "instr", 31 0, L_0x55c490074f50;  alias, 1 drivers
L_0x55c490074c60 .array/port v0x55c490071a00, L_0x55c490074dc0;
L_0x55c490074d20 .part v0x55c490073c70_0, 2, 30;
L_0x55c490074dc0 .concat [ 30 2 0 0], L_0x55c490074d20, L_0x7fde738ad018;
S_0x55c490071bc0 .scope module, "myalu" "alu" 5 19, 10 1 0, S_0x55c49004c830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "aluControl";
    .port_info 3 /OUTPUT 32 "result";
v0x55c490071e50_0 .net "a", 31 0, L_0x55c4900752b0;  alias, 1 drivers
v0x55c490071f50_0 .net "aluControl", 2 0, v0x55c49003a030_0;  alias, 1 drivers
v0x55c490072010_0 .net "b", 31 0, L_0x55c4900759e0;  1 drivers
v0x55c4900720e0_0 .var "result", 31 0;
E_0x55c490071df0 .event anyedge, v0x55c49003a030_0, v0x55c490071e50_0, v0x55c490072010_0;
S_0x55c490072260 .scope module, "rf" "regfile" 5 17, 11 1 0, S_0x55c49004c830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_0x55c4900752b0 .functor BUFZ 32, L_0x55c4900750b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c490075580 .functor BUFZ 32, L_0x55c490075370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c490072560_0 .net *"_ivl_0", 31 0, L_0x55c4900750b0;  1 drivers
v0x55c490072660_0 .net *"_ivl_10", 6 0, L_0x55c490075410;  1 drivers
L_0x7fde738ad0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c490072740_0 .net *"_ivl_13", 1 0, L_0x7fde738ad0a8;  1 drivers
v0x55c490072800_0 .net *"_ivl_2", 6 0, L_0x55c490075170;  1 drivers
L_0x7fde738ad060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c4900728e0_0 .net *"_ivl_5", 1 0, L_0x7fde738ad060;  1 drivers
v0x55c490072a10_0 .net *"_ivl_8", 31 0, L_0x55c490075370;  1 drivers
v0x55c490072af0_0 .net "clk", 0 0, v0x55c490074690_0;  alias, 1 drivers
v0x55c490072b90_0 .net "rd", 4 0, L_0x55c490075820;  1 drivers
v0x55c490072c50_0 .net "rd1", 31 0, L_0x55c4900752b0;  alias, 1 drivers
v0x55c490072dd0_0 .net "rd2", 31 0, L_0x55c490075580;  alias, 1 drivers
v0x55c490072ea0 .array "regs", 31 0, 31 0;
v0x55c490072f40_0 .net "rs1", 4 0, L_0x55c490075640;  1 drivers
v0x55c490073020_0 .net "rs2", 4 0, L_0x55c490075730;  1 drivers
v0x55c490073100_0 .net "wd", 31 0, L_0x55c4900758f0;  1 drivers
v0x55c4900731e0_0 .net "we", 0 0, v0x55c490070130_0;  alias, 1 drivers
L_0x55c4900750b0 .array/port v0x55c490072ea0, L_0x55c490075170;
L_0x55c490075170 .concat [ 5 2 0 0], L_0x55c490075640, L_0x7fde738ad060;
L_0x55c490075370 .array/port v0x55c490072ea0, L_0x55c490075410;
L_0x55c490075410 .concat [ 5 2 0 0], L_0x55c490075730, L_0x7fde738ad0a8;
    .scope S_0x55c490071330;
T_0 ;
    %vpi_call/w 9 8 "$readmemh", "testvectors/program.hex", v0x55c490071a00 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55c490070f20;
T_1 ;
    %wait E_0x55c49001d4a0;
    %load/vec4 v0x55c4900711f0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c4900710f0_0, 0, 32;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x55c4900711f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c4900711f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c4900710f0_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55c4900711f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c4900711f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c4900710f0_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55c4900711f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55c4900711f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c4900711f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c4900710f0_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c490037300;
T_2 ;
Ewait_0 .event/or E_0x55c490042280, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c490070130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c490053990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c490052590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c490051e30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c49003a030_0, 0, 3;
    %load/vec4 v0x55c49002efd0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c490070130_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c49003a030_0, 0, 3;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c490070130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c490053990_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c49003a030_0, 0, 3;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c490070130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c490053990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c490052590_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c49003a030_0, 0, 3;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c490053990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c490051e30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c49003a030_0, 0, 3;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c490072260;
T_3 ;
    %wait E_0x55c490042730;
    %load/vec4 v0x55c4900731e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x55c490072b90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55c490073100_0;
    %load/vec4 v0x55c490072b90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c490072ea0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c490071bc0;
T_4 ;
Ewait_1 .event/or E_0x55c490071df0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55c490071f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c4900720e0_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x55c490071e50_0;
    %load/vec4 v0x55c490072010_0;
    %add;
    %store/vec4 v0x55c4900720e0_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x55c490071e50_0;
    %load/vec4 v0x55c490072010_0;
    %sub;
    %store/vec4 v0x55c4900720e0_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x55c490071e50_0;
    %load/vec4 v0x55c490072010_0;
    %and;
    %store/vec4 v0x55c4900720e0_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x55c490071e50_0;
    %load/vec4 v0x55c490072010_0;
    %or;
    %store/vec4 v0x55c4900720e0_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x55c490071e50_0;
    %load/vec4 v0x55c490072010_0;
    %xor;
    %store/vec4 v0x55c4900720e0_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c4900702b0;
T_5 ;
    %vpi_call/w 7 12 "$readmemh", "testvectors/data.hex", v0x55c490070ae0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55c4900702b0;
T_6 ;
    %wait E_0x55c490042730;
    %load/vec4 v0x55c490070c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55c490070d80_0;
    %load/vec4 v0x55c4900708f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c490070ae0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c49004c830;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c490073c70_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x55c49004c830;
T_8 ;
    %wait E_0x55c490042730;
    %load/vec4 v0x55c490073c70_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55c490073c70_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c49004c6a0;
T_9 ;
    %wait E_0x55c490042730;
    %load/vec4 v0x55c490074590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c4900743a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c4900743a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55c4900743a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c49003d090;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x55c490074690_0;
    %inv;
    %store/vec4 v0x55c490074690_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c49003d090;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c490074690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c490074a70_0, 0, 1;
    %vpi_call/w 3 23 "$dumpfile", "waveforms/waves.vcd" {0 0 0};
    %vpi_call/w 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c49003d090 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c490074a70_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55c490042730;
    %vpi_call/w 3 33 "$display", "Cycle = %0d | PC = %0d | instr = %h", v0x55c4900747e0_0, v0x55c4900749d0_0, v0x55c4900748a0_0 {0 0 0};
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 36 "$display", "Fim da simula\303\247\303\243o." {0 0 0};
    %vpi_call/w 3 37 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb/testbench.sv";
    "src/top.sv";
    "src/core/datapath.sv";
    "src/core/control_unit.sv";
    "src/memory/data_mem.sv";
    "src/core/immediate_generator.sv";
    "src/memory/instruction_memory.sv";
    "src/core/alu.sv";
    "src/core/regfile.sv";
