EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# RTL830SB_PQFP
#
DEF RTL830SB_PQFP U 0 40 Y Y 1 F N
F0 "U" -5 -2135 60 H V C CNN
F1 "RTL830SB_PQFP" 460 -155 60 H V C CNN
F2 "" -30 -130 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S 2550 -2300 -2550 2300 0 1 0 N
X VDDA 1 -1790 -1840 138 U 50 50 1 1 W
X VSSA 2 -1690 -1840 138 U 50 50 1 1 W
X TXON[1] 3 -1590 -1840 138 U 50 50 1 1 P
X TXOP[1] 4 -1490 -1840 138 U 50 50 1 1 P
X VSSA 5 -1390 -1840 138 U 50 50 1 1 P
X RXIP[1] 6 -1290 -1840 138 U 50 50 1 1 P
X RXIN[1] 7 -1190 -1840 138 U 50 50 1 1 P
X VDDA 8 -1090 -1840 138 U 50 50 1 1 P
X RXIN[2] 9 -990 -1840 138 U 50 50 1 1 P
X RXIP[2] 10 -890 -1840 138 U 50 50 1 1 P
X VDDA 20 100 -1840 138 U 50 50 1 1 P
X RXIP[5] 30 1085 -1840 138 U 50 50 1 1 P
X RXIP[7] 40 2690 -1150 138 L 50 50 1 1 P
X MII_DUP_STA 50 2690 -150 138 L 50 50 1 1 P
X MTXD[2]/PRXD[2] 60 2690 850 138 L 50 50 1 1 P
X MRXD[3]/PTXD[3] 70 1400 2390 138 D 50 50 1 1 P
X VSSD 80 400 2390 138 D 50 50 1 1 P
X P4_LED[2]/Max_Pkt_Len 90 -600 2390 138 D 50 50 1 1 P
X VSSA 11 -790 -1840 138 U 50 50 1 1 P
X RXIN[4] 21 200 -1840 138 U 50 50 1 1 P
X RXIN[5] 31 1185 -1840 138 U 50 50 1 1 P
X VSSA 41 2690 -1050 138 L 50 50 1 1 P
X MII_LNK_STA# 51 2690 -50 138 L 50 50 1 1 P
X MTXD[3]/PRXD[3] 61 2690 950 138 L 50 50 1 1 W
X VDDD 71 1300 2390 138 D 50 50 1 1 P
X P6_LED[1]/QWeight[1] 81 300 2390 138 D 50 50 1 1 P
X P4_LED[1]/En_Agr2_Back 91 -700 2390 138 D 50 50 1 1 P
X TXOP[2] 12 -690 -1840 138 U 50 50 1 1 P
X RXIP[4] 22 300 -1840 138 U 50 50 1 1 P
X VDDA 32 1285 -1840 138 U 50 50 1 1 P
X TXOP[7] 42 2690 -950 138 L 50 50 1 1 P
X VDDD 52 2690 50 138 L 50 50 1 1 P
X VDDIO 62 2690 1050 138 L 50 50 1 1 W
X VSSD 72 1200 2390 138 D 50 50 1 1 P
X P6_LED[0]/QWeight[0] 82 200 2390 138 D 50 50 1 1 P
X P4_LED[0]/En_48pass1 92 -800 2390 138 D 50 50 1 1 W
X TXON[2] 13 -590 -1840 138 U 50 50 1 1 P
X VSSA 23 400 -1840 138 U 50 50 1 1 P
X RXIN[6] 33 1385 -1840 138 U 50 50 1 1 P
X TXON[7] 43 2690 -850 138 L 50 50 1 1 P
X VSSD 53 2690 150 138 L 50 50 1 1 P
X VSSIO 63 2690 1150 138 L 50 50 1 1 P
X P7_LED[3]/Dis_FC_AutoOff 73 1100 2390 138 D 50 50 1 1 P
X P5_LED[3]/Dis_DS_Pri 83 100 2390 138 D 50 50 1 1 P
X P3_LED[3]/En_Defer 93 -900 2390 138 D 50 50 1 1 P
X VDDA 14 -490 -1840 138 U 50 50 1 1 P
X TXOP[4] 24 500 -1840 138 U 50 50 1 1 P
X RXIP[6] 34 1485 -1840 138 U 50 50 1 1 P
X VDDA 44 2690 -750 138 L 50 50 1 1 P
X SCL_MDC 54 2690 250 138 L 50 50 1 1 P
X MCOL/PCOL 64 2690 1250 138 L 50 50 1 1 P
X P7_LED[2]/Port_LED_LOC 74 1000 2390 138 D 50 50 1 1 P
X P5_LED[2]/Dis_VLAN_Pri 84 0 2390 138 D 50 50 1 1 P
X P3_LED[2]/En_Forward 94 -1000 2390 138 D 50 50 1 1 P
X TXON[3] 15 -390 -1840 138 U 50 50 1 1 W
X TXON[4] 25 600 -1840 138 U 50 50 1 1 W
X VSSA 35 1585 -1840 138 U 50 50 1 1 P
X Test_Pin1 45 2690 -650 138 L 50 50 1 1 W
X SDA_MDIO 55 2690 350 138 L 50 50 1 1 W
X MRXC/PTXC 65 1900 2390 138 D 50 50 1 1 P
X P7_LED[1]/LED_BLNK_TIME 75 900 2390 138 D 50 50 1 1 P
X P5_LED[1]/Sel_PortPri[1] 85 -100 2390 138 D 50 50 1 1 P
X VDDD 95 -1100 2390 138 D 50 50 1 1 P
X TXOP[3] 16 -290 -1840 138 U 50 50 1 1 W
X VDDA 26 685 -1840 138 U 50 50 1 1 P
X TXOP[6] 36 1685 -1840 138 U 50 50 1 1 P
X NC 46 2690 -550 138 L 50 50 1 1 W
X MTXC/PRXC 56 2690 450 138 L 50 50 1 1 W
X MRXDV/PTXEN 66 1800 2390 138 D 50 50 1 1 P
X P7_LED[0]/Dis_ARPVLAN 76 800 2390 138 D 50 50 1 1 P
X P5_LED[0]/Sel_PortPri[0] 86 -200 2390 138 D 50 50 1 1 P
X VSSD 96 -1200 2390 138 D 50 50 1 1 P
X VSSA 17 -200 -1840 138 U 50 50 1 1 P
X TXON[5] 27 785 -1840 138 U 50 50 1 1 W
X TXON[6] 37 1785 -1840 138 U 50 50 1 1 P
X RESET# 47 2690 -450 138 L 50 50 1 1 P
X MTXEN/PRXDV 57 2690 550 138 L 50 50 1 1 P
X MRXD[0]/PTXD[0] 67 1700 2390 138 D 50 50 1 1 W
X P6_LED[3]/Dis_LeakyVLAN 77 700 2390 138 D 50 50 1 1 W
X VDDD 87 -300 2390 138 D 50 50 1 1 P
X P3_LED[1]/Dis_Trunk 97 -1300 2390 138 D 50 50 1 1 P
X RXIP[3] 18 -100 -1840 138 U 50 50 1 1 P
X TXOP[5] 28 885 -1840 138 U 50 50 1 1 P
X VDDA 38 1885 -1840 138 U 50 50 1 1 P
X MII_FCTRL_STA 48 2690 -350 138 L 50 50 1 1 P
X MTXD[0]/PRXD[0] 58 2690 650 138 L 50 50 1 1 P
X MRXD[1]/PTXD[1] 68 1600 2390 138 D 50 50 1 1 P
X P6_LED[2]/Dis_VLAN 78 600 2390 138 D 50 50 1 1 P
X VSSD 88 -400 2390 138 D 50 50 1 1 P
X P3_LED[0]/LED_MODE[2] 98 -1400 2390 138 D 50 50 1 1 P
X RXIN[3] 19 0 -1840 138 U 50 50 1 1 P
X VSSA 29 985 -1840 138 U 50 50 1 1 P
X RXIN[7] 39 2690 -1250 138 L 50 50 1 1 P
X MII_SPD_STA 49 2690 -250 138 L 50 50 1 1 P
X MTXD[1]/PRXD[1] 59 2690 750 138 L 50 50 1 1 P
X MRXD[2]/PTXD[2] 69 1500 2390 138 D 50 50 1 1 P
X VDDD 79 500 2390 138 D 50 50 1 1 P
X P4_LED[3]/Max_Pause_Count 89 -500 2390 138 D 50 50 1 1 P
X P2_LED[3]/LED_MODE[1] 99 -1500 2390 138 D 50 50 1 1 P
X P2_LED[2]/LED_MODE[0] 100 -1600 2390 138 D 50 50 1 1 P
X Force_Speed/P0_LED[2] 110 -2690 505 138 R 50 50 1 1 P
X VDDPLL 120 -2690 -495 138 R 50 50 1 1 P
X P2_LED[1]/MII_MODE[1] 101 -1700 2390 138 D 50 50 1 1 P
X En_BRD_CTRL/P0_LED[1] 111 -2690 405 138 R 50 50 1 1 P
X Test_pin3 121 -2690 -595 138 R 50 50 1 1 P
X P2_LED[0]/MII_MODE[0] 102 -1800 2390 138 D 50 50 1 1 W
X En_RST_BLNK/P0_LED[0] 112 -2690 305 138 R 50 50 1 1 P
X IBREF 122 -2690 -695 138 R 50 50 1 1 P
X En_AutoXover/P1_LED[3] 103 -2690 1205 138 R 50 50 1 1 P
X EnEEPROM/LoopLED# 113 -2690 205 138 R 50 50 1 1 P
X VDDA 123 -2690 -795 138 R 50 50 1 1 P
X En_ANEG/P1_LED[2] 104 -2690 1105 138 R 50 50 1 1 P
X VDDD 114 -2690 105 138 R 50 50 1 1 P
X TXON[0] 124 -2690 -895 138 R 50 50 1 1 P
X En_FCTRL/P1_LED[1] 105 -2690 1005 138 R 50 50 1 1 P
X VSSD/RE4 115 -2690 5 138 R 50 50 1 1 P
X TXOP[0] 125 -2690 -995 138 R 50 50 1 1 P
X En_BKPRS/P1_LED[0] 106 -2690 905 138 R 50 50 1 1 P
X Test_pin2 116 -2690 -95 138 R 50 50 1 1 P
X VSSA 126 -2690 -1095 138 R 50 50 1 1 W
X VDDD 107 -2690 805 138 R 50 50 1 1 P
X VSSPLL 117 -2690 -195 138 R 50 50 1 1 P
X RXIP[0] 127 -2690 -1195 138 R 50 50 1 1 P
X VSSD 108 -2690 705 138 R 50 50 1 1 P
X X1 118 -2690 -295 138 R 50 50 1 1 P
X RXIN[0] 128 -2690 -1300 138 R 50 50 1 1 P
X Force_Duplex/P0_LED[3] 109 -2690 605 138 R 50 50 1 1 P
X X2 119 -2690 -395 138 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
