Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 12:53:57 2022
| Host         : DESKTOP-OJK9U19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proj_top_timing_summary_routed.rpt -pb proj_top_timing_summary_routed.pb -rpx proj_top_timing_summary_routed.rpx -warn_on_violation
| Design       : proj_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.942        0.000                      0                  245        0.133        0.000                      0                  245        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.942        0.000                      0                  245        0.133        0.000                      0                  245        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 StateLogic/COUNT_MAX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.085ns (29.043%)  route 2.651ns (70.957%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.548     5.069    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  StateLogic/COUNT_MAX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  StateLogic/COUNT_MAX_reg[0]/Q
                         net (fo=1, routed)           1.079     6.604    StateLogic/COUNT_MAX_reg_n_0_[0]
    SLICE_X29Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.728 f  StateLogic/currentState[2]_i_4/O
                         net (fo=2, routed)           0.433     7.161    StateLogic/currentState[2]_i_4_n_0
    SLICE_X29Y22         LUT4 (Prop_lut4_I3_O)        0.150     7.311 f  StateLogic/currentState[1]_i_2/O
                         net (fo=1, routed)           0.575     7.885    StateLogic/logic_go1__0
    SLICE_X29Y23         LUT5 (Prop_lut5_I0_O)        0.355     8.240 r  StateLogic/currentState[1]_i_1/O
                         net (fo=1, routed)           0.565     8.805    StateLogic/currentState[1]_i_1_n_0
    SLICE_X29Y23         FDRE                                         r  StateLogic/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.432    14.773    StateLogic/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  StateLogic/currentState_reg[1]/C
                         clock pessimism              0.274    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)       -0.265    14.747    StateLogic/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 go_deb/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.920ns (52.192%)  route 1.759ns (47.808%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.549     5.070    go_deb/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  go_deb/count_reg[22]/Q
                         net (fo=26, routed)          1.759     7.285    go_deb/count_reg[22]
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.409 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.409    go_deb/count[0]_i_5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.959 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    go_deb/count_reg[0]_i_1_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    go_deb/count_reg[4]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.187 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    go_deb/count_reg[8]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.301 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    go_deb/count_reg[12]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  go_deb/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.415    go_deb/count_reg[16]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.749 r  go_deb/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.749    go_deb/count_reg[20]_i_1_n_6
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.433    14.774    go_deb/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[21]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.062    15.097    go_deb/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 go_deb/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.899ns (51.918%)  route 1.759ns (48.082%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.549     5.070    go_deb/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  go_deb/count_reg[22]/Q
                         net (fo=26, routed)          1.759     7.285    go_deb/count_reg[22]
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.409 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.409    go_deb/count[0]_i_5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.959 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    go_deb/count_reg[0]_i_1_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    go_deb/count_reg[4]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.187 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    go_deb/count_reg[8]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.301 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    go_deb/count_reg[12]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  go_deb/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.415    go_deb/count_reg[16]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.728 r  go_deb/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.728    go_deb/count_reg[20]_i_1_n_4
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.433    14.774    go_deb/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[23]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.062    15.097    go_deb/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 go_deb/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 1.806ns (50.663%)  route 1.759ns (49.337%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.549     5.070    go_deb/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  go_deb/count_reg[22]/Q
                         net (fo=26, routed)          1.759     7.285    go_deb/count_reg[22]
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.409 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.409    go_deb/count[0]_i_5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.959 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    go_deb/count_reg[0]_i_1_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    go_deb/count_reg[4]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.187 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    go_deb/count_reg[8]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.301 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    go_deb/count_reg[12]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.635 r  go_deb/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.635    go_deb/count_reg[16]_i_1_n_6
    SLICE_X28Y21         FDRE                                         r  go_deb/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.435    14.776    go_deb/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  go_deb/count_reg[17]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.062    15.077    go_deb/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 go_deb/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.825ns (50.925%)  route 1.759ns (49.075%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.549     5.070    go_deb/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  go_deb/count_reg[22]/Q
                         net (fo=26, routed)          1.759     7.285    go_deb/count_reg[22]
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.409 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.409    go_deb/count[0]_i_5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.959 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    go_deb/count_reg[0]_i_1_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    go_deb/count_reg[4]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.187 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    go_deb/count_reg[8]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.301 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    go_deb/count_reg[12]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  go_deb/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.415    go_deb/count_reg[16]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.654 r  go_deb/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.654    go_deb/count_reg[20]_i_1_n_5
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.433    14.774    go_deb/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[22]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.062    15.097    go_deb/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 go_deb/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 1.809ns (50.705%)  route 1.759ns (49.295%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.549     5.070    go_deb/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  go_deb/count_reg[22]/Q
                         net (fo=26, routed)          1.759     7.285    go_deb/count_reg[22]
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.409 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.409    go_deb/count[0]_i_5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.959 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    go_deb/count_reg[0]_i_1_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    go_deb/count_reg[4]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.187 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    go_deb/count_reg[8]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.301 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    go_deb/count_reg[12]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  go_deb/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.415    go_deb/count_reg[16]_i_1_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.638 r  go_deb/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.638    go_deb/count_reg[20]_i_1_n_7
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.433    14.774    go_deb/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[20]/C
                         clock pessimism              0.296    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X28Y22         FDRE (Setup_fdre_C_D)        0.062    15.097    go_deb/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 go_deb/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 1.785ns (50.371%)  route 1.759ns (49.629%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.549     5.070    go_deb/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  go_deb/count_reg[22]/Q
                         net (fo=26, routed)          1.759     7.285    go_deb/count_reg[22]
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.409 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.409    go_deb/count[0]_i_5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.959 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    go_deb/count_reg[0]_i_1_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    go_deb/count_reg[4]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.187 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    go_deb/count_reg[8]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.301 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    go_deb/count_reg[12]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.614 r  go_deb/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.614    go_deb/count_reg[16]_i_1_n_4
    SLICE_X28Y21         FDRE                                         r  go_deb/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.435    14.776    go_deb/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  go_deb/count_reg[19]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.062    15.077    go_deb/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 go_deb/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 1.711ns (49.312%)  route 1.759ns (50.688%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.549     5.070    go_deb/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  go_deb/count_reg[22]/Q
                         net (fo=26, routed)          1.759     7.285    go_deb/count_reg[22]
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.409 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.409    go_deb/count[0]_i_5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.959 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    go_deb/count_reg[0]_i_1_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    go_deb/count_reg[4]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.187 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    go_deb/count_reg[8]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.301 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    go_deb/count_reg[12]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.540 r  go_deb/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.540    go_deb/count_reg[16]_i_1_n_5
    SLICE_X28Y21         FDRE                                         r  go_deb/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.435    14.776    go_deb/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  go_deb/count_reg[18]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.062    15.077    go_deb/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.547ns  (required time - arrival time)
  Source:                 StateLogic/current_out_val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/zero_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.730ns (23.462%)  route 2.381ns (76.537%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.545     5.066    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  StateLogic/current_out_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  StateLogic/current_out_val_reg[6]/Q
                         net (fo=12, routed)          1.228     6.750    StateLogic/Q[6]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.874 r  StateLogic/zero_flag_i_2/O
                         net (fo=1, routed)           0.680     7.554    StateLogic/zero_flag_i_2_n_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I1_O)        0.150     7.704 r  StateLogic/zero_flag_i_1/O
                         net (fo=1, routed)           0.473     8.178    StateLogic/zero_flag_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  StateLogic/zero_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430    14.771    StateLogic/clk_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  StateLogic/zero_flag_reg/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)       -0.271    14.725    StateLogic/zero_flag_reg
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                  6.547    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 go_deb/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 1.695ns (49.077%)  route 1.759ns (50.922%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.549     5.070    go_deb/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  go_deb/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  go_deb/count_reg[22]/Q
                         net (fo=26, routed)          1.759     7.285    go_deb/count_reg[22]
    SLICE_X28Y17         LUT5 (Prop_lut5_I2_O)        0.124     7.409 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.409    go_deb/count[0]_i_5_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.959 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    go_deb/count_reg[0]_i_1_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    go_deb/count_reg[4]_i_1_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.187 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    go_deb/count_reg[8]_i_1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.301 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.301    go_deb/count_reg[12]_i_1_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.524 r  go_deb/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.524    go_deb/count_reg[16]_i_1_n_7
    SLICE_X28Y21         FDRE                                         r  go_deb/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.435    14.776    go_deb/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  go_deb/count_reg[16]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X28Y21         FDRE (Setup_fdre_C_D)        0.062    15.077    go_deb/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  6.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 REG_A/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/current_out_val_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    REG_A/clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  REG_A/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  REG_A/q_reg[5]/Q
                         net (fo=5, routed)           0.068     1.642    StateLogic/current_out_val_reg[7]_0[5]
    SLICE_X31Y25         FDRE                                         r  StateLogic/current_out_val_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.816     1.943    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  StateLogic/current_out_val_reg[5]_lopt_replica/C
                         clock pessimism             -0.510     1.433    
    SLICE_X31Y25         FDRE (Hold_fdre_C_D)         0.076     1.509    StateLogic/current_out_val_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 StateLogic/logic_switches_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/reg_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    StateLogic/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  StateLogic/logic_switches_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  StateLogic/logic_switches_reg[2]/Q
                         net (fo=1, routed)           0.058     1.633    StateLogic/logic_switches[2]
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[2]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.047     1.494    StateLogic/reg_B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 StateLogic/logic_switches_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/reg_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  StateLogic/logic_switches_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  StateLogic/logic_switches_reg[6]/Q
                         net (fo=1, routed)           0.113     1.687    StateLogic/logic_switches[6]
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[6]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.076     1.523    StateLogic/reg_B_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 StateLogic/logic_switches_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/reg_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  StateLogic/logic_switches_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  StateLogic/logic_switches_reg[7]/Q
                         net (fo=1, routed)           0.116     1.690    StateLogic/logic_switches[7]
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[7]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.078     1.525    StateLogic/reg_B_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 StateLogic/logic_switches_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/reg_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  StateLogic/logic_switches_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  StateLogic/logic_switches_reg[5]/Q
                         net (fo=1, routed)           0.112     1.686    StateLogic/logic_switches[5]
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[5]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.071     1.518    StateLogic/reg_B_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 StateLogic/logic_switches_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/reg_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  StateLogic/logic_switches_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  StateLogic/logic_switches_reg[4]/Q
                         net (fo=1, routed)           0.119     1.694    StateLogic/logic_switches[4]
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[4]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.075     1.522    StateLogic/reg_B_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 StateLogic/reg_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_B/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  StateLogic/reg_B_reg[0]/Q
                         net (fo=1, routed)           0.105     1.680    REG_B/q_reg[7]_0[0]
    SLICE_X30Y23         FDRE                                         r  REG_B/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    REG_B/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  REG_B/q_reg[0]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.060     1.507    REG_B/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SEG_CTL/bcd/m_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_CTL/bcd/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  SEG_CTL/bcd/m_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  SEG_CTL/bcd/m_val_reg[0]/Q
                         net (fo=3, routed)           0.128     1.703    SEG_CTL/bcd/m_val_reg_n_0_[0]
    SLICE_X34Y27         FDRE                                         r  SEG_CTL/bcd/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.818     1.945    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  SEG_CTL/bcd/B_reg[0]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.059     1.526    SEG_CTL/bcd/B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 StateLogic/reg_A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_A/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  StateLogic/reg_A_reg[2]/Q
                         net (fo=1, routed)           0.096     1.670    REG_A/q_reg[7]_0[2]
    SLICE_X33Y24         FDRE                                         r  REG_A/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.816     1.943    REG_A/clk_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  REG_A/q_reg[2]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.047     1.493    REG_A/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 REG_A/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/adderOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.199%)  route 0.139ns (42.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    REG_A/clk_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  REG_A/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  REG_A/q_reg[2]/Q
                         net (fo=6, routed)           0.139     1.713    REG_B/adderOut_reg[7][2]
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.758 r  REG_B/adderOut[3]_i_1/O
                         net (fo=1, routed)           0.000     1.758    StateLogic/adderOut_reg[7]_0[3]
    SLICE_X30Y24         FDRE                                         r  StateLogic/adderOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.816     1.943    StateLogic/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  StateLogic/adderOut_reg[3]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.121     1.567    StateLogic/adderOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y25   REG_A/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y24   REG_A/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y24   REG_A/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y24   REG_A/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y25   REG_A/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y25   REG_A/q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y24   REG_A/q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y24   REG_A/q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y23   REG_B/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y25   REG_A/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y25   REG_A/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y25   REG_A/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y25   REG_A/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y25   REG_A/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y25   REG_A/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y25   REG_A/q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y25   REG_A/q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 4.509ns (48.338%)  route 4.819ns (51.662%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.170     6.753    SEG_CTL/bcd/p_0_in[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.877 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.759     7.636    SEG_CTL/bcd/display_bin[0]
    SLICE_X35Y26         LUT4 (Prop_lut4_I2_O)        0.153     7.789 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.890    10.679    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.714    14.393 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.393    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 4.297ns (46.076%)  route 5.030ns (53.924%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.170     6.753    SEG_CTL/bcd/p_0_in[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.877 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.833     7.710    SEG_CTL/bcd/display_bin[0]
    SLICE_X35Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.834 r  SEG_CTL/bcd/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.027    10.861    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.392 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.392    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.326ns  (logic 4.529ns (48.567%)  route 4.796ns (51.433%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.170     6.753    SEG_CTL/bcd/p_0_in[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.877 f  SEG_CTL/bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.833     7.710    SEG_CTL/bcd/display_bin[0]
    SLICE_X35Y26         LUT4 (Prop_lut4_I2_O)        0.150     7.860 r  SEG_CTL/bcd/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.794    10.654    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.737    14.391 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.391    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.166ns  (logic 4.302ns (46.930%)  route 4.864ns (53.070%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.170     6.753    SEG_CTL/bcd/p_0_in[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.877 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.759     7.636    SEG_CTL/bcd/display_bin[0]
    SLICE_X35Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.760 r  SEG_CTL/bcd/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.936    10.696    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.231 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.231    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.969ns  (logic 4.522ns (50.415%)  route 4.448ns (49.585%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.170     6.753    SEG_CTL/bcd/p_0_in[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.877 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.655     7.532    SEG_CTL/bcd/display_bin[0]
    SLICE_X35Y26         LUT4 (Prop_lut4_I3_O)        0.152     7.684 r  SEG_CTL/bcd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.623    10.307    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.728    14.035 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.035    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.925ns  (logic 4.270ns (47.847%)  route 4.655ns (52.153%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.170     6.753    SEG_CTL/bcd/p_0_in[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.877 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.655     7.532    SEG_CTL/bcd/display_bin[0]
    SLICE_X35Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.656 r  SEG_CTL/bcd/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.830    10.486    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.990 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.990    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.792ns  (logic 4.295ns (48.853%)  route 4.497ns (51.147%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.170     6.753    SEG_CTL/bcd/p_0_in[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.877 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.754     7.631    SEG_CTL/bcd/display_bin[0]
    SLICE_X35Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.755 r  SEG_CTL/bcd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.573    10.328    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.857 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.857    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/zero_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.440ns  (logic 3.977ns (47.124%)  route 4.463ns (52.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.547     5.068    StateLogic/clk_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  StateLogic/zero_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  StateLogic/zero_flag_reg/Q
                         net (fo=1, routed)           4.463     9.987    zero_flag_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.509 r  zero_flag_OBUF_inst/O
                         net (fo=0)                   0.000    13.509    zero_flag
    L1                                                                r  zero_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 4.395ns (54.878%)  route 3.614ns (45.122%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.035     6.618    SEG_CTL/p_0_in[1]
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.152     6.770 r  SEG_CTL/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.579     9.349    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    13.074 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.074    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.381ns (55.072%)  route 3.574ns (44.928%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.034     6.617    SEG_CTL/p_0_in[1]
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.152     6.769 r  SEG_CTL/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.540     9.309    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    13.020 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.020    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.343ns (64.773%)  route 0.730ns (35.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    StateLogic/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  StateLogic/current_out_val_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  StateLogic/current_out_val_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.730     2.306    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.508 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.508    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.391ns (67.049%)  route 0.684ns (32.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  StateLogic/current_out_val_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  StateLogic/current_out_val_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.684     2.245    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.263     3.508 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.508    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.351ns (64.855%)  route 0.732ns (35.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.557     1.440    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  StateLogic/current_out_val_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  StateLogic/current_out_val_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.732     2.313    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.523 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.523    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.387ns (61.814%)  route 0.857ns (38.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  StateLogic/current_out_val_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  StateLogic/current_out_val_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.857     2.421    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.259     3.680 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.680    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.343ns (59.467%)  route 0.915ns (40.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    StateLogic/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  StateLogic/current_out_val_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  StateLogic/current_out_val_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.915     2.490    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.692 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.692    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.372ns (60.591%)  route 0.892ns (39.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  StateLogic/current_out_val_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/current_out_val_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.892     2.469    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.700 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.700    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.348ns (56.710%)  route 1.029ns (43.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  StateLogic/current_out_val_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/current_out_val_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.029     2.606    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.814 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.814    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/bcd/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.461ns (60.328%)  route 0.961ns (39.672%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  SEG_CTL/bcd/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  SEG_CTL/bcd/A_reg[2]/Q
                         net (fo=1, routed)           0.056     1.630    SEG_CTL/bcd/LED0[2]
    SLICE_X34Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.675 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.164     1.839    SEG_CTL/bcd/display_bin[2]
    SLICE_X35Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.884 r  SEG_CTL/bcd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.741     2.625    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.855 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.855    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.480ns (58.952%)  route 1.031ns (41.048%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  SEG_CTL/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  SEG_CTL/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.321     1.918    SEG_CTL/p_0_in[0]
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  SEG_CTL/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.709     2.672    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     3.943 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.943    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.397ns (55.194%)  route 1.134ns (44.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  StateLogic/current_out_val_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  StateLogic/current_out_val_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.134     2.695    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         1.269     3.963 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.963    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 1.703ns (27.907%)  route 4.400ns (72.093%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=9, routed)           3.386     4.841    reset_deb/mult_IBUF
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  reset_deb/reg_A[7]_i_4/O
                         net (fo=2, routed)           0.485     5.450    StateLogic/reg_A_reg[0]_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.574 r  StateLogic/reg_A[7]_i_1/O
                         net (fo=8, routed)           0.529     6.103    StateLogic/reg_A[7]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[0]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 1.703ns (27.907%)  route 4.400ns (72.093%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=9, routed)           3.386     4.841    reset_deb/mult_IBUF
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  reset_deb/reg_A[7]_i_4/O
                         net (fo=2, routed)           0.485     5.450    StateLogic/reg_A_reg[0]_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.574 r  StateLogic/reg_A[7]_i_1/O
                         net (fo=8, routed)           0.529     6.103    StateLogic/reg_A[7]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[1]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 1.703ns (27.907%)  route 4.400ns (72.093%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=9, routed)           3.386     4.841    reset_deb/mult_IBUF
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  reset_deb/reg_A[7]_i_4/O
                         net (fo=2, routed)           0.485     5.450    StateLogic/reg_A_reg[0]_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.574 r  StateLogic/reg_A[7]_i_1/O
                         net (fo=8, routed)           0.529     6.103    StateLogic/reg_A[7]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[2]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 1.703ns (27.907%)  route 4.400ns (72.093%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=9, routed)           3.386     4.841    reset_deb/mult_IBUF
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  reset_deb/reg_A[7]_i_4/O
                         net (fo=2, routed)           0.485     5.450    StateLogic/reg_A_reg[0]_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.574 r  StateLogic/reg_A[7]_i_1/O
                         net (fo=8, routed)           0.529     6.103    StateLogic/reg_A[7]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[3]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 1.703ns (27.907%)  route 4.400ns (72.093%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=9, routed)           3.386     4.841    reset_deb/mult_IBUF
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  reset_deb/reg_A[7]_i_4/O
                         net (fo=2, routed)           0.485     5.450    StateLogic/reg_A_reg[0]_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.574 r  StateLogic/reg_A[7]_i_1/O
                         net (fo=8, routed)           0.529     6.103    StateLogic/reg_A[7]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[4]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 1.703ns (27.907%)  route 4.400ns (72.093%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=9, routed)           3.386     4.841    reset_deb/mult_IBUF
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  reset_deb/reg_A[7]_i_4/O
                         net (fo=2, routed)           0.485     5.450    StateLogic/reg_A_reg[0]_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.574 r  StateLogic/reg_A[7]_i_1/O
                         net (fo=8, routed)           0.529     6.103    StateLogic/reg_A[7]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[5]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 1.703ns (27.907%)  route 4.400ns (72.093%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=9, routed)           3.386     4.841    reset_deb/mult_IBUF
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  reset_deb/reg_A[7]_i_4/O
                         net (fo=2, routed)           0.485     5.450    StateLogic/reg_A_reg[0]_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.574 r  StateLogic/reg_A[7]_i_1/O
                         net (fo=8, routed)           0.529     6.103    StateLogic/reg_A[7]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[6]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 1.703ns (27.907%)  route 4.400ns (72.093%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=9, routed)           3.386     4.841    reset_deb/mult_IBUF
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  reset_deb/reg_A[7]_i_4/O
                         net (fo=2, routed)           0.485     5.450    StateLogic/reg_A_reg[0]_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.574 r  StateLogic/reg_A[7]_i_1/O
                         net (fo=8, routed)           0.529     6.103    StateLogic/reg_A[7]_i_1_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[7]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.703ns (28.176%)  route 4.342ns (71.824%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=9, routed)           3.386     4.841    reset_deb/mult_IBUF
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  reset_deb/reg_A[7]_i_4/O
                         net (fo=2, routed)           0.433     5.398    StateLogic/reg_A_reg[0]_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.522 r  StateLogic/reg_A[7]_i_2/O
                         net (fo=8, routed)           0.522     6.045    StateLogic/reg_A[7]_i_2_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[0]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.703ns (28.176%)  route 4.342ns (71.824%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=9, routed)           3.386     4.841    reset_deb/mult_IBUF
    SLICE_X31Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.965 r  reset_deb/reg_A[7]_i_4/O
                         net (fo=2, routed)           0.433     5.398    StateLogic/reg_A_reg[0]_0
    SLICE_X31Y22         LUT5 (Prop_lut5_I1_O)        0.124     5.522 r  StateLogic/reg_A[7]_i_2/O
                         net (fo=8, routed)           0.522     6.045    StateLogic/reg_A[7]_i_2_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/held_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.210ns (20.919%)  route 0.792ns (79.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.792     1.002    go_deb/go_IBUF
    SLICE_X29Y18         FDRE                                         r  go_deb/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.824     1.951    go_deb/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  go_deb/held_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/held_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.222ns (21.748%)  route 0.798ns (78.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.798     1.020    reset_deb/reset_IBUF
    SLICE_X31Y18         FDRE                                         r  reset_deb/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.823     1.950    reset_deb/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  reset_deb/held_reg/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.732%)  route 0.852ns (80.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.852     1.062    go_deb/go_IBUF
    SLICE_X28Y17         FDRE                                         r  go_deb/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    go_deb/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  go_deb/count_reg[0]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.732%)  route 0.852ns (80.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.852     1.062    go_deb/go_IBUF
    SLICE_X28Y17         FDRE                                         r  go_deb/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    go_deb/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  go_deb/count_reg[1]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.732%)  route 0.852ns (80.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.852     1.062    go_deb/go_IBUF
    SLICE_X28Y17         FDRE                                         r  go_deb/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    go_deb/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  go_deb/count_reg[2]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.732%)  route 0.852ns (80.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.852     1.062    go_deb/go_IBUF
    SLICE_X28Y17         FDRE                                         r  go_deb/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.825     1.952    go_deb/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  go_deb/count_reg[3]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.732%)  route 0.852ns (80.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.852     1.062    go_deb/go_IBUF
    SLICE_X28Y18         FDRE                                         r  go_deb/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.824     1.951    go_deb/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  go_deb/count_reg[4]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.732%)  route 0.852ns (80.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.852     1.062    go_deb/go_IBUF
    SLICE_X28Y18         FDRE                                         r  go_deb/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.824     1.951    go_deb/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  go_deb/count_reg[5]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.732%)  route 0.852ns (80.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.852     1.062    go_deb/go_IBUF
    SLICE_X28Y18         FDRE                                         r  go_deb/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.824     1.951    go_deb/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  go_deb/count_reg[6]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.732%)  route 0.852ns (80.268%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.852     1.062    go_deb/go_IBUF
    SLICE_X28Y18         FDRE                                         r  go_deb/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.824     1.951    go_deb/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  go_deb/count_reg[7]/C





