<stg><name>attention</name>


<trans_list>

<trans id="400" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="18" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="21" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="24" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="25" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="28" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:0  %quantized_hidden_sta = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:1  %q_proj_re_0_V = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="q_proj_re_0_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:2  %k_proj_re_0_V = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="k_proj_re_0_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:3  %v_proj_re_0_V = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="v_proj_re_0_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:4  %k_cache_upd_0_V = alloca [12 x i32], align 4

]]></Node>
<StgValue><ssdm name="k_cache_upd_0_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:5  %k_cache_upd_1_V = alloca [12 x i32], align 4

]]></Node>
<StgValue><ssdm name="k_cache_upd_1_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:6  %k_cache_upd_2_V = alloca [12 x i32], align 4

]]></Node>
<StgValue><ssdm name="k_cache_upd_2_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:7  %k_cache_upd_3_V = alloca [12 x i32], align 4

]]></Node>
<StgValue><ssdm name="k_cache_upd_3_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:8  %v_cache_upd_0_V = alloca [12 x i32], align 4

]]></Node>
<StgValue><ssdm name="v_cache_upd_0_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:9  %v_cache_upd_1_V = alloca [12 x i32], align 4

]]></Node>
<StgValue><ssdm name="v_cache_upd_1_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:10  %v_cache_upd_2_V = alloca [12 x i32], align 4

]]></Node>
<StgValue><ssdm name="v_cache_upd_2_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:11  %v_cache_upd_3_V = alloca [12 x i32], align 4

]]></Node>
<StgValue><ssdm name="v_cache_upd_3_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:12  %k_proj_transposed_0 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="k_proj_transposed_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:13  %k_proj_transposed_1 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="k_proj_transposed_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:14  %k_proj_transposed_2 = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="k_proj_transposed_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:15  %attn_output_2D_0_V = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="64">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:16  %quantized_final_outp = alloca [16 x i8], align 1

]]></Node>
<StgValue><ssdm name="quantized_final_outp"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:17  call fastcc void @"rms_norm<16>"([16 x i32]* %hidden_states_0_V, [16 x i32]* @ln_weight_in_V)

]]></Node>
<StgValue><ssdm name="call_ln93"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:17  call fastcc void @"rms_norm<16>"([16 x i32]* %hidden_states_0_V, [16 x i32]* @ln_weight_in_V)

]]></Node>
<StgValue><ssdm name="call_ln93"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:18  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str60)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin:19  br label %0

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %j_0_0_i = phi i5 [ 0, %INIT_2D_MEM_LOOP_1_begin ], [ %add_ln36, %1 ]

]]></Node>
<StgValue><ssdm name="j_0_0_i"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln36 = icmp eq i5 %j_0_0_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln36 = add i5 %j_0_0_i, 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln36, label %INIT_2D_MEM_LOOP_1_end, label %1

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str61) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln37 = zext i5 %j_0_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %quantized_hidden_sta_1 = getelementptr [16 x i8]* %quantized_hidden_sta, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="quantized_hidden_sta_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:3  store i8 0, i8* %quantized_hidden_sta_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:0  %attn_weights_V_0_3_0_6 = alloca i32

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:1  %attn_weights_V_0_2_0_6 = alloca i32

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0_6"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:2  %attn_weights_V_0_1_0_6 = alloca i32

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0_6"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:3  %attn_weights_V_0_0_0_6 = alloca i32

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0_6"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:4  %attn_weights_V_2_3_0_4 = alloca i32

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_3_0_4"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:5  %attn_weights_V_2_2_0_4 = alloca i32

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_2_0_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:6  %attn_weights_V_2_1_0_4 = alloca i32

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_1_0_4"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:7  %attn_weights_V_2_0_0_4 = alloca i32

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_0_0_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:8  %attn_weights_V_1_3_0_4 = alloca i32

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_3_0_4"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:9  %attn_weights_V_1_2_0_4 = alloca i32

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_2_0_4"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:10  %attn_weights_V_1_1_0_4 = alloca i32

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_1_0_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:11  %attn_weights_V_1_0_0_4 = alloca i32

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_0_0_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:13  %scales_0_V = call fastcc i32 @quantize_activation([16 x i32]* %hidden_states_0_V, [16 x i8]* %quantized_hidden_sta)

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:14  call fastcc void @init_2d_mem([16 x i32]* %q_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:15  call fastcc void @init_2d_mem([16 x i32]* %k_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln120"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:16  call fastcc void @init_2d_mem([16 x i32]* %v_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln121"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:13  %scales_0_V = call fastcc i32 @quantize_activation([16 x i32]* %hidden_states_0_V, [16 x i8]* %quantized_hidden_sta)

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:14  call fastcc void @init_2d_mem([16 x i32]* %q_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:15  call fastcc void @init_2d_mem([16 x i32]* %k_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln120"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:16  call fastcc void @init_2d_mem([16 x i32]* %v_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ln121"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="28" op_9_bw="0" op_10_bw="32" op_11_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:17  call fastcc void @linear_forward_no_mu([16 x i8]* %quantized_hidden_sta, [16 x i32]* %q_proj_re_0_V, i32 %scales_0_V, [16 x i8]* @q_weights_V_0, [16 x i8]* @q_weights_V_1, [16 x i8]* @q_weights_V_2, [16 x i8]* @q_weights_V_3, i28 80394400)

]]></Node>
<StgValue><ssdm name="call_ln123"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="28" op_9_bw="0" op_10_bw="32" op_11_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:17  call fastcc void @linear_forward_no_mu([16 x i8]* %quantized_hidden_sta, [16 x i32]* %q_proj_re_0_V, i32 %scales_0_V, [16 x i8]* @q_weights_V_0, [16 x i8]* @q_weights_V_1, [16 x i8]* @q_weights_V_2, [16 x i8]* @q_weights_V_3, i28 80394400)

]]></Node>
<StgValue><ssdm name="call_ln123"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="28" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:18  call fastcc void @linear_forward_no_mu([16 x i8]* %quantized_hidden_sta, [16 x i32]* %k_proj_re_0_V, i32 %scales_0_V, [16 x i8]* @k_weights_V_0, [16 x i8]* @k_weights_V_1, [16 x i8]* @k_weights_V_2, [16 x i8]* @k_weights_V_3, i28 78996735)

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:20  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @reshape_2D_to_3D([16 x i32]* %q_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="28" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:18  call fastcc void @linear_forward_no_mu([16 x i8]* %quantized_hidden_sta, [16 x i32]* %k_proj_re_0_V, i32 %scales_0_V, [16 x i8]* @k_weights_V_0, [16 x i8]* @k_weights_V_1, [16 x i8]* @k_weights_V_2, [16 x i8]* @k_weights_V_3, i28 78996735)

]]></Node>
<StgValue><ssdm name="call_ln130"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:20  %call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @reshape_2D_to_3D([16 x i32]* %q_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:21  %q_proj_V_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="q_proj_V_0"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:22  %q_proj_V_0_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="q_proj_V_0_1"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:23  %q_proj_V_0_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="q_proj_V_0_2"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:24  %q_proj_V_0_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="q_proj_V_0_3"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:25  %q_proj_V_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="q_proj_V_1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:26  %q_proj_V_1_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="q_proj_V_1_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:27  %q_proj_V_1_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="q_proj_V_1_2"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:28  %q_proj_V_1_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="q_proj_V_1_3"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:29  %q_proj_V_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 8

]]></Node>
<StgValue><ssdm name="q_proj_V_2"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:30  %q_proj_V_2_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 9

]]></Node>
<StgValue><ssdm name="q_proj_V_2_1"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:31  %q_proj_V_2_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 10

]]></Node>
<StgValue><ssdm name="q_proj_V_2_2"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:32  %q_proj_V_2_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 11

]]></Node>
<StgValue><ssdm name="q_proj_V_2_3"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:33  %q_proj_V_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 12

]]></Node>
<StgValue><ssdm name="q_proj_V_3"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:34  %q_proj_V_3_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 13

]]></Node>
<StgValue><ssdm name="q_proj_V_3_1"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:35  %q_proj_V_3_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 14

]]></Node>
<StgValue><ssdm name="q_proj_V_3_2"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:36  %q_proj_V_3_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 15

]]></Node>
<StgValue><ssdm name="q_proj_V_3_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="28" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:19  call fastcc void @linear_forward_no_mu([16 x i8]* %quantized_hidden_sta, [16 x i32]* %v_proj_re_0_V, i32 %scales_0_V, [16 x i8]* @v_weights_V_0, [16 x i8]* @v_weights_V_1, [16 x i8]* @v_weights_V_2, [16 x i8]* @v_weights_V_3, i28 45827904)

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:37  %call_ret2 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @reshape_2D_to_3D([16 x i32]* %k_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="28" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:19  call fastcc void @linear_forward_no_mu([16 x i8]* %quantized_hidden_sta, [16 x i32]* %v_proj_re_0_V, i32 %scales_0_V, [16 x i8]* @v_weights_V_0, [16 x i8]* @v_weights_V_1, [16 x i8]* @v_weights_V_2, [16 x i8]* @v_weights_V_3, i28 45827904)

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:37  %call_ret2 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @reshape_2D_to_3D([16 x i32]* %k_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:38  %k_proj_V_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="k_proj_V_0"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:39  %k_proj_V_0_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="k_proj_V_0_1"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:40  %k_proj_V_0_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="k_proj_V_0_2"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:41  %k_proj_V_0_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 3

]]></Node>
<StgValue><ssdm name="k_proj_V_0_3"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:42  %k_proj_V_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 4

]]></Node>
<StgValue><ssdm name="k_proj_V_1"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:43  %k_proj_V_1_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 5

]]></Node>
<StgValue><ssdm name="k_proj_V_1_1"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:44  %k_proj_V_1_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 6

]]></Node>
<StgValue><ssdm name="k_proj_V_1_2"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:45  %k_proj_V_1_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 7

]]></Node>
<StgValue><ssdm name="k_proj_V_1_3"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:46  %k_proj_V_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 8

]]></Node>
<StgValue><ssdm name="k_proj_V_2"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:47  %k_proj_V_2_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 9

]]></Node>
<StgValue><ssdm name="k_proj_V_2_1"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:48  %k_proj_V_2_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 10

]]></Node>
<StgValue><ssdm name="k_proj_V_2_2"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:49  %k_proj_V_2_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 11

]]></Node>
<StgValue><ssdm name="k_proj_V_2_3"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:50  %k_proj_V_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 12

]]></Node>
<StgValue><ssdm name="k_proj_V_3"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:51  %k_proj_V_3_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 13

]]></Node>
<StgValue><ssdm name="k_proj_V_3_1"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:52  %k_proj_V_3_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 14

]]></Node>
<StgValue><ssdm name="k_proj_V_3_2"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:53  %k_proj_V_3_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret2, 15

]]></Node>
<StgValue><ssdm name="k_proj_V_3_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:54  %call_ret3 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @reshape_2D_to_3D([16 x i32]* %v_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1024" op_0_bw="1024" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="24" op_34_bw="22">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:71  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @apply_rotary_pos_emb(i32 %q_proj_V_0, i32 %q_proj_V_0_1, i32 %q_proj_V_0_2, i32 %q_proj_V_0_3, i32 %q_proj_V_1, i32 %q_proj_V_1_1, i32 %q_proj_V_1_2, i32 %q_proj_V_1_3, i32 %q_proj_V_2, i32 %q_proj_V_2_1, i32 %q_proj_V_2_2, i32 %q_proj_V_2_3, i32 %q_proj_V_3, i32 %q_proj_V_3_1, i32 %q_proj_V_3_2, i32 %q_proj_V_3_3, i32 %k_proj_V_0, i32 %k_proj_V_0_1, i32 %k_proj_V_0_2, i32 %k_proj_V_0_3, i32 %k_proj_V_1, i32 %k_proj_V_1_1, i32 %k_proj_V_1_2, i32 %k_proj_V_1_3, i32 %k_proj_V_2, i32 %k_proj_V_2_1, i32 %k_proj_V_2_2, i32 %k_proj_V_2_3, i32 %k_proj_V_3, i32 %k_proj_V_3_1, i32 %k_proj_V_3_2, i32 %k_proj_V_3_3)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="127" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:54  %call_ret3 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @reshape_2D_to_3D([16 x i32]* %v_proj_re_0_V)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:55  %v_proj_V_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="v_proj_V_0"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:56  %v_proj_V_0_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="v_proj_V_0_1"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:57  %v_proj_V_0_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 2

]]></Node>
<StgValue><ssdm name="v_proj_V_0_2"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:58  %v_proj_V_0_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 3

]]></Node>
<StgValue><ssdm name="v_proj_V_0_3"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:59  %v_proj_V_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 4

]]></Node>
<StgValue><ssdm name="v_proj_V_1"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:60  %v_proj_V_1_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 5

]]></Node>
<StgValue><ssdm name="v_proj_V_1_1"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:61  %v_proj_V_1_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 6

]]></Node>
<StgValue><ssdm name="v_proj_V_1_2"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:62  %v_proj_V_1_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 7

]]></Node>
<StgValue><ssdm name="v_proj_V_1_3"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:63  %v_proj_V_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 8

]]></Node>
<StgValue><ssdm name="v_proj_V_2"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:64  %v_proj_V_2_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 9

]]></Node>
<StgValue><ssdm name="v_proj_V_2_1"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:65  %v_proj_V_2_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 10

]]></Node>
<StgValue><ssdm name="v_proj_V_2_2"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:66  %v_proj_V_2_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 11

]]></Node>
<StgValue><ssdm name="v_proj_V_2_3"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:67  %v_proj_V_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 12

]]></Node>
<StgValue><ssdm name="v_proj_V_3"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:68  %v_proj_V_3_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 13

]]></Node>
<StgValue><ssdm name="v_proj_V_3_1"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:69  %v_proj_V_3_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 14

]]></Node>
<StgValue><ssdm name="v_proj_V_3_2"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="512">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:70  %v_proj_V_3_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret3, 15

]]></Node>
<StgValue><ssdm name="v_proj_V_3_3"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1024" op_0_bw="1024" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="24" op_34_bw="22">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:71  %call_ret4 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @apply_rotary_pos_emb(i32 %q_proj_V_0, i32 %q_proj_V_0_1, i32 %q_proj_V_0_2, i32 %q_proj_V_0_3, i32 %q_proj_V_1, i32 %q_proj_V_1_1, i32 %q_proj_V_1_2, i32 %q_proj_V_1_3, i32 %q_proj_V_2, i32 %q_proj_V_2_1, i32 %q_proj_V_2_2, i32 %q_proj_V_2_3, i32 %q_proj_V_3, i32 %q_proj_V_3_1, i32 %q_proj_V_3_2, i32 %q_proj_V_3_3, i32 %k_proj_V_0, i32 %k_proj_V_0_1, i32 %k_proj_V_0_2, i32 %k_proj_V_0_3, i32 %k_proj_V_1, i32 %k_proj_V_1_1, i32 %k_proj_V_1_2, i32 %k_proj_V_1_3, i32 %k_proj_V_2, i32 %k_proj_V_2_1, i32 %k_proj_V_2_2, i32 %k_proj_V_2_3, i32 %k_proj_V_3, i32 %k_proj_V_3_1, i32 %k_proj_V_3_2, i32 %k_proj_V_3_3)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:72  %q_embed_V_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="q_embed_V_0"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:73  %q_embed_V_0_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="q_embed_V_0_1"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:74  %q_embed_V_0_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 2

]]></Node>
<StgValue><ssdm name="q_embed_V_0_2"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:75  %q_embed_V_0_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 3

]]></Node>
<StgValue><ssdm name="q_embed_V_0_3"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:76  %q_embed_V_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 4

]]></Node>
<StgValue><ssdm name="q_embed_V_1"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:77  %q_embed_V_1_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 5

]]></Node>
<StgValue><ssdm name="q_embed_V_1_1"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:78  %q_embed_V_1_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 6

]]></Node>
<StgValue><ssdm name="q_embed_V_1_2"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:79  %q_embed_V_1_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 7

]]></Node>
<StgValue><ssdm name="q_embed_V_1_3"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:80  %q_embed_V_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 8

]]></Node>
<StgValue><ssdm name="q_embed_V_2"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:81  %q_embed_V_2_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 9

]]></Node>
<StgValue><ssdm name="q_embed_V_2_1"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:82  %q_embed_V_2_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 10

]]></Node>
<StgValue><ssdm name="q_embed_V_2_2"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:83  %q_embed_V_2_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 11

]]></Node>
<StgValue><ssdm name="q_embed_V_2_3"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:84  %q_embed_V_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 12

]]></Node>
<StgValue><ssdm name="q_embed_V_3"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:85  %q_embed_V_3_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 13

]]></Node>
<StgValue><ssdm name="q_embed_V_3_1"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:86  %q_embed_V_3_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 14

]]></Node>
<StgValue><ssdm name="q_embed_V_3_2"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:87  %q_embed_V_3_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 15

]]></Node>
<StgValue><ssdm name="q_embed_V_3_3"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:88  %k_embed_V_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 16

]]></Node>
<StgValue><ssdm name="k_embed_V_0"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:89  %k_embed_V_0_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 17

]]></Node>
<StgValue><ssdm name="k_embed_V_0_1"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:90  %k_embed_V_0_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 18

]]></Node>
<StgValue><ssdm name="k_embed_V_0_2"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:91  %k_embed_V_0_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 19

]]></Node>
<StgValue><ssdm name="k_embed_V_0_3"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:92  %k_embed_V_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 20

]]></Node>
<StgValue><ssdm name="k_embed_V_1"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:93  %k_embed_V_1_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 21

]]></Node>
<StgValue><ssdm name="k_embed_V_1_1"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:94  %k_embed_V_1_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 22

]]></Node>
<StgValue><ssdm name="k_embed_V_1_2"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:95  %k_embed_V_1_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 23

]]></Node>
<StgValue><ssdm name="k_embed_V_1_3"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:96  %k_embed_V_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 24

]]></Node>
<StgValue><ssdm name="k_embed_V_2"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:97  %k_embed_V_2_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 25

]]></Node>
<StgValue><ssdm name="k_embed_V_2_1"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:98  %k_embed_V_2_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 26

]]></Node>
<StgValue><ssdm name="k_embed_V_2_2"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:99  %k_embed_V_2_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 27

]]></Node>
<StgValue><ssdm name="k_embed_V_2_3"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:100  %k_embed_V_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 28

]]></Node>
<StgValue><ssdm name="k_embed_V_3"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:101  %k_embed_V_3_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 29

]]></Node>
<StgValue><ssdm name="k_embed_V_3_1"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:102  %k_embed_V_3_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 30

]]></Node>
<StgValue><ssdm name="k_embed_V_3_2"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="1024">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:103  %k_embed_V_3_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret4, 31

]]></Node>
<StgValue><ssdm name="k_embed_V_3_3"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:104  call fastcc void @cache_update([32 x i32]* @k_cache_V, [12 x i32]* %k_cache_upd_0_V, [12 x i32]* %k_cache_upd_1_V, [12 x i32]* %k_cache_upd_2_V, [12 x i32]* %k_cache_upd_3_V, i32 %k_embed_V_0, i32 %k_embed_V_0_1, i32 %k_embed_V_0_2, i32 %k_embed_V_0_3, i32 %k_embed_V_1, i32 %k_embed_V_1_1, i32 %k_embed_V_1_2, i32 %k_embed_V_1_3, i32 %k_embed_V_2, i32 %k_embed_V_2_1, i32 %k_embed_V_2_2, i32 %k_embed_V_2_3, i32 %k_embed_V_3, i32 %k_embed_V_3_1, i32 %k_embed_V_3_2, i32 %k_embed_V_3_3)

]]></Node>
<StgValue><ssdm name="call_ln161"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="178" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:104  call fastcc void @cache_update([32 x i32]* @k_cache_V, [12 x i32]* %k_cache_upd_0_V, [12 x i32]* %k_cache_upd_1_V, [12 x i32]* %k_cache_upd_2_V, [12 x i32]* %k_cache_upd_3_V, i32 %k_embed_V_0, i32 %k_embed_V_0_1, i32 %k_embed_V_0_2, i32 %k_embed_V_0_3, i32 %k_embed_V_1, i32 %k_embed_V_1_1, i32 %k_embed_V_1_2, i32 %k_embed_V_1_3, i32 %k_embed_V_2, i32 %k_embed_V_2_1, i32 %k_embed_V_2_2, i32 %k_embed_V_2_3, i32 %k_embed_V_3, i32 %k_embed_V_3_1, i32 %k_embed_V_3_2, i32 %k_embed_V_3_3)

]]></Node>
<StgValue><ssdm name="call_ln161"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="179" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:105  call fastcc void @cache_update([32 x i32]* @v_cache_V, [12 x i32]* %v_cache_upd_0_V, [12 x i32]* %v_cache_upd_1_V, [12 x i32]* %v_cache_upd_2_V, [12 x i32]* %v_cache_upd_3_V, i32 %v_proj_V_0, i32 %v_proj_V_0_1, i32 %v_proj_V_0_2, i32 %v_proj_V_0_3, i32 %v_proj_V_1, i32 %v_proj_V_1_1, i32 %v_proj_V_1_2, i32 %v_proj_V_1_3, i32 %v_proj_V_2, i32 %v_proj_V_2_1, i32 %v_proj_V_2_2, i32 %v_proj_V_2_3, i32 %v_proj_V_3, i32 %v_proj_V_3_1, i32 %v_proj_V_3_2, i32 %v_proj_V_3_3)

]]></Node>
<StgValue><ssdm name="call_ln164"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:106  call fastcc void @transpose_last_two_d([12 x i32]* %k_cache_upd_0_V, [12 x i32]* %k_cache_upd_1_V, [12 x i32]* %k_cache_upd_2_V, [12 x i32]* %k_cache_upd_3_V, [16 x i32]* %k_proj_transposed_0, [16 x i32]* %k_proj_transposed_1, [16 x i32]* %k_proj_transposed_2)

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="181" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:105  call fastcc void @cache_update([32 x i32]* @v_cache_V, [12 x i32]* %v_cache_upd_0_V, [12 x i32]* %v_cache_upd_1_V, [12 x i32]* %v_cache_upd_2_V, [12 x i32]* %v_cache_upd_3_V, i32 %v_proj_V_0, i32 %v_proj_V_0_1, i32 %v_proj_V_0_2, i32 %v_proj_V_0_3, i32 %v_proj_V_1, i32 %v_proj_V_1_1, i32 %v_proj_V_1_2, i32 %v_proj_V_1_3, i32 %v_proj_V_2, i32 %v_proj_V_2_1, i32 %v_proj_V_2_2, i32 %v_proj_V_2_3, i32 %v_proj_V_3, i32 %v_proj_V_3_1, i32 %v_proj_V_3_2, i32 %v_proj_V_3_3)

]]></Node>
<StgValue><ssdm name="call_ln164"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:106  call fastcc void @transpose_last_two_d([12 x i32]* %k_cache_upd_0_V, [12 x i32]* %k_cache_upd_1_V, [12 x i32]* %k_cache_upd_2_V, [12 x i32]* %k_cache_upd_3_V, [16 x i32]* %k_proj_transposed_0, [16 x i32]* %k_proj_transposed_1, [16 x i32]* %k_proj_transposed_2)

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="183" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:107  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @GEMM_3D_float(i32 %q_embed_V_0, i32 %q_embed_V_0_1, i32 %q_embed_V_0_2, i32 %q_embed_V_0_3, i32 %q_embed_V_1, i32 %q_embed_V_1_1, i32 %q_embed_V_1_2, i32 %q_embed_V_1_3, i32 %q_embed_V_2, i32 %q_embed_V_2_1, i32 %q_embed_V_2_2, i32 %q_embed_V_2_3, i32 %q_embed_V_3, i32 %q_embed_V_3_1, i32 %q_embed_V_3_2, i32 %q_embed_V_3_3, [16 x i32]* %k_proj_transposed_0, [16 x i32]* %k_proj_transposed_1, [16 x i32]* %k_proj_transposed_2)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:12  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str60, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:107  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @GEMM_3D_float(i32 %q_embed_V_0, i32 %q_embed_V_0_1, i32 %q_embed_V_0_2, i32 %q_embed_V_0_3, i32 %q_embed_V_1, i32 %q_embed_V_1_1, i32 %q_embed_V_1_2, i32 %q_embed_V_1_3, i32 %q_embed_V_2, i32 %q_embed_V_2_1, i32 %q_embed_V_2_2, i32 %q_embed_V_2_3, i32 %q_embed_V_3, i32 %q_embed_V_3_1, i32 %q_embed_V_3_2, i32 %q_embed_V_3_3, [16 x i32]* %k_proj_transposed_0, [16 x i32]* %k_proj_transposed_1, [16 x i32]* %k_proj_transposed_2)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="384">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:108  %attn_weights_V_0_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="384">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:109  %attn_weights_V_0_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="384">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:110  %attn_weights_V_0_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="384">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:111  %attn_weights_V_0_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="384">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:112  %attn_weights_V_1_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_0"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="384">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:113  %attn_weights_V_1_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_1"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="384">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:114  %attn_weights_V_1_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_2"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="384">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:115  %attn_weights_V_1_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_3"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="384">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:116  %attn_weights_V_2_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_0"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="384">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:117  %attn_weights_V_2_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_1"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="384">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:118  %attn_weights_V_2_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_2"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="384">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:119  %attn_weights_V_2_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_3"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:120  store i32 %attn_weights_V_1_0, i32* %attn_weights_V_1_0_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:121  store i32 %attn_weights_V_1_1, i32* %attn_weights_V_1_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:122  store i32 %attn_weights_V_1_2, i32* %attn_weights_V_1_2_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:123  store i32 %attn_weights_V_1_3, i32* %attn_weights_V_1_3_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:124  store i32 %attn_weights_V_2_0, i32* %attn_weights_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:125  store i32 %attn_weights_V_2_1, i32* %attn_weights_V_2_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:126  store i32 %attn_weights_V_2_2, i32* %attn_weights_V_2_2_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:127  store i32 %attn_weights_V_2_3, i32* %attn_weights_V_2_3_0_4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:128  store i32 %attn_weights_V_0_0, i32* %attn_weights_V_0_0_0_6

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:129  store i32 %attn_weights_V_0_1, i32* %attn_weights_V_0_1_0_6

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:130  store i32 %attn_weights_V_0_2, i32* %attn_weights_V_0_2_0_6

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:131  store i32 %attn_weights_V_0_3, i32* %attn_weights_V_0_3_0_6

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end:132  br label %2

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %h_0 = phi i3 [ 0, %INIT_2D_MEM_LOOP_1_end ], [ %h_1, %SF_LOOP_2_end ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %attn_weights_V_0_3_0 = load i32* %attn_weights_V_0_3_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %attn_weights_V_0_2_0 = load i32* %attn_weights_V_0_2_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %attn_weights_V_0_1_0 = load i32* %attn_weights_V_0_1_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %attn_weights_V_0_0_0 = load i32* %attn_weights_V_0_0_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %icmp_ln188 = icmp eq i3 %h_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %h_1 = add i3 %h_0, 1

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln188, label %arrayctor.loop81.preheader.preheader, label %SF_LOOP_2_begin

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SF_LOOP_2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln189"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
SF_LOOP_2_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="3">
<![CDATA[
SF_LOOP_2_begin:2  %trunc_ln1265 = trunc i3 %h_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1265"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
SF_LOOP_2_begin:3  br label %_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.037

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop81.preheader.preheader:0  br label %arrayctor.loop81.preheader

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.037:0  %d_0_0 = phi i2 [ 0, %SF_LOOP_2_begin ], [ %add_ln190, %_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.037.backedge ]

]]></Node>
<StgValue><ssdm name="d_0_0"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.037:1  %icmp_ln190 = icmp eq i2 %d_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.037:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.037:3  %add_ln190 = add i2 %d_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.037:4  br i1 %icmp_ln190, label %SF_LOOP_2_end, label %_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:0  %attn_weights_V_0_3_0_1 = load i32* %attn_weights_V_0_3_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0_1"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:1  %attn_weights_V_0_2_0_1 = load i32* %attn_weights_V_0_2_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0_1"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:2  %attn_weights_V_0_1_0_1 = load i32* %attn_weights_V_0_1_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0_1"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:3  %attn_weights_V_0_0_0_1 = load i32* %attn_weights_V_0_0_0_6

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0_1"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:4  %attn_weights_V_2_3_0 = load i32* %attn_weights_V_2_3_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_3_0"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:5  %attn_weights_V_2_2_0 = load i32* %attn_weights_V_2_2_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_2_0"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:6  %attn_weights_V_2_1_0 = load i32* %attn_weights_V_2_1_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_1_0"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:7  %attn_weights_V_2_0_0 = load i32* %attn_weights_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_0_0"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:8  %attn_weights_V_1_3_0 = load i32* %attn_weights_V_1_3_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_3_0"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:9  %attn_weights_V_1_2_0 = load i32* %attn_weights_V_1_2_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_2_0"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:10  %attn_weights_V_1_1_0 = load i32* %attn_weights_V_1_1_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_1_0"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:11  %attn_weights_V_1_0_0 = load i32* %attn_weights_V_1_0_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_0_0"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:13  %or_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %d_0_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:14  %tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.12i32.i4(i32 %attn_weights_V_0_0_0_1, i32 %attn_weights_V_0_1_0_1, i32 %attn_weights_V_0_2_0_1, i32 %attn_weights_V_0_3_0_1, i32 %attn_weights_V_1_0_0, i32 %attn_weights_V_1_1_0, i32 %attn_weights_V_1_2_0, i32 %attn_weights_V_1_3_0, i32 %attn_weights_V_2_0_0, i32 %attn_weights_V_2_1_0, i32 %attn_weights_V_2_2_0, i32 %attn_weights_V_2_3_0, i4 %or_ln)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:15  %shl_ln = call i54 @_ssdm_op_BitConcatenate.i54.i32.i22(i32 %tmp_2, i22 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:16  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:17  %sub_ln1148 = sub i54 0, %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="31" op_0_bw="31" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:18  %tmp_8 = call i31 @_ssdm_op_PartSelect.i31.i54.i32.i32(i54 %sub_ln1148, i32 23, i32 53)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:20  %lshr_ln1148_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln1148_s"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
SF_LOOP_2_end:0  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str21, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
SF_LOOP_2_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:12  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln191"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="31">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:19  %zext_ln1148 = zext i31 %tmp_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="31">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:21  %zext_ln1148_7 = zext i31 %lshr_ln1148_s to i32

]]></Node>
<StgValue><ssdm name="zext_ln1148_7"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:22  %sub_ln1148_6 = sub i32 0, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148_6"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:23  %select_ln1148 = select i1 %tmp_47, i32 %sub_ln1148_6, i32 %zext_ln1148_7

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0:24  switch i2 %d_0_0, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln191"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch1:0  %attn_weights_V_1_3_0_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_1_3_0, i32 %attn_weights_V_1_3_0, i32 %attn_weights_V_1_3_0, i32 %select_ln1148, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_3_0_3"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch1:1  %attn_weights_V_1_2_0_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_1_2_0, i32 %attn_weights_V_1_2_0, i32 %select_ln1148, i32 %attn_weights_V_1_2_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_2_0_3"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch1:2  %attn_weights_V_1_1_0_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_1_1_0, i32 %select_ln1148, i32 %attn_weights_V_1_1_0, i32 %attn_weights_V_1_1_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_1_0_3"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch1:3  %attn_weights_V_1_0_0_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %select_ln1148, i32 %attn_weights_V_1_0_0, i32 %attn_weights_V_1_0_0, i32 %attn_weights_V_1_0_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_0_0_3"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch1:4  store i32 %attn_weights_V_1_0_0_3, i32* %attn_weights_V_1_0_0_4

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch1:5  store i32 %attn_weights_V_1_1_0_3, i32* %attn_weights_V_1_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch1:6  store i32 %attn_weights_V_1_2_0_3, i32* %attn_weights_V_1_2_0_4

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch1:7  store i32 %attn_weights_V_1_3_0_3, i32* %attn_weights_V_1_3_0_4

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch1:8  br label %_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.037.backedge

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch0:0  %attn_weights_V_0_3_0_5 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_0_3_0_1, i32 %attn_weights_V_0_3_0_1, i32 %attn_weights_V_0_3_0_1, i32 %select_ln1148, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0_5"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch0:1  %attn_weights_V_0_2_0_5 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_0_2_0_1, i32 %attn_weights_V_0_2_0_1, i32 %select_ln1148, i32 %attn_weights_V_0_2_0_1, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0_5"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch0:2  %attn_weights_V_0_1_0_5 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_0_1_0_1, i32 %select_ln1148, i32 %attn_weights_V_0_1_0_1, i32 %attn_weights_V_0_1_0_1, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0_5"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch0:3  %attn_weights_V_0_0_0_5 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %select_ln1148, i32 %attn_weights_V_0_0_0_1, i32 %attn_weights_V_0_0_0_1, i32 %attn_weights_V_0_0_0_1, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0_5"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
branch0:4  store i32 %attn_weights_V_0_0_0_5, i32* %attn_weights_V_0_0_0_6

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
branch0:5  store i32 %attn_weights_V_0_1_0_5, i32* %attn_weights_V_0_1_0_6

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
branch0:6  store i32 %attn_weights_V_0_2_0_5, i32* %attn_weights_V_0_2_0_6

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
branch0:7  store i32 %attn_weights_V_0_3_0_5, i32* %attn_weights_V_0_3_0_6

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch0:8  br label %_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.037.backedge

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch2:0  %attn_weights_V_2_3_0_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_2_3_0, i32 %attn_weights_V_2_3_0, i32 %attn_weights_V_2_3_0, i32 %select_ln1148, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_3_0_3"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch2:1  %attn_weights_V_2_2_0_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_2_2_0, i32 %attn_weights_V_2_2_0, i32 %select_ln1148, i32 %attn_weights_V_2_2_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_2_0_3"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch2:2  %attn_weights_V_2_1_0_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_2_1_0, i32 %select_ln1148, i32 %attn_weights_V_2_1_0, i32 %attn_weights_V_2_1_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_1_0_3"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch2:3  %attn_weights_V_2_0_0_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %select_ln1148, i32 %attn_weights_V_2_0_0, i32 %attn_weights_V_2_0_0, i32 %attn_weights_V_2_0_0, i2 %trunc_ln1265)

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_0_0_3"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch2:4  store i32 %attn_weights_V_2_0_0_3, i32* %attn_weights_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch2:5  store i32 %attn_weights_V_2_1_0_3, i32* %attn_weights_V_2_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch2:6  store i32 %attn_weights_V_2_2_0_3, i32* %attn_weights_V_2_2_0_4

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch2:7  store i32 %attn_weights_V_2_3_0_3, i32* %attn_weights_V_2_3_0_4

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_0_0" val="!0"/>
<literal name="d_0_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch2:8  br label %_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.037.backedge

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.037.backedge:0  br label %_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.037

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayctor.loop81.preheader:0  %attn_weights_V_0_0_0_3 = phi i32 [ %attn_weights_V_0_0_0_4, %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0 ], [ %attn_weights_V_0_0_0, %arrayctor.loop81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0_3"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayctor.loop81.preheader:1  %attn_weights_V_0_1_0_3 = phi i32 [ %attn_weights_V_0_1_0_4, %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0 ], [ %attn_weights_V_0_1_0, %arrayctor.loop81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0_3"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayctor.loop81.preheader:2  %attn_weights_V_0_2_0_3 = phi i32 [ %attn_weights_V_0_2_0_4, %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0 ], [ %attn_weights_V_0_2_0, %arrayctor.loop81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0_3"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
arrayctor.loop81.preheader:3  %attn_weights_V_0_3_0_3 = phi i32 [ %attn_weights_V_0_3_0_4, %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0 ], [ %attn_weights_V_0_3_0, %arrayctor.loop81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0_3"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
arrayctor.loop81.preheader:4  %h85_0 = phi i3 [ %h, %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0 ], [ 0, %arrayctor.loop81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h85_0"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop81.preheader:5  %icmp_ln195 = icmp eq i3 %h85_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop81.preheader:6  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop81.preheader:7  %h = add i3 %h85_0, 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop81.preheader:8  br i1 %icmp_ln195, label %ATTN_2D_LOOP_1_begin, label %_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln196"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:1  %trunc_ln1265_1 = trunc i3 %h85_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1265_1"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:2  %tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_0_0_0_3, i32 %attn_weights_V_0_1_0_3, i32 %attn_weights_V_0_2_0_3, i32 %attn_weights_V_0_3_0_3, i2 %trunc_ln1265_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:3  %attn_weights_V_0_3_0_4 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_0_3_0_3, i32 %attn_weights_V_0_3_0_3, i32 %attn_weights_V_0_3_0_3, i32 %tmp_1, i2 %trunc_ln1265_1)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0_4"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:4  %attn_weights_V_0_2_0_4 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_0_2_0_3, i32 %attn_weights_V_0_2_0_3, i32 %tmp_1, i32 %attn_weights_V_0_2_0_3, i2 %trunc_ln1265_1)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0_4"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:5  %attn_weights_V_0_1_0_4 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_weights_V_0_1_0_3, i32 %tmp_1, i32 %attn_weights_V_0_1_0_3, i32 %attn_weights_V_0_1_0_3, i2 %trunc_ln1265_1)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0_4"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:6  %attn_weights_V_0_0_0_4 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %tmp_1, i32 %attn_weights_V_0_0_0_3, i32 %attn_weights_V_0_0_0_3, i32 %attn_weights_V_0_0_0_3, i2 %trunc_ln1265_1)

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0_4"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.0.0:7  br label %arrayctor.loop81.preheader

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:0  %attn_weights_V_2_3_0_1 = load i32* %attn_weights_V_2_3_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_3_0_1"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:1  %attn_weights_V_2_2_0_1 = load i32* %attn_weights_V_2_2_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_2_0_1"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:2  %attn_weights_V_2_1_0_1 = load i32* %attn_weights_V_2_1_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_1_0_1"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:3  %attn_weights_V_2_0_0_1 = load i32* %attn_weights_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_0_0_1"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:4  %attn_weights_V_1_3_0_1 = load i32* %attn_weights_V_1_3_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_3_0_1"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:5  %attn_weights_V_1_2_0_1 = load i32* %attn_weights_V_1_2_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_2_0_1"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:6  %attn_weights_V_1_1_0_1 = load i32* %attn_weights_V_1_1_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_1_0_1"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:7  %attn_weights_V_1_0_0_1 = load i32* %attn_weights_V_1_0_0_4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_0_0_1"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
ATTN_2D_LOOP_1_begin:8  %call_ret6 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @"softmax<1, 4, 3>"(i32 %attn_weights_V_0_0_0_3, i32 %attn_weights_V_0_1_0_3, i32 %attn_weights_V_0_2_0_3, i32 %attn_weights_V_0_3_0_3, i32 %attn_weights_V_1_0_0_1, i32 %attn_weights_V_1_1_0_1, i32 %attn_weights_V_1_2_0_1, i32 %attn_weights_V_1_3_0_1, i32 %attn_weights_V_2_0_0_1, i32 %attn_weights_V_2_1_0_1, i32 %attn_weights_V_2_2_0_1, i32 %attn_weights_V_2_3_0_1)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
ATTN_2D_LOOP_1_begin:38  call fastcc void @init_2d_mem([16 x i32]* %attn_output_2D_0_V)

]]></Node>
<StgValue><ssdm name="call_ln219"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="312" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="384" op_0_bw="384" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32">
<![CDATA[
ATTN_2D_LOOP_1_begin:8  %call_ret6 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @"softmax<1, 4, 3>"(i32 %attn_weights_V_0_0_0_3, i32 %attn_weights_V_0_1_0_3, i32 %attn_weights_V_0_2_0_3, i32 %attn_weights_V_0_3_0_3, i32 %attn_weights_V_1_0_0_1, i32 %attn_weights_V_1_1_0_1, i32 %attn_weights_V_1_2_0_1, i32 %attn_weights_V_1_3_0_1, i32 %attn_weights_V_2_0_0_1, i32 %attn_weights_V_2_1_0_1, i32 %attn_weights_V_2_2_0_1, i32 %attn_weights_V_2_3_0_1)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="384">
<![CDATA[
ATTN_2D_LOOP_1_begin:9  %attn_weights_V_0_0_0_7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret6, 0

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_0_0_7"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="384">
<![CDATA[
ATTN_2D_LOOP_1_begin:10  %attn_weights_V_0_1_0_7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret6, 1

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_1_0_7"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="384">
<![CDATA[
ATTN_2D_LOOP_1_begin:11  %attn_weights_V_0_2_0_7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret6, 2

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_2_0_7"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="384">
<![CDATA[
ATTN_2D_LOOP_1_begin:12  %attn_weights_V_0_3_0_7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret6, 3

]]></Node>
<StgValue><ssdm name="attn_weights_V_0_3_0_7"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="384">
<![CDATA[
ATTN_2D_LOOP_1_begin:13  %attn_weights_V_1_0_0_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret6, 4

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_0_0_5"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="384">
<![CDATA[
ATTN_2D_LOOP_1_begin:14  %attn_weights_V_1_1_0_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret6, 5

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_1_0_5"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="384">
<![CDATA[
ATTN_2D_LOOP_1_begin:15  %attn_weights_V_1_2_0_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret6, 6

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_2_0_5"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="384">
<![CDATA[
ATTN_2D_LOOP_1_begin:16  %attn_weights_V_1_3_0_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret6, 7

]]></Node>
<StgValue><ssdm name="attn_weights_V_1_3_0_5"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="384">
<![CDATA[
ATTN_2D_LOOP_1_begin:17  %attn_weights_V_2_0_0_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret6, 8

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_0_0_5"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="384">
<![CDATA[
ATTN_2D_LOOP_1_begin:18  %attn_weights_V_2_1_0_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret6, 9

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_1_0_5"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="384">
<![CDATA[
ATTN_2D_LOOP_1_begin:19  %attn_weights_V_2_2_0_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret6, 10

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_2_0_5"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="384">
<![CDATA[
ATTN_2D_LOOP_1_begin:20  %attn_weights_V_2_3_0_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret6, 11

]]></Node>
<StgValue><ssdm name="attn_weights_V_2_3_0_5"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:21  %call_ret5 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @GEMM_3D_float.1(i32 %attn_weights_V_0_0_0_7, i32 %attn_weights_V_0_1_0_7, i32 %attn_weights_V_0_2_0_7, i32 %attn_weights_V_0_3_0_7, i32 %attn_weights_V_1_0_0_5, i32 %attn_weights_V_1_1_0_5, i32 %attn_weights_V_1_2_0_5, i32 %attn_weights_V_1_3_0_5, i32 %attn_weights_V_2_0_0_5, i32 %attn_weights_V_2_1_0_5, i32 %attn_weights_V_2_2_0_5, i32 %attn_weights_V_2_3_0_5, [12 x i32]* %v_cache_upd_0_V, [12 x i32]* %v_cache_upd_1_V, [12 x i32]* %v_cache_upd_2_V, [12 x i32]* %v_cache_upd_3_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
ATTN_2D_LOOP_1_begin:38  call fastcc void @init_2d_mem([16 x i32]* %attn_output_2D_0_V)

]]></Node>
<StgValue><ssdm name="call_ln219"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="327" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:21  %call_ret5 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @GEMM_3D_float.1(i32 %attn_weights_V_0_0_0_7, i32 %attn_weights_V_0_1_0_7, i32 %attn_weights_V_0_2_0_7, i32 %attn_weights_V_0_3_0_7, i32 %attn_weights_V_1_0_0_5, i32 %attn_weights_V_1_1_0_5, i32 %attn_weights_V_1_2_0_5, i32 %attn_weights_V_1_3_0_5, i32 %attn_weights_V_2_0_0_5, i32 %attn_weights_V_2_1_0_5, i32 %attn_weights_V_2_2_0_5, i32 %attn_weights_V_2_3_0_5, [12 x i32]* %v_cache_upd_0_V, [12 x i32]* %v_cache_upd_1_V, [12 x i32]* %v_cache_upd_2_V, [12 x i32]* %v_cache_upd_3_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:22  %attn_output_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 0

]]></Node>
<StgValue><ssdm name="attn_output_0"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:23  %attn_output_0_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 1

]]></Node>
<StgValue><ssdm name="attn_output_0_1"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:24  %attn_output_0_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 2

]]></Node>
<StgValue><ssdm name="attn_output_0_2"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:25  %attn_output_0_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 3

]]></Node>
<StgValue><ssdm name="attn_output_0_3"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:26  %attn_output_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 4

]]></Node>
<StgValue><ssdm name="attn_output_1"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:27  %attn_output_1_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 5

]]></Node>
<StgValue><ssdm name="attn_output_1_1"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:28  %attn_output_1_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 6

]]></Node>
<StgValue><ssdm name="attn_output_1_2"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:29  %attn_output_1_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 7

]]></Node>
<StgValue><ssdm name="attn_output_1_3"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:30  %attn_output_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 8

]]></Node>
<StgValue><ssdm name="attn_output_2"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:31  %attn_output_2_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 9

]]></Node>
<StgValue><ssdm name="attn_output_2_1"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:32  %attn_output_2_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 10

]]></Node>
<StgValue><ssdm name="attn_output_2_2"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:33  %attn_output_2_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 11

]]></Node>
<StgValue><ssdm name="attn_output_2_3"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:34  %attn_output_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 12

]]></Node>
<StgValue><ssdm name="attn_output_3"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:35  %attn_output_3_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 13

]]></Node>
<StgValue><ssdm name="attn_output_3_1"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:36  %attn_output_3_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 14

]]></Node>
<StgValue><ssdm name="attn_output_3_2"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="512">
<![CDATA[
ATTN_2D_LOOP_1_begin:37  %attn_output_3_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret5, 15

]]></Node>
<StgValue><ssdm name="attn_output_3_3"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:39  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
ATTN_2D_LOOP_1_begin:40  br label %5

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="346" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %h100_0_0 = phi i3 [ 0, %ATTN_2D_LOOP_1_begin ], [ %add_ln221, %ATTN_2D_LOOP_2 ]

]]></Node>
<StgValue><ssdm name="h100_0_0"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln221 = icmp eq i3 %h100_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln221 = add i3 %h100_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln221, label %INIT_2D_MEM_LOOP_1_begin1, label %ATTN_2D_LOOP_2

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="2" op_0_bw="3">
<![CDATA[
ATTN_2D_LOOP_2:3  %trunc_ln223 = trunc i3 %h100_0_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln223"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
ATTN_2D_LOOP_2:4  %shl_ln3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln223, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:5  %zext_ln223 = zext i4 %shl_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
ATTN_2D_LOOP_2:6  %tmp_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_output_0, i32 %attn_output_0_1, i32 %attn_output_0_2, i32 %attn_output_0_3, i2 %trunc_ln223)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ATTN_2D_LOOP_2:7  %attn_output_2D_0_V_s = getelementptr [16 x i32]* %attn_output_2D_0_V, i64 0, i64 %zext_ln223

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V_s"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:8  store i32 %tmp_3, i32* %attn_output_2D_0_V_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:9  %or_ln223 = or i4 %shl_ln3, 1

]]></Node>
<StgValue><ssdm name="or_ln223"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:10  %zext_ln223_1 = zext i4 %or_ln223 to i64

]]></Node>
<StgValue><ssdm name="zext_ln223_1"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
ATTN_2D_LOOP_2:11  %tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_output_1, i32 %attn_output_1_1, i32 %attn_output_1_2, i32 %attn_output_1_3, i2 %trunc_ln223)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ATTN_2D_LOOP_2:12  %attn_output_2D_0_V_1 = getelementptr [16 x i32]* %attn_output_2D_0_V, i64 0, i64 %zext_ln223_1

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V_1"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:13  store i32 %tmp_4, i32* %attn_output_2D_0_V_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_2:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln222"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ATTN_2D_LOOP_2:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ATTN_2D_LOOP_2:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln222"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:14  %or_ln223_1 = or i4 %shl_ln3, 2

]]></Node>
<StgValue><ssdm name="or_ln223_1"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:15  %zext_ln223_2 = zext i4 %or_ln223_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln223_2"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
ATTN_2D_LOOP_2:16  %tmp_6 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_output_2, i32 %attn_output_2_1, i32 %attn_output_2_2, i32 %attn_output_2_3, i2 %trunc_ln223)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ATTN_2D_LOOP_2:17  %attn_output_2D_0_V_2 = getelementptr [16 x i32]* %attn_output_2D_0_V, i64 0, i64 %zext_ln223_2

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V_2"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:18  store i32 %tmp_6, i32* %attn_output_2D_0_V_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:19  %or_ln223_2 = or i4 %shl_ln3, 3

]]></Node>
<StgValue><ssdm name="or_ln223_2"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:20  %zext_ln223_3 = zext i4 %or_ln223_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln223_3"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
ATTN_2D_LOOP_2:21  %tmp_7 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %attn_output_3, i32 %attn_output_3_1, i32 %attn_output_3_2, i32 %attn_output_3_3, i2 %trunc_ln223)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ATTN_2D_LOOP_2:22  %attn_output_2D_0_V_3 = getelementptr [16 x i32]* %attn_output_2D_0_V, i64 0, i64 %zext_ln223_3

]]></Node>
<StgValue><ssdm name="attn_output_2D_0_V_3"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
ATTN_2D_LOOP_2:23  store i32 %tmp_7, i32* %attn_output_2D_0_V_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ATTN_2D_LOOP_2:24  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str27, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
ATTN_2D_LOOP_2:25  br label %5

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="377" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin1:1  call fastcc void @"rms_norm<16>"([16 x i32]* %attn_output_2D_0_V, [16 x i32]* @ln_weight_V)

]]></Node>
<StgValue><ssdm name="call_ln227"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin1:0  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str26, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin1:1  call fastcc void @"rms_norm<16>"([16 x i32]* %attn_output_2D_0_V, [16 x i32]* @ln_weight_V)

]]></Node>
<StgValue><ssdm name="call_ln227"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin1:2  %tmp_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str60)

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_begin1:3  br label %3

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="382" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %j_0_0_i2 = phi i5 [ 0, %INIT_2D_MEM_LOOP_1_begin1 ], [ %add_ln36_1, %4 ]

]]></Node>
<StgValue><ssdm name="j_0_0_i2"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln36_1 = icmp eq i5 %j_0_0_i2, -16

]]></Node>
<StgValue><ssdm name="icmp_ln36_1"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln36_1 = add i5 %j_0_0_i2, 1

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln36_1, label %INIT_2D_MEM_LOOP_1_end1, label %4

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str61) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="5">
<![CDATA[
:1  %zext_ln37_1 = zext i5 %j_0_0_i2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %quantized_final_outp_1 = getelementptr [16 x i8]* %quantized_final_outp, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="quantized_final_outp_1"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:3  store i8 0, i8* %quantized_final_outp_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end1:1  %final_scales_0_V = call fastcc i32 @quantize_activation([16 x i32]* %attn_output_2D_0_V, [16 x i8]* %quantized_final_outp)

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end1:2  call fastcc void @init_2d_mem([16 x i32]* %final_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln246"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="394" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end1:1  %final_scales_0_V = call fastcc i32 @quantize_activation([16 x i32]* %attn_output_2D_0_V, [16 x i8]* %quantized_final_outp)

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end1:2  call fastcc void @init_2d_mem([16 x i32]* %final_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln246"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="396" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="28" op_9_bw="0" op_10_bw="32" op_11_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end1:3  call fastcc void @linear_forward_no_mu([16 x i8]* %quantized_final_outp, [16 x i32]* %final_output_0_V, i32 %final_scales_0_V, [16 x i8]* @o_weights_V_0, [16 x i8]* @o_weights_V_1, [16 x i8]* @o_weights_V_2, [16 x i8]* @o_weights_V_3, i28 46600656)

]]></Node>
<StgValue><ssdm name="call_ln247"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="397" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end1:0  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str60, i32 %tmp_i1)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="28" op_9_bw="0" op_10_bw="32" op_11_bw="32">
<![CDATA[
INIT_2D_MEM_LOOP_1_end1:3  call fastcc void @linear_forward_no_mu([16 x i8]* %quantized_final_outp, [16 x i32]* %final_output_0_V, i32 %final_scales_0_V, [16 x i8]* @o_weights_V_0, [16 x i8]* @o_weights_V_1, [16 x i8]* @o_weights_V_2, [16 x i8]* @o_weights_V_3, i28 46600656)

]]></Node>
<StgValue><ssdm name="call_ln247"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0">
<![CDATA[
INIT_2D_MEM_LOOP_1_end1:4  ret void

]]></Node>
<StgValue><ssdm name="ret_ln254"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
