# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \src "dut.sv:1.1-17.10"
module \simple_generate
  wire $auto$rtlil.cc:3006:And$2
  wire $auto$rtlil.cc:3006:And$4
  wire $auto$rtlil.cc:3006:And$6
  wire $auto$rtlil.cc:3006:And$8
  attribute \src "dut.sv:1.29-1.30"
  wire width 4 input 2 \a
  attribute \src "dut.sv:1.32-1.33"
  wire width 4 input 3 \b
  attribute \src "dut.sv:1.24-1.27"
  wire input 1 \clk
  wire \gen_loop[0].tmp
  wire \gen_loop[1].tmp
  wire \gen_loop[2].tmp
  wire \gen_loop[3].tmp
  attribute \src "dut.sv:1.35-1.36"
  wire width 4 output 4 \y
  cell $and $auto$expression.cpp:469:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y $auto$rtlil.cc:3006:And$2
  end
  cell $and $auto$expression.cpp:469:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y $auto$rtlil.cc:3006:And$4
  end
  cell $and $auto$expression.cpp:469:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y $auto$rtlil.cc:3006:And$6
  end
  cell $and $auto$expression.cpp:469:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y $auto$rtlil.cc:3006:And$8
  end
  attribute \always_ff 1
  attribute \src "dut.sv:12.9-13.25"
  process $proc$dut.sv:12$1
    sync posedge \clk
      update \y [0] \gen_loop[0].tmp
  end
  attribute \always_ff 1
  attribute \src "dut.sv:12.9-13.25"
  process $proc$dut.sv:12$2
    sync posedge \clk
      update \y [1] \gen_loop[1].tmp
  end
  attribute \always_ff 1
  attribute \src "dut.sv:12.9-13.25"
  process $proc$dut.sv:12$3
    sync posedge \clk
      update \y [2] \gen_loop[2].tmp
  end
  attribute \always_ff 1
  attribute \src "dut.sv:12.9-13.25"
  process $proc$dut.sv:12$4
    sync posedge \clk
      update \y [3] \gen_loop[3].tmp
  end
  connect \gen_loop[0].tmp $auto$rtlil.cc:3006:And$2
  connect \gen_loop[1].tmp $auto$rtlil.cc:3006:And$4
  connect \gen_loop[2].tmp $auto$rtlil.cc:3006:And$6
  connect \gen_loop[3].tmp $auto$rtlil.cc:3006:And$8
end
