$date
	Fri Jul 21 11:50:33 2023
$end
$version
	GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
$end
$timescale
	1ns
$end
$scope module DCacheWraper $end
$scope module DCache $end
$var wire 1 , io_coreRsp_bits_isWrite $end
$var wire 3 . io_coreRsp_bits_instrId[2:0] $end
$var wire 4 ( io_coreReq_bits_param[3:0] $end
$var wire 1 O dataFillVaild $end
$var wire 32 2 io_memRsp_bits_d_data_1[31:0] $end
$var wire 1 # io_coreReq_valid $end
$var wire 32 3 io_memRsp_bits_d_data_2[31:0] $end
$var wire 1 $ io_coreReq_ready $end
$var wire 32 - io_coreRsp_bits_data_0[31:0] $end
$var wire 1 * io_coreRsp_valid $end
$var wire 1 5 io_memReq_valid $end
$var wire 1 L coreRsp_st2_valid $end
$var wire 1 / io_memRsp_valid $end
$var wire 1 N coreReq_st1_ready $end
$var wire 3 ) io_coreReq_bits_instrId[2:0] $end
$var wire 32 1 io_memRsp_bits_d_data_0[31:0] $end
$var wire 32 4 io_memRsp_bits_d_data_3[31:0] $end
$scope module DataAccessesRRsp_DataAccess $end
$var wire 8 T io_w_req_bits_data_3[7:0] $end
$var wire 3 U io_w_req_bits_setIdx[2:0] $end
$var wire 8 Q io_w_req_bits_data_0[7:0] $end
$var wire 8 R io_w_req_bits_data_1[7:0] $end
$var wire 1 P io_w_req_valid $end
$upscope $end
$scope module TagAccess $end
$var wire 1 < io_probeRead_ready $end
$upscope $end
$scope module DataAccessesRRsp_DataAccess $end
$var wire 8 S io_w_req_bits_data_2[7:0] $end
$upscope $end
$var wire 3 ' io_coreReq_bits_opcode[2:0] $end
$scope module TagAccess $end
$var wire 2 = io_waymaskHit_st1[1:0] $end
$var wire 1 ; io_probeRead_valid $end
$var wire 1 9 io_allocateWrite_valid $end
$upscope $end
$var wire 1 : tagAllocateWriteReady $end
$var wire 1 " clock $end
$var wire 1 M coreReq_st1_valid $end
$var wire 3 8 io_memReq_bits_a_opcode[2:0] $end
$var wire 2 & io_coreReq_bits_setIdx[1:0] $end
$var wire 1 + io_coreRsp_ready $end
$var wire 1 0 io_memRsp_ready $end
$var wire 26 % io_coreReq_bits_tag[25:0] $end
$var wire 7 7 io_memReq_bits_a_source[6:0] $end
$var wire 1 6 io_memReq_ready $end
$scope module MshrAccess $end
$var wire 1 D subentry_valid_2_1 $end
$var wire 1 E subentry_valid_3_0 $end
$var wire 1 H io_missReq_ready $end
$var wire 1 I io_missRspIn_valid $end
$var wire 1 C subentry_valid_2_0 $end
$var wire 1 B subentry_valid_1_1 $end
$var wire 3 > mshrStatus_st1_w[2:0] $end
$var wire 1 @ subentry_valid_0_1 $end
$var wire 1 A subentry_valid_1_0 $end
$var wire 1 F subentry_valid_3_1 $end
$var wire 1 G io_missReq_valid $end
$var wire 1 K io_missRspOut_valid $end
$var wire 1 J io_missRspIn_ready $end
$var wire 1 ? subentry_valid_0_0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0M
0@
b0 U
b0 &
0O
0,
b0 .
b0 8
1$
b0 1
b0 7
10
b0 4
0+
b0 %
b0 -
b0 T
1<
1H
b0 2
06
0D
0E
0*
b0 Q
b0 >
0C
b0 R
0I
0B
05
0P
0"
b0 =
0G
0#
0A
b0 (
0F
0L
b0 S
0/
0K
b0 '
1J
b0 )
b0 3
0?
0;
1:
1N
09
$end
#1
1"
#6
0"
1+
16
#11
1"
#16
0"
#21
1"
#26
0"
#31
1"
#36
0"
#41
1"
#46
0"
#51
1"
#56
0"
#61
1"
#66
0"
b1 &
b1 %
1#
b101 )
1;
#71
1"
b100 U
1M
1G
#76
0"
b110 )
#81
15
b100 8
b10001 7
b10 >
1"
1?
#86
b111 )
0"
#91
1"
b0 7
0;
1@
05
0$
b0 8
0H
0N
b11 >
0J
#96
0"
b0 )
#101
1"
#106
0"
#111
1"
#116
0"
#121
1"
#126
0"
#131
1"
b10100 1
b10111 4
b10101 2
1/
b10110 3
#136
0"
#141
1"
b0 3
b0 4
b1 U
b0 1
0<
1I
0/
19
b0 2
#146
0"
#151
1"
1<
0?
1O
0G
b101 U
b10100 Q
09
1P
0M
1K
#156
0"
#161
1"
0@
1J
0O
0P
b100 >
1L
1H
#166
0"
#171
1"
b100 U
b101 .
1;
1$
b10100 -
1*
b0 Q
0I
1M
b10 >
1N
#176
0"
#181
1"
b101 U
0K
b110 .
b0 >
b1 =
#186
0"
0;
0#
#191
1"
b111 .
0M
#196
0"
#201
1"
0L
b0 .
#206
0"
#211
1"
b101 .
0*
#216
0"
#221
1"
#226
0"
#231
1"
#236
0"
#241
1"
#246
0"
#251
1"
#256
0"
#261
1"
#266
0"
#271
1"
#276
0"
#281
1"
#286
0"
#291
1"
#296
0"
#301
1"
#306
0"
#311
1"
#316
0"
#321
1"
#326
0"
#331
1"
#336
0"
#341
1"
#346
0"
#351
1"
#356
0"
#361
1"
#366
0"
#371
1"
#376
0"
#381
1"
#386
0"
#391
1"
#396
0"
#401
1"
#406
0"
#411
1"
#416
0"
#421
1"
#426
0"
#431
1"
#436
0"
#441
1"
#446
0"
#451
1"
#456
0"
#461
1"
#466
0"
#471
1"
#476
0"
#481
1"
#486
