Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr  3 22:39:37 2019
| Host         : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MemMaxMin_timing_summary_routed.rpt -pb MemMaxMin_timing_summary_routed.pb -rpx MemMaxMin_timing_summary_routed.rpx -warn_on_violation
| Design       : MemMaxMin
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.765        0.000                      0                   21        0.253        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.765        0.000                      0                   21        0.253        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.765ns  (required time - arrival time)
  Source:                 send_to_disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.730     5.333    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  send_to_disp/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    send_to_disp/div_reg_n_0_[1]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  send_to_disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    send_to_disp/div_reg[0]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  send_to_disp/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    send_to_disp/div_reg[4]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  send_to_disp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    send_to_disp/div_reg[8]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.399 r  send_to_disp/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    send_to_disp/div_reg[12]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.618 r  send_to_disp/div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.618    send_to_disp/div_reg[16]_i_1_n_7
    SLICE_X88Y93         FDRE                                         r  send_to_disp/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.612    15.035    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y93         FDRE                                         r  send_to_disp/div_reg[16]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y93         FDRE (Setup_fdre_C_D)        0.109    15.383    send_to_disp/div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  7.765    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 send_to_disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.730     5.333    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  send_to_disp/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    send_to_disp/div_reg_n_0_[1]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  send_to_disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    send_to_disp/div_reg[0]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  send_to_disp/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    send_to_disp/div_reg[4]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  send_to_disp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    send_to_disp/div_reg[8]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.605 r  send_to_disp/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.605    send_to_disp/div_reg[12]_i_1_n_6
    SLICE_X88Y92         FDRE                                         r  send_to_disp/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.611    15.034    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y92         FDRE                                         r  send_to_disp/div_reg[13]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y92         FDRE (Setup_fdre_C_D)        0.109    15.382    send_to_disp/div_reg[13]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.785ns  (required time - arrival time)
  Source:                 send_to_disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.730     5.333    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  send_to_disp/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    send_to_disp/div_reg_n_0_[1]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  send_to_disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    send_to_disp/div_reg[0]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  send_to_disp/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    send_to_disp/div_reg[4]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  send_to_disp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    send_to_disp/div_reg[8]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.597 r  send_to_disp/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.597    send_to_disp/div_reg[12]_i_1_n_4
    SLICE_X88Y92         FDRE                                         r  send_to_disp/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.611    15.034    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y92         FDRE                                         r  send_to_disp/div_reg[15]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y92         FDRE (Setup_fdre_C_D)        0.109    15.382    send_to_disp/div_reg[15]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  7.785    

Slack (MET) :             7.861ns  (required time - arrival time)
  Source:                 send_to_disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.730     5.333    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  send_to_disp/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    send_to_disp/div_reg_n_0_[1]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  send_to_disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    send_to_disp/div_reg[0]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  send_to_disp/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    send_to_disp/div_reg[4]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  send_to_disp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    send_to_disp/div_reg[8]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.521 r  send_to_disp/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.521    send_to_disp/div_reg[12]_i_1_n_5
    SLICE_X88Y92         FDRE                                         r  send_to_disp/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.611    15.034    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y92         FDRE                                         r  send_to_disp/div_reg[14]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y92         FDRE (Setup_fdre_C_D)        0.109    15.382    send_to_disp/div_reg[14]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  7.861    

Slack (MET) :             7.881ns  (required time - arrival time)
  Source:                 send_to_disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.730     5.333    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  send_to_disp/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    send_to_disp/div_reg_n_0_[1]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  send_to_disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    send_to_disp/div_reg[0]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  send_to_disp/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    send_to_disp/div_reg[4]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.282 r  send_to_disp/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.282    send_to_disp/div_reg[8]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.501 r  send_to_disp/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.501    send_to_disp/div_reg[12]_i_1_n_7
    SLICE_X88Y92         FDRE                                         r  send_to_disp/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.611    15.034    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y92         FDRE                                         r  send_to_disp/div_reg[12]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y92         FDRE (Setup_fdre_C_D)        0.109    15.382    send_to_disp/div_reg[12]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  7.881    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 send_to_disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.730     5.333    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  send_to_disp/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    send_to_disp/div_reg_n_0_[1]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  send_to_disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    send_to_disp/div_reg[0]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  send_to_disp/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    send_to_disp/div_reg[4]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.488 r  send_to_disp/div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.488    send_to_disp/div_reg[8]_i_1_n_6
    SLICE_X88Y91         FDRE                                         r  send_to_disp/div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.611    15.034    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y91         FDRE                                         r  send_to_disp/div_reg[9]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y91         FDRE (Setup_fdre_C_D)        0.109    15.382    send_to_disp/div_reg[9]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 send_to_disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.730     5.333    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  send_to_disp/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    send_to_disp/div_reg_n_0_[1]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  send_to_disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    send_to_disp/div_reg[0]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  send_to_disp/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    send_to_disp/div_reg[4]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.480 r  send_to_disp/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.480    send_to_disp/div_reg[8]_i_1_n_4
    SLICE_X88Y91         FDRE                                         r  send_to_disp/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.611    15.034    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y91         FDRE                                         r  send_to_disp/div_reg[11]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y91         FDRE (Setup_fdre_C_D)        0.109    15.382    send_to_disp/div_reg[11]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.939ns  (required time - arrival time)
  Source:                 FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.773ns (38.110%)  route 1.255ns (61.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X76Y90         FDRE                                         r  FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.478     5.796 r  FSM_sequential_CS_reg[1]/Q
                         net (fo=5, routed)           1.255     7.051    CS[1]
    SLICE_X86Y90         LUT3 (Prop_lut3_I1_O)        0.295     7.346 r  value[2]_i_1/O
                         net (fo=1, routed)           0.000     7.346    value[2]_i_1_n_0
    SLICE_X86Y90         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X86Y90         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y90         FDRE (Setup_fdre_C_D)        0.029    15.285    value_reg[2]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  7.939    

Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 FSM_sequential_CS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.801ns (38.952%)  route 1.255ns (61.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X76Y90         FDRE                                         r  FSM_sequential_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.478     5.796 f  FSM_sequential_CS_reg[1]/Q
                         net (fo=5, routed)           1.255     7.051    CS[1]
    SLICE_X86Y90         LUT3 (Prop_lut3_I1_O)        0.323     7.374 r  value[3]_i_1/O
                         net (fo=1, routed)           0.000     7.374    value[3]_i_1_n_0
    SLICE_X86Y90         FDRE                                         r  value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.610    15.033    clk_IBUF_BUFG
    SLICE_X86Y90         FDRE                                         r  value_reg[3]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y90         FDRE (Setup_fdre_C_D)        0.075    15.331    value_reg[3]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.978ns  (required time - arrival time)
  Source:                 send_to_disp/div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.730     5.333    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  send_to_disp/div_reg[1]/Q
                         net (fo=1, routed)           0.541     6.391    send_to_disp/div_reg_n_0_[1]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.048 r  send_to_disp/div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.048    send_to_disp/div_reg[0]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.165 r  send_to_disp/div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    send_to_disp/div_reg[4]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.404 r  send_to_disp/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.404    send_to_disp/div_reg[8]_i_1_n_5
    SLICE_X88Y91         FDRE                                         r  send_to_disp/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.611    15.034    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y91         FDRE                                         r  send_to_disp/div_reg[10]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y91         FDRE (Setup_fdre_C_D)        0.109    15.382    send_to_disp/div_reg[10]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                  7.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_CS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.957%)  route 0.177ns (46.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X76Y90         FDRE                                         r  FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  FSM_sequential_CS_reg[0]/Q
                         net (fo=5, routed)           0.177     1.856    CS[0]
    SLICE_X76Y90         LUT5 (Prop_lut5_I0_O)        0.043     1.899 r  FSM_sequential_CS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    FSM_sequential_CS[1]_i_1_n_0
    SLICE_X76Y90         FDRE                                         r  FSM_sequential_CS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X76Y90         FDRE                                         r  FSM_sequential_CS_reg[1]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X76Y90         FDRE (Hold_fdre_C_D)         0.131     1.646    FSM_sequential_CS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 send_to_disp/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.605     1.524    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  send_to_disp/div_reg[2]/Q
                         net (fo=1, routed)           0.114     1.803    send_to_disp/div_reg_n_0_[2]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  send_to_disp/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    send_to_disp/div_reg[0]_i_1_n_5
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.877     2.042    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[2]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.134     1.658    send_to_disp/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 send_to_disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.606     1.525    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y91         FDRE                                         r  send_to_disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  send_to_disp/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.804    send_to_disp/div_reg_n_0_[10]
    SLICE_X88Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  send_to_disp/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    send_to_disp/div_reg[8]_i_1_n_5
    SLICE_X88Y91         FDRE                                         r  send_to_disp/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.878     2.043    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y91         FDRE                                         r  send_to_disp/div_reg[10]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y91         FDRE (Hold_fdre_C_D)         0.134     1.659    send_to_disp/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 send_to_disp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.606     1.525    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  send_to_disp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  send_to_disp/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.804    send_to_disp/div_reg_n_0_[6]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  send_to_disp/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    send_to_disp/div_reg[4]_i_1_n_5
    SLICE_X88Y90         FDRE                                         r  send_to_disp/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.878     2.043    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  send_to_disp/div_reg[6]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.134     1.659    send_to_disp/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FSM_sequential_CS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_CS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X76Y90         FDRE                                         r  FSM_sequential_CS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  FSM_sequential_CS_reg[0]/Q
                         net (fo=5, routed)           0.177     1.856    CS[0]
    SLICE_X76Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.901 r  FSM_sequential_CS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    FSM_sequential_CS[0]_i_1_n_0
    SLICE_X76Y90         FDRE                                         r  FSM_sequential_CS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X76Y90         FDRE                                         r  FSM_sequential_CS_reg[0]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X76Y90         FDRE (Hold_fdre_C_D)         0.120     1.635    FSM_sequential_CS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 send_to_disp/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.651%)  route 0.150ns (35.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.606     1.525    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y92         FDRE                                         r  send_to_disp/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  send_to_disp/div_reg[14]/Q
                         net (fo=14, routed)          0.150     1.839    send_to_disp/sel0[0]
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.949 r  send_to_disp/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.949    send_to_disp/div_reg[12]_i_1_n_5
    SLICE_X88Y92         FDRE                                         r  send_to_disp/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.878     2.043    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y92         FDRE                                         r  send_to_disp/div_reg[14]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y92         FDRE (Hold_fdre_C_D)         0.134     1.659    send_to_disp/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 send_to_disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.606     1.525    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y91         FDRE                                         r  send_to_disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  send_to_disp/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.804    send_to_disp/div_reg_n_0_[10]
    SLICE_X88Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.950 r  send_to_disp/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    send_to_disp/div_reg[8]_i_1_n_4
    SLICE_X88Y91         FDRE                                         r  send_to_disp/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.878     2.043    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y91         FDRE                                         r  send_to_disp/div_reg[11]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y91         FDRE (Hold_fdre_C_D)         0.134     1.659    send_to_disp/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 send_to_disp/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.605     1.524    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  send_to_disp/div_reg[2]/Q
                         net (fo=1, routed)           0.114     1.803    send_to_disp/div_reg_n_0_[2]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  send_to_disp/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    send_to_disp/div_reg[0]_i_1_n_4
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.877     2.042    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[3]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.134     1.658    send_to_disp/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 send_to_disp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.606     1.525    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  send_to_disp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  send_to_disp/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.804    send_to_disp/div_reg_n_0_[6]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.950 r  send_to_disp/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    send_to_disp/div_reg[4]_i_1_n_4
    SLICE_X88Y90         FDRE                                         r  send_to_disp/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.878     2.043    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y90         FDRE                                         r  send_to_disp/div_reg[7]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.134     1.659    send_to_disp/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 send_to_disp/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_disp/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.605     1.524    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.688 f  send_to_disp/div_reg[0]/Q
                         net (fo=1, routed)           0.163     1.851    send_to_disp/div_reg_n_0_[0]
    SLICE_X88Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  send_to_disp/div[0]_i_2/O
                         net (fo=1, routed)           0.000     1.896    send_to_disp/div[0]_i_2_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.966 r  send_to_disp/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    send_to_disp/div_reg[0]_i_1_n_7
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.877     2.042    send_to_disp/clk_IBUF_BUFG
    SLICE_X88Y89         FDRE                                         r  send_to_disp/div_reg[0]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.134     1.658    send_to_disp/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y90    FSM_sequential_CS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y90    FSM_sequential_CS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    send_to_disp/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y91    send_to_disp/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y91    send_to_disp/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y92    send_to_disp/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y92    send_to_disp/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y92    send_to_disp/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y92    send_to_disp/div_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    send_to_disp/div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    send_to_disp/div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    send_to_disp/div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y92    send_to_disp/div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y92    send_to_disp/div_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y92    send_to_disp/div_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y92    send_to_disp/div_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    send_to_disp/div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    send_to_disp/div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    send_to_disp/div_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y90    FSM_sequential_CS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y90    FSM_sequential_CS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y90    FSM_sequential_CS_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y90    FSM_sequential_CS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    send_to_disp/div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    send_to_disp/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    send_to_disp/div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    send_to_disp/div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y92    send_to_disp/div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y92    send_to_disp/div_reg[13]/C



