
f302_nhdinitializer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004414  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001020  0800459c  0800459c  0001459c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055bc  080055bc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080055bc  080055bc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080055bc  080055bc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055bc  080055bc  000155bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055c0  080055c0  000155c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080055c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000938  2000000c  080055d0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000944  080055d0  00020944  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001463d  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e58  00000000  00000000  00034679  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b8  00000000  00000000  000374d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001128  00000000  00000000  00038790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d620  00000000  00000000  000398b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ff0  00000000  00000000  00056ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a79ec  00000000  00000000  00067ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010f8b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e64  00000000  00000000  0010f904  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004584 	.word	0x08004584

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08004584 	.word	0x08004584

080001c8 <u8x8_stm32_gpio_and_delay>:
	u8g2_SendBuffer(&u8g2);
}

uint8_t u8x8_stm32_gpio_and_delay(U8X8_UNUSED u8x8_t *u8x8,
U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int,
U8X8_UNUSED void *arg_ptr) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	60f8      	str	r0, [r7, #12]
 80001d0:	607b      	str	r3, [r7, #4]
 80001d2:	460b      	mov	r3, r1
 80001d4:	72fb      	strb	r3, [r7, #11]
 80001d6:	4613      	mov	r3, r2
 80001d8:	72bb      	strb	r3, [r7, #10]
	switch (msg) {
 80001da:	7afb      	ldrb	r3, [r7, #11]
 80001dc:	3b28      	subs	r3, #40	; 0x28
 80001de:	2b23      	cmp	r3, #35	; 0x23
 80001e0:	d873      	bhi.n	80002ca <u8x8_stm32_gpio_and_delay+0x102>
 80001e2:	a201      	add	r2, pc, #4	; (adr r2, 80001e8 <u8x8_stm32_gpio_and_delay+0x20>)
 80001e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001e8:	08000279 	.word	0x08000279
 80001ec:	08000281 	.word	0x08000281
 80001f0:	0800028b 	.word	0x0800028b
 80001f4:	080002a3 	.word	0x080002a3
 80001f8:	080002cb 	.word	0x080002cb
 80001fc:	080002cb 	.word	0x080002cb
 8000200:	080002cb 	.word	0x080002cb
 8000204:	080002cb 	.word	0x080002cb
 8000208:	080002cb 	.word	0x080002cb
 800020c:	080002cb 	.word	0x080002cb
 8000210:	080002cb 	.word	0x080002cb
 8000214:	080002cb 	.word	0x080002cb
 8000218:	080002cb 	.word	0x080002cb
 800021c:	080002cb 	.word	0x080002cb
 8000220:	080002cb 	.word	0x080002cb
 8000224:	080002cb 	.word	0x080002cb
 8000228:	080002cb 	.word	0x080002cb
 800022c:	080002cb 	.word	0x080002cb
 8000230:	080002cb 	.word	0x080002cb
 8000234:	080002cb 	.word	0x080002cb
 8000238:	080002cb 	.word	0x080002cb
 800023c:	080002cb 	.word	0x080002cb
 8000240:	080002cb 	.word	0x080002cb
 8000244:	080002cb 	.word	0x080002cb
 8000248:	080002cb 	.word	0x080002cb
 800024c:	080002cb 	.word	0x080002cb
 8000250:	080002cb 	.word	0x080002cb
 8000254:	080002cb 	.word	0x080002cb
 8000258:	080002cb 	.word	0x080002cb
 800025c:	080002cb 	.word	0x080002cb
 8000260:	080002cb 	.word	0x080002cb
 8000264:	080002cb 	.word	0x080002cb
 8000268:	080002cb 	.word	0x080002cb
 800026c:	080002a7 	.word	0x080002a7
 8000270:	080002b7 	.word	0x080002b7
 8000274:	080002bb 	.word	0x080002bb
	case U8X8_MSG_GPIO_AND_DELAY_INIT:
		HAL_Delay(1);
 8000278:	2001      	movs	r0, #1
 800027a:	f002 f8e5 	bl	8002448 <HAL_Delay>
		break;
 800027e:	e026      	b.n	80002ce <u8x8_stm32_gpio_and_delay+0x106>
	case U8X8_MSG_DELAY_MILLI:
		HAL_Delay(arg_int);
 8000280:	7abb      	ldrb	r3, [r7, #10]
 8000282:	4618      	mov	r0, r3
 8000284:	f002 f8e0 	bl	8002448 <HAL_Delay>
		break;
 8000288:	e021      	b.n	80002ce <u8x8_stm32_gpio_and_delay+0x106>
		//Function which delays 10us
		case U8X8_MSG_DELAY_10MICRO:
		for (uint16_t n = 0; n < 320; n++)
 800028a:	2300      	movs	r3, #0
 800028c:	82fb      	strh	r3, [r7, #22]
 800028e:	e003      	b.n	8000298 <u8x8_stm32_gpio_and_delay+0xd0>
		{
			__NOP();
 8000290:	bf00      	nop
		for (uint16_t n = 0; n < 320; n++)
 8000292:	8afb      	ldrh	r3, [r7, #22]
 8000294:	3301      	adds	r3, #1
 8000296:	82fb      	strh	r3, [r7, #22]
 8000298:	8afb      	ldrh	r3, [r7, #22]
 800029a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800029e:	d3f7      	bcc.n	8000290 <u8x8_stm32_gpio_and_delay+0xc8>
		}

		break;
 80002a0:	e015      	b.n	80002ce <u8x8_stm32_gpio_and_delay+0x106>
		//Function which delays 100ns
		case U8X8_MSG_DELAY_100NANO:
			__NOP();
 80002a2:	bf00      	nop
		break;
 80002a4:	e013      	b.n	80002ce <u8x8_stm32_gpio_and_delay+0x106>
	case U8X8_MSG_GPIO_CS:				// CS (chip select) pin: Output level in arg_int
		HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, arg_int);
 80002a6:	7abb      	ldrb	r3, [r7, #10]
 80002a8:	461a      	mov	r2, r3
 80002aa:	2110      	movs	r1, #16
 80002ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002b0:	f002 fb4e 	bl	8002950 <HAL_GPIO_WritePin>
		break;
 80002b4:	e00b      	b.n	80002ce <u8x8_stm32_gpio_and_delay+0x106>
	case U8X8_MSG_GPIO_DC:
		//HAL_GPIO_WritePin(LED_BC1_GPIO_Port, LED_BC1_Pin, arg_int);
		__NOP();
 80002b6:	bf00      	nop
		break;
 80002b8:	e009      	b.n	80002ce <u8x8_stm32_gpio_and_delay+0x106>
	case U8X8_MSG_GPIO_RESET:
		HAL_GPIO_WritePin(SPI1_RES_GPIO_Port, SPI1_RES_Pin, arg_int);
 80002ba:	7abb      	ldrb	r3, [r7, #10]
 80002bc:	461a      	mov	r2, r3
 80002be:	2108      	movs	r1, #8
 80002c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002c4:	f002 fb44 	bl	8002950 <HAL_GPIO_WritePin>
		break;
 80002c8:	e001      	b.n	80002ce <u8x8_stm32_gpio_and_delay+0x106>
	default:
		return 0; //A message was received which is not implemented, return 0 to indicate an error
 80002ca:	2300      	movs	r3, #0
 80002cc:	e000      	b.n	80002d0 <u8x8_stm32_gpio_and_delay+0x108>
	}
	return 1;
 80002ce:	2301      	movs	r3, #1
}
 80002d0:	4618      	mov	r0, r3
 80002d2:	3718      	adds	r7, #24
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}

080002d8 <u8x8_byte_3wire_hw_spi>:

uint8_t u8x8_byte_3wire_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 80002d8:	b580      	push	{r7, lr}
 80002da:	b084      	sub	sp, #16
 80002dc:	af00      	add	r7, sp, #0
 80002de:	60f8      	str	r0, [r7, #12]
 80002e0:	607b      	str	r3, [r7, #4]
 80002e2:	460b      	mov	r3, r1
 80002e4:	72fb      	strb	r3, [r7, #11]
 80002e6:	4613      	mov	r3, r2
 80002e8:	72bb      	strb	r3, [r7, #10]
	switch (msg) {
 80002ea:	7afb      	ldrb	r3, [r7, #11]
 80002ec:	3b14      	subs	r3, #20
 80002ee:	2b0c      	cmp	r3, #12
 80002f0:	d847      	bhi.n	8000382 <u8x8_byte_3wire_hw_spi+0xaa>
 80002f2:	a201      	add	r2, pc, #4	; (adr r2, 80002f8 <u8x8_byte_3wire_hw_spi+0x20>)
 80002f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002f8:	0800033f 	.word	0x0800033f
 80002fc:	08000383 	.word	0x08000383
 8000300:	08000383 	.word	0x08000383
 8000304:	0800032d 	.word	0x0800032d
 8000308:	0800035f 	.word	0x0800035f
 800030c:	08000371 	.word	0x08000371
 8000310:	08000383 	.word	0x08000383
 8000314:	08000383 	.word	0x08000383
 8000318:	08000383 	.word	0x08000383
 800031c:	08000383 	.word	0x08000383
 8000320:	08000383 	.word	0x08000383
 8000324:	08000383 	.word	0x08000383
 8000328:	08000351 	.word	0x08000351
	case U8X8_MSG_BYTE_SEND:
		HAL_SPI_Transmit(&hspi1, (uint8_t*) arg_ptr, arg_int, 10000);
 800032c:	7abb      	ldrb	r3, [r7, #10]
 800032e:	b29a      	uxth	r2, r3
 8000330:	f242 7310 	movw	r3, #10000	; 0x2710
 8000334:	6879      	ldr	r1, [r7, #4]
 8000336:	4816      	ldr	r0, [pc, #88]	; (8000390 <u8x8_byte_3wire_hw_spi+0xb8>)
 8000338:	f003 fe25 	bl	8003f86 <HAL_SPI_Transmit>
		break;
 800033c:	e023      	b.n	8000386 <u8x8_byte_3wire_hw_spi+0xae>
	case U8X8_MSG_BYTE_INIT:
		 u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_disable_level);
 800033e:	68fb      	ldr	r3, [r7, #12]
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	785b      	ldrb	r3, [r3, #1]
 8000344:	461a      	mov	r2, r3
 8000346:	2149      	movs	r1, #73	; 0x49
 8000348:	68f8      	ldr	r0, [r7, #12]
 800034a:	f001 ff7e 	bl	800224a <u8x8_gpio_call>
		//HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, arg_int);
		break;
 800034e:	e01a      	b.n	8000386 <u8x8_byte_3wire_hw_spi+0xae>
	case U8X8_MSG_BYTE_SET_DC:
		u8x8_gpio_SetDC(u8x8, arg_int);
 8000350:	7abb      	ldrb	r3, [r7, #10]
 8000352:	461a      	mov	r2, r3
 8000354:	214a      	movs	r1, #74	; 0x4a
 8000356:	68f8      	ldr	r0, [r7, #12]
 8000358:	f001 ff77 	bl	800224a <u8x8_gpio_call>
		break;
 800035c:	e013      	b.n	8000386 <u8x8_byte_3wire_hw_spi+0xae>
	case U8X8_MSG_BYTE_START_TRANSFER:
		u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_enable_level);
 800035e:	68fb      	ldr	r3, [r7, #12]
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	461a      	mov	r2, r3
 8000366:	2149      	movs	r1, #73	; 0x49
 8000368:	68f8      	ldr	r0, [r7, #12]
 800036a:	f001 ff6e 	bl	800224a <u8x8_gpio_call>
		//HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, arg_int);
		break;
 800036e:	e00a      	b.n	8000386 <u8x8_byte_3wire_hw_spi+0xae>
	case U8X8_MSG_BYTE_END_TRANSFER:
		u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_disable_level);
 8000370:	68fb      	ldr	r3, [r7, #12]
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	785b      	ldrb	r3, [r3, #1]
 8000376:	461a      	mov	r2, r3
 8000378:	2149      	movs	r1, #73	; 0x49
 800037a:	68f8      	ldr	r0, [r7, #12]
 800037c:	f001 ff65 	bl	800224a <u8x8_gpio_call>
		//HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, arg_int);
		break;
 8000380:	e001      	b.n	8000386 <u8x8_byte_3wire_hw_spi+0xae>
	default:
		return 0;
 8000382:	2300      	movs	r3, #0
 8000384:	e000      	b.n	8000388 <u8x8_byte_3wire_hw_spi+0xb0>
	}
	return 1;
 8000386:	2301      	movs	r3, #1
}
 8000388:	4618      	mov	r0, r3
 800038a:	3710      	adds	r7, #16
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}
 8000390:	200000bc 	.word	0x200000bc

08000394 <start_app>:
void start_app(void){
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_BC1_GPIO_Port, LED_BC1_Pin, GPIO_PIN_SET);
 8000398:	2201      	movs	r2, #1
 800039a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800039e:	4817      	ldr	r0, [pc, #92]	; (80003fc <start_app+0x68>)
 80003a0:	f002 fad6 	bl	8002950 <HAL_GPIO_WritePin>
//	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, OPTIMAL_BL);
	u8g2_Setup_ssd1322_nhd_256x64_f(&u8g2, U8G2_R2, u8x8_byte_3wire_hw_spi, u8x8_stm32_gpio_and_delay);
 80003a4:	4b16      	ldr	r3, [pc, #88]	; (8000400 <start_app+0x6c>)
 80003a6:	4a17      	ldr	r2, [pc, #92]	; (8000404 <start_app+0x70>)
 80003a8:	4917      	ldr	r1, [pc, #92]	; (8000408 <start_app+0x74>)
 80003aa:	4818      	ldr	r0, [pc, #96]	; (800040c <start_app+0x78>)
 80003ac:	f000 fa6c 	bl	8000888 <u8g2_Setup_ssd1322_nhd_256x64_f>


	u8g2_InitDisplay(&u8g2);
 80003b0:	4816      	ldr	r0, [pc, #88]	; (800040c <start_app+0x78>)
 80003b2:	f001 ff1b 	bl	80021ec <u8x8_InitDisplay>
	u8g2_SetPowerSave(&u8g2, 0);
 80003b6:	2100      	movs	r1, #0
 80003b8:	4814      	ldr	r0, [pc, #80]	; (800040c <start_app+0x78>)
 80003ba:	f001 ff26 	bl	800220a <u8x8_SetPowerSave>

	//set_contrast(OPTIMAL_CONTRAST);

	u8g2_SetBitmapMode(&u8g2,0);
 80003be:	2100      	movs	r1, #0
 80003c0:	4812      	ldr	r0, [pc, #72]	; (800040c <start_app+0x78>)
 80003c2:	f000 f9dd 	bl	8000780 <u8g2_SetBitmapMode>


	u8g2_SetDrawColor(&u8g2, 1);
 80003c6:	2101      	movs	r1, #1
 80003c8:	4810      	ldr	r0, [pc, #64]	; (800040c <start_app+0x78>)
 80003ca:	f001 f953 	bl	8001674 <u8g2_SetDrawColor>
	u8g2_SetFontMode(&u8g2, 0);
 80003ce:	2100      	movs	r1, #0
 80003d0:	480e      	ldr	r0, [pc, #56]	; (800040c <start_app+0x78>)
 80003d2:	f000 feb8 	bl	8001146 <u8g2_SetFontMode>
	u8g2_SetFontPosTop(&u8g2);
 80003d6:	480d      	ldr	r0, [pc, #52]	; (800040c <start_app+0x78>)
 80003d8:	f001 f828 	bl	800142c <u8g2_SetFontPosTop>
		r	Only glyphs on the range of the ASCII codes 32 to 127 are included in the font.
		u	Only glyphs on the range of the ASCII codes 32 to 95 (uppercase chars) are included in the font.
		n	Only numbers and extra glyphs for writing date and time strings are included in the font.
		...	Other custom character list.*/
		//u8g2_SetFont(&u8g2, u8g2_font_ncenB14_tr);
		u8g2_SetFont(&u8g2, viafont);
 80003dc:	490c      	ldr	r1, [pc, #48]	; (8000410 <start_app+0x7c>)
 80003de:	480b      	ldr	r0, [pc, #44]	; (800040c <start_app+0x78>)
 80003e0:	f001 f834 	bl	800144c <u8g2_SetFont>
		u8g2_DrawStr(&u8g2, 15, 15, "Hello World!");
 80003e4:	4b0b      	ldr	r3, [pc, #44]	; (8000414 <start_app+0x80>)
 80003e6:	220f      	movs	r2, #15
 80003e8:	210f      	movs	r1, #15
 80003ea:	4808      	ldr	r0, [pc, #32]	; (800040c <start_app+0x78>)
 80003ec:	f000 ff6a 	bl	80012c4 <u8g2_DrawStr>
		u8g2_SendBuffer(&u8g2);
 80003f0:	4806      	ldr	r0, [pc, #24]	; (800040c <start_app+0x78>)
 80003f2:	f000 fa2a 	bl	800084a <u8g2_SendBuffer>
		//disp_splash();


}
 80003f6:	bf00      	nop
 80003f8:	bd80      	pop	{r7, pc}
 80003fa:	bf00      	nop
 80003fc:	48000400 	.word	0x48000400
 8000400:	080001c9 	.word	0x080001c9
 8000404:	080002d9 	.word	0x080002d9
 8000408:	080054fc 	.word	0x080054fc
 800040c:	20000028 	.word	0x20000028
 8000410:	080045ac 	.word	0x080045ac
 8000414:	0800459c 	.word	0x0800459c

08000418 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800041c:	f001 ffae 	bl	800237c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000420:	f000 f808 	bl	8000434 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000424:	f000 f890 	bl	8000548 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000428:	f000 f850 	bl	80004cc <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
//	HAL_TIM_PWM_Init(&htim2);
//	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
	start_app();
 800042c:	f7ff ffb2 	bl	8000394 <start_app>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  __WFI();
 8000430:	bf30      	wfi
 8000432:	e7fd      	b.n	8000430 <main+0x18>

08000434 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b090      	sub	sp, #64	; 0x40
 8000438:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800043a:	f107 0318 	add.w	r3, r7, #24
 800043e:	2228      	movs	r2, #40	; 0x28
 8000440:	2100      	movs	r1, #0
 8000442:	4618      	mov	r0, r3
 8000444:	f004 f896 	bl	8004574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000448:	1d3b      	adds	r3, r7, #4
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	609a      	str	r2, [r3, #8]
 8000452:	60da      	str	r2, [r3, #12]
 8000454:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000456:	2301      	movs	r3, #1
 8000458:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800045a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800045e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000460:	2301      	movs	r3, #1
 8000462:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000464:	2301      	movs	r3, #1
 8000466:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000468:	2302      	movs	r3, #2
 800046a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800046c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000470:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000472:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000476:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000478:	f107 0318 	add.w	r3, r7, #24
 800047c:	4618      	mov	r0, r3
 800047e:	f002 fa7f 	bl	8002980 <HAL_RCC_OscConfig>
 8000482:	4603      	mov	r3, r0
 8000484:	2b00      	cmp	r3, #0
 8000486:	d001      	beq.n	800048c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000488:	f000 f8d2 	bl	8000630 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800048c:	230f      	movs	r3, #15
 800048e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000490:	2302      	movs	r3, #2
 8000492:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000494:	2300      	movs	r3, #0
 8000496:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000498:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800049c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800049e:	2300      	movs	r3, #0
 80004a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004a2:	1d3b      	adds	r3, r7, #4
 80004a4:	2102      	movs	r1, #2
 80004a6:	4618      	mov	r0, r3
 80004a8:	f003 faa8 	bl	80039fc <HAL_RCC_ClockConfig>
 80004ac:	4603      	mov	r3, r0
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d001      	beq.n	80004b6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004b2:	f000 f8bd 	bl	8000630 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 80004b6:	2200      	movs	r2, #0
 80004b8:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 80004bc:	2000      	movs	r0, #0
 80004be:	f003 fc19 	bl	8003cf4 <HAL_RCC_MCOConfig>
}
 80004c2:	bf00      	nop
 80004c4:	3740      	adds	r7, #64	; 0x40
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
	...

080004cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004d0:	4b1b      	ldr	r3, [pc, #108]	; (8000540 <MX_SPI1_Init+0x74>)
 80004d2:	4a1c      	ldr	r2, [pc, #112]	; (8000544 <MX_SPI1_Init+0x78>)
 80004d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004d6:	4b1a      	ldr	r3, [pc, #104]	; (8000540 <MX_SPI1_Init+0x74>)
 80004d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80004dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80004de:	4b18      	ldr	r3, [pc, #96]	; (8000540 <MX_SPI1_Init+0x74>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_9BIT;
 80004e4:	4b16      	ldr	r3, [pc, #88]	; (8000540 <MX_SPI1_Init+0x74>)
 80004e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80004ea:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80004ec:	4b14      	ldr	r3, [pc, #80]	; (8000540 <MX_SPI1_Init+0x74>)
 80004ee:	2202      	movs	r2, #2
 80004f0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80004f2:	4b13      	ldr	r3, [pc, #76]	; (8000540 <MX_SPI1_Init+0x74>)
 80004f4:	2201      	movs	r2, #1
 80004f6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004f8:	4b11      	ldr	r3, [pc, #68]	; (8000540 <MX_SPI1_Init+0x74>)
 80004fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004fe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000500:	4b0f      	ldr	r3, [pc, #60]	; (8000540 <MX_SPI1_Init+0x74>)
 8000502:	2218      	movs	r2, #24
 8000504:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000506:	4b0e      	ldr	r3, [pc, #56]	; (8000540 <MX_SPI1_Init+0x74>)
 8000508:	2200      	movs	r2, #0
 800050a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800050c:	4b0c      	ldr	r3, [pc, #48]	; (8000540 <MX_SPI1_Init+0x74>)
 800050e:	2200      	movs	r2, #0
 8000510:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000512:	4b0b      	ldr	r3, [pc, #44]	; (8000540 <MX_SPI1_Init+0x74>)
 8000514:	2200      	movs	r2, #0
 8000516:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000518:	4b09      	ldr	r3, [pc, #36]	; (8000540 <MX_SPI1_Init+0x74>)
 800051a:	2207      	movs	r2, #7
 800051c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800051e:	4b08      	ldr	r3, [pc, #32]	; (8000540 <MX_SPI1_Init+0x74>)
 8000520:	2200      	movs	r2, #0
 8000522:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000524:	4b06      	ldr	r3, [pc, #24]	; (8000540 <MX_SPI1_Init+0x74>)
 8000526:	2200      	movs	r2, #0
 8000528:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800052a:	4805      	ldr	r0, [pc, #20]	; (8000540 <MX_SPI1_Init+0x74>)
 800052c:	f003 fc80 	bl	8003e30 <HAL_SPI_Init>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000536:	f000 f87b 	bl	8000630 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800053a:	bf00      	nop
 800053c:	bd80      	pop	{r7, pc}
 800053e:	bf00      	nop
 8000540:	200000bc 	.word	0x200000bc
 8000544:	40013000 	.word	0x40013000

08000548 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b088      	sub	sp, #32
 800054c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800054e:	f107 030c 	add.w	r3, r7, #12
 8000552:	2200      	movs	r2, #0
 8000554:	601a      	str	r2, [r3, #0]
 8000556:	605a      	str	r2, [r3, #4]
 8000558:	609a      	str	r2, [r3, #8]
 800055a:	60da      	str	r2, [r3, #12]
 800055c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800055e:	4b32      	ldr	r3, [pc, #200]	; (8000628 <MX_GPIO_Init+0xe0>)
 8000560:	695b      	ldr	r3, [r3, #20]
 8000562:	4a31      	ldr	r2, [pc, #196]	; (8000628 <MX_GPIO_Init+0xe0>)
 8000564:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000568:	6153      	str	r3, [r2, #20]
 800056a:	4b2f      	ldr	r3, [pc, #188]	; (8000628 <MX_GPIO_Init+0xe0>)
 800056c:	695b      	ldr	r3, [r3, #20]
 800056e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000572:	60bb      	str	r3, [r7, #8]
 8000574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000576:	4b2c      	ldr	r3, [pc, #176]	; (8000628 <MX_GPIO_Init+0xe0>)
 8000578:	695b      	ldr	r3, [r3, #20]
 800057a:	4a2b      	ldr	r2, [pc, #172]	; (8000628 <MX_GPIO_Init+0xe0>)
 800057c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000580:	6153      	str	r3, [r2, #20]
 8000582:	4b29      	ldr	r3, [pc, #164]	; (8000628 <MX_GPIO_Init+0xe0>)
 8000584:	695b      	ldr	r3, [r3, #20]
 8000586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800058e:	4b26      	ldr	r3, [pc, #152]	; (8000628 <MX_GPIO_Init+0xe0>)
 8000590:	695b      	ldr	r3, [r3, #20]
 8000592:	4a25      	ldr	r2, [pc, #148]	; (8000628 <MX_GPIO_Init+0xe0>)
 8000594:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000598:	6153      	str	r3, [r2, #20]
 800059a:	4b23      	ldr	r3, [pc, #140]	; (8000628 <MX_GPIO_Init+0xe0>)
 800059c:	695b      	ldr	r3, [r3, #20]
 800059e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80005a2:	603b      	str	r3, [r7, #0]
 80005a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_RES_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 80005a6:	2200      	movs	r2, #0
 80005a8:	2118      	movs	r1, #24
 80005aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ae:	f002 f9cf 	bl	8002950 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BC1_GPIO_Port, LED_BC1_Pin, GPIO_PIN_RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005b8:	481c      	ldr	r0, [pc, #112]	; (800062c <MX_GPIO_Init+0xe4>)
 80005ba:	f002 f9c9 	bl	8002950 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_RES_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_RES_Pin|SPI1_CS_Pin;
 80005be:	2318      	movs	r3, #24
 80005c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c2:	2301      	movs	r3, #1
 80005c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c6:	2300      	movs	r3, #0
 80005c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ca:	2300      	movs	r3, #0
 80005cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ce:	f107 030c 	add.w	r3, r7, #12
 80005d2:	4619      	mov	r1, r3
 80005d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005d8:	f002 f840 	bl	800265c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_BC1_Pin */
  GPIO_InitStruct.Pin = LED_BC1_Pin;
 80005dc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80005e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e2:	2301      	movs	r3, #1
 80005e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e6:	2300      	movs	r3, #0
 80005e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ea:	2300      	movs	r3, #0
 80005ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_BC1_GPIO_Port, &GPIO_InitStruct);
 80005ee:	f107 030c 	add.w	r3, r7, #12
 80005f2:	4619      	mov	r1, r3
 80005f4:	480d      	ldr	r0, [pc, #52]	; (800062c <MX_GPIO_Init+0xe4>)
 80005f6:	f002 f831 	bl	800265c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80005fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000600:	2302      	movs	r3, #2
 8000602:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000608:	2300      	movs	r3, #0
 800060a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800060c:	2300      	movs	r3, #0
 800060e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000610:	f107 030c 	add.w	r3, r7, #12
 8000614:	4619      	mov	r1, r3
 8000616:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800061a:	f002 f81f 	bl	800265c <HAL_GPIO_Init>

}
 800061e:	bf00      	nop
 8000620:	3720      	adds	r7, #32
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	40021000 	.word	0x40021000
 800062c:	48000400 	.word	0x48000400

08000630 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000634:	b672      	cpsid	i
}
 8000636:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000638:	e7fe      	b.n	8000638 <Error_Handler+0x8>
	...

0800063c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000642:	4b0f      	ldr	r3, [pc, #60]	; (8000680 <HAL_MspInit+0x44>)
 8000644:	699b      	ldr	r3, [r3, #24]
 8000646:	4a0e      	ldr	r2, [pc, #56]	; (8000680 <HAL_MspInit+0x44>)
 8000648:	f043 0301 	orr.w	r3, r3, #1
 800064c:	6193      	str	r3, [r2, #24]
 800064e:	4b0c      	ldr	r3, [pc, #48]	; (8000680 <HAL_MspInit+0x44>)
 8000650:	699b      	ldr	r3, [r3, #24]
 8000652:	f003 0301 	and.w	r3, r3, #1
 8000656:	607b      	str	r3, [r7, #4]
 8000658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800065a:	4b09      	ldr	r3, [pc, #36]	; (8000680 <HAL_MspInit+0x44>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	4a08      	ldr	r2, [pc, #32]	; (8000680 <HAL_MspInit+0x44>)
 8000660:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000664:	61d3      	str	r3, [r2, #28]
 8000666:	4b06      	ldr	r3, [pc, #24]	; (8000680 <HAL_MspInit+0x44>)
 8000668:	69db      	ldr	r3, [r3, #28]
 800066a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800066e:	603b      	str	r3, [r7, #0]
 8000670:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000672:	bf00      	nop
 8000674:	370c      	adds	r7, #12
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	40021000 	.word	0x40021000

08000684 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b08a      	sub	sp, #40	; 0x28
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068c:	f107 0314 	add.w	r3, r7, #20
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	609a      	str	r2, [r3, #8]
 8000698:	60da      	str	r2, [r3, #12]
 800069a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a17      	ldr	r2, [pc, #92]	; (8000700 <HAL_SPI_MspInit+0x7c>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d128      	bne.n	80006f8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80006a6:	4b17      	ldr	r3, [pc, #92]	; (8000704 <HAL_SPI_MspInit+0x80>)
 80006a8:	699b      	ldr	r3, [r3, #24]
 80006aa:	4a16      	ldr	r2, [pc, #88]	; (8000704 <HAL_SPI_MspInit+0x80>)
 80006ac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80006b0:	6193      	str	r3, [r2, #24]
 80006b2:	4b14      	ldr	r3, [pc, #80]	; (8000704 <HAL_SPI_MspInit+0x80>)
 80006b4:	699b      	ldr	r3, [r3, #24]
 80006b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80006ba:	613b      	str	r3, [r7, #16]
 80006bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006be:	4b11      	ldr	r3, [pc, #68]	; (8000704 <HAL_SPI_MspInit+0x80>)
 80006c0:	695b      	ldr	r3, [r3, #20]
 80006c2:	4a10      	ldr	r2, [pc, #64]	; (8000704 <HAL_SPI_MspInit+0x80>)
 80006c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006c8:	6153      	str	r3, [r2, #20]
 80006ca:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <HAL_SPI_MspInit+0x80>)
 80006cc:	695b      	ldr	r3, [r3, #20]
 80006ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80006d6:	23a0      	movs	r3, #160	; 0xa0
 80006d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006da:	2302      	movs	r3, #2
 80006dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006de:	2300      	movs	r3, #0
 80006e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e2:	2303      	movs	r3, #3
 80006e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80006e6:	2305      	movs	r3, #5
 80006e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ea:	f107 0314 	add.w	r3, r7, #20
 80006ee:	4619      	mov	r1, r3
 80006f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006f4:	f001 ffb2 	bl	800265c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80006f8:	bf00      	nop
 80006fa:	3728      	adds	r7, #40	; 0x28
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40013000 	.word	0x40013000
 8000704:	40021000 	.word	0x40021000

08000708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800070c:	e7fe      	b.n	800070c <NMI_Handler+0x4>

0800070e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800070e:	b480      	push	{r7}
 8000710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000712:	e7fe      	b.n	8000712 <HardFault_Handler+0x4>

08000714 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000718:	e7fe      	b.n	8000718 <MemManage_Handler+0x4>

0800071a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800071a:	b480      	push	{r7}
 800071c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800071e:	e7fe      	b.n	800071e <BusFault_Handler+0x4>

08000720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000724:	e7fe      	b.n	8000724 <UsageFault_Handler+0x4>

08000726 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000726:	b480      	push	{r7}
 8000728:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800072a:	bf00      	nop
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr

08000734 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr

08000742 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000742:	b480      	push	{r7}
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000746:	bf00      	nop
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr

08000750 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000754:	f001 fe58 	bl	8002408 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000758:	bf00      	nop
 800075a:	bd80      	pop	{r7, pc}

0800075c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000760:	4b06      	ldr	r3, [pc, #24]	; (800077c <SystemInit+0x20>)
 8000762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000766:	4a05      	ldr	r2, [pc, #20]	; (800077c <SystemInit+0x20>)
 8000768:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800076c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	e000ed00 	.word	0xe000ed00

08000780 <u8g2_SetBitmapMode>:
*/

#include "u8g2.h"


void u8g2_SetBitmapMode(u8g2_t *u8g2, uint8_t is_transparent) {
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	460b      	mov	r3, r1
 800078a:	70fb      	strb	r3, [r7, #3]
  u8g2->bitmap_transparency = is_transparent;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	78fa      	ldrb	r2, [r7, #3]
 8000790:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
}
 8000794:	bf00      	nop
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <u8g2_send_tile_row>:
}

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b086      	sub	sp, #24
 80007a4:	af02      	add	r7, sp, #8
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	460b      	mov	r3, r1
 80007aa:	70fb      	strb	r3, [r7, #3]
 80007ac:	4613      	mov	r3, r2
 80007ae:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	7c1b      	ldrb	r3, [r3, #16]
 80007b6:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 80007b8:	78fb      	ldrb	r3, [r7, #3]
 80007ba:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007c0:	60bb      	str	r3, [r7, #8]
  offset *= w;
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	89ba      	ldrh	r2, [r7, #12]
 80007c8:	fb12 f303 	smulbb	r3, r2, r3
 80007cc:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 80007ce:	89bb      	ldrh	r3, [r7, #12]
 80007d0:	00db      	lsls	r3, r3, #3
 80007d2:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 80007d4:	89bb      	ldrh	r3, [r7, #12]
 80007d6:	68ba      	ldr	r2, [r7, #8]
 80007d8:	4413      	add	r3, r2
 80007da:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 80007dc:	7bf9      	ldrb	r1, [r7, #15]
 80007de:	78ba      	ldrb	r2, [r7, #2]
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	9300      	str	r3, [sp, #0]
 80007e4:	460b      	mov	r3, r1
 80007e6:	2100      	movs	r1, #0
 80007e8:	6878      	ldr	r0, [r7, #4]
 80007ea:	f001 fcce 	bl	800218a <u8x8_DrawTile>
}
 80007ee:	bf00      	nop
 80007f0:	3710      	adds	r7, #16
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b084      	sub	sp, #16
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 80007fe:	2300      	movs	r3, #0
 8000800:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000808:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000810:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	7c5b      	ldrb	r3, [r3, #17]
 8000818:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 800081a:	7bba      	ldrb	r2, [r7, #14]
 800081c:	7bfb      	ldrb	r3, [r7, #15]
 800081e:	4619      	mov	r1, r3
 8000820:	6878      	ldr	r0, [r7, #4]
 8000822:	f7ff ffbd 	bl	80007a0 <u8g2_send_tile_row>
    src_row++;
 8000826:	7bfb      	ldrb	r3, [r7, #15]
 8000828:	3301      	adds	r3, #1
 800082a:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 800082c:	7bbb      	ldrb	r3, [r7, #14]
 800082e:	3301      	adds	r3, #1
 8000830:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8000832:	7bfa      	ldrb	r2, [r7, #15]
 8000834:	7b7b      	ldrb	r3, [r7, #13]
 8000836:	429a      	cmp	r2, r3
 8000838:	d203      	bcs.n	8000842 <u8g2_send_buffer+0x4c>
 800083a:	7bba      	ldrb	r2, [r7, #14]
 800083c:	7b3b      	ldrb	r3, [r7, #12]
 800083e:	429a      	cmp	r2, r3
 8000840:	d3eb      	bcc.n	800081a <u8g2_send_buffer+0x24>
}
 8000842:	bf00      	nop
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	b082      	sub	sp, #8
 800084e:	af00      	add	r7, sp, #0
 8000850:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f7ff ffcf 	bl	80007f6 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 8000858:	6878      	ldr	r0, [r7, #4]
 800085a:	f001 fce7 	bl	800222c <u8x8_RefreshDisplay>
}
 800085e:	bf00      	nop
 8000860:	3708      	adds	r7, #8
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
	...

08000868 <u8g2_m_32_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_32_8_f(uint8_t *page_cnt)
{
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[2048];
  *page_cnt = 8;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2208      	movs	r2, #8
 8000874:	701a      	strb	r2, [r3, #0]
  return buf;
 8000876:	4b03      	ldr	r3, [pc, #12]	; (8000884 <u8g2_m_32_8_f+0x1c>)
  #endif
}
 8000878:	4618      	mov	r0, r3
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	20000120 	.word	0x20000120

08000888 <u8g2_Setup_ssd1322_nhd_256x64_f>:
  buf = u8g2_m_32_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1322 f */
void u8g2_Setup_ssd1322_nhd_256x64_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b088      	sub	sp, #32
 800088c:	af02      	add	r7, sp, #8
 800088e:	60f8      	str	r0, [r7, #12]
 8000890:	60b9      	str	r1, [r7, #8]
 8000892:	607a      	str	r2, [r7, #4]
 8000894:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1322_nhd_256x64, u8x8_cad_011, byte_cb, gpio_and_delay_cb);
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	9300      	str	r3, [sp, #0]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4a0b      	ldr	r2, [pc, #44]	; (80008cc <u8g2_Setup_ssd1322_nhd_256x64_f+0x44>)
 800089e:	490c      	ldr	r1, [pc, #48]	; (80008d0 <u8g2_Setup_ssd1322_nhd_256x64_f+0x48>)
 80008a0:	68f8      	ldr	r0, [r7, #12]
 80008a2:	f001 fd23 	bl	80022ec <u8x8_Setup>
  buf = u8g2_m_32_8_f(&tile_buf_height);
 80008a6:	f107 0313 	add.w	r3, r7, #19
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff ffdc 	bl	8000868 <u8g2_m_32_8_f>
 80008b0:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 80008b2:	7cfa      	ldrb	r2, [r7, #19]
 80008b4:	68bb      	ldr	r3, [r7, #8]
 80008b6:	9300      	str	r3, [sp, #0]
 80008b8:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <u8g2_Setup_ssd1322_nhd_256x64_f+0x4c>)
 80008ba:	6979      	ldr	r1, [r7, #20]
 80008bc:	68f8      	ldr	r0, [r7, #12]
 80008be:	f001 f80d 	bl	80018dc <u8g2_SetupBuffer>
}
 80008c2:	bf00      	nop
 80008c4:	3718      	adds	r7, #24
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	08001de9 	.word	0x08001de9
 80008d0:	0800204d 	.word	0x0800204d
 80008d4:	0800175f 	.word	0x0800175f

080008d8 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	460b      	mov	r3, r1
 80008e2:	70fb      	strb	r3, [r7, #3]
  font += offset;
 80008e4:	78fb      	ldrb	r3, [r7, #3]
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	4413      	add	r3, r2
 80008ea:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	781b      	ldrb	r3, [r3, #0]
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b085      	sub	sp, #20
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	460b      	mov	r3, r1
 8000906:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8000908:	78fb      	ldrb	r3, [r7, #3]
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	4413      	add	r3, r2
 800090e:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	81fb      	strh	r3, [r7, #14]
    font++;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	3301      	adds	r3, #1
 800091a:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 800091c:	89fb      	ldrh	r3, [r7, #14]
 800091e:	021b      	lsls	r3, r3, #8
 8000920:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	b29a      	uxth	r2, r3
 8000928:	89fb      	ldrh	r3, [r7, #14]
 800092a:	4413      	add	r3, r2
 800092c:	81fb      	strh	r3, [r7, #14]
    return pos;
 800092e:	89fb      	ldrh	r3, [r7, #14]
}
 8000930:	4618      	mov	r0, r3
 8000932:	3714      	adds	r7, #20
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr

0800093c <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
 8000944:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8000946:	2100      	movs	r1, #0
 8000948:	6838      	ldr	r0, [r7, #0]
 800094a:	f7ff ffc5 	bl	80008d8 <u8g2_font_get_byte>
 800094e:	4603      	mov	r3, r0
 8000950:	461a      	mov	r2, r3
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 8000956:	2101      	movs	r1, #1
 8000958:	6838      	ldr	r0, [r7, #0]
 800095a:	f7ff ffbd 	bl	80008d8 <u8g2_font_get_byte>
 800095e:	4603      	mov	r3, r0
 8000960:	461a      	mov	r2, r3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 8000966:	2102      	movs	r1, #2
 8000968:	6838      	ldr	r0, [r7, #0]
 800096a:	f7ff ffb5 	bl	80008d8 <u8g2_font_get_byte>
 800096e:	4603      	mov	r3, r0
 8000970:	461a      	mov	r2, r3
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 8000976:	2103      	movs	r1, #3
 8000978:	6838      	ldr	r0, [r7, #0]
 800097a:	f7ff ffad 	bl	80008d8 <u8g2_font_get_byte>
 800097e:	4603      	mov	r3, r0
 8000980:	461a      	mov	r2, r3
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 8000986:	2104      	movs	r1, #4
 8000988:	6838      	ldr	r0, [r7, #0]
 800098a:	f7ff ffa5 	bl	80008d8 <u8g2_font_get_byte>
 800098e:	4603      	mov	r3, r0
 8000990:	461a      	mov	r2, r3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 8000996:	2105      	movs	r1, #5
 8000998:	6838      	ldr	r0, [r7, #0]
 800099a:	f7ff ff9d 	bl	80008d8 <u8g2_font_get_byte>
 800099e:	4603      	mov	r3, r0
 80009a0:	461a      	mov	r2, r3
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 80009a6:	2106      	movs	r1, #6
 80009a8:	6838      	ldr	r0, [r7, #0]
 80009aa:	f7ff ff95 	bl	80008d8 <u8g2_font_get_byte>
 80009ae:	4603      	mov	r3, r0
 80009b0:	461a      	mov	r2, r3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 80009b6:	2107      	movs	r1, #7
 80009b8:	6838      	ldr	r0, [r7, #0]
 80009ba:	f7ff ff8d 	bl	80008d8 <u8g2_font_get_byte>
 80009be:	4603      	mov	r3, r0
 80009c0:	461a      	mov	r2, r3
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 80009c6:	2108      	movs	r1, #8
 80009c8:	6838      	ldr	r0, [r7, #0]
 80009ca:	f7ff ff85 	bl	80008d8 <u8g2_font_get_byte>
 80009ce:	4603      	mov	r3, r0
 80009d0:	461a      	mov	r2, r3
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 80009d6:	2109      	movs	r1, #9
 80009d8:	6838      	ldr	r0, [r7, #0]
 80009da:	f7ff ff7d 	bl	80008d8 <u8g2_font_get_byte>
 80009de:	4603      	mov	r3, r0
 80009e0:	b25a      	sxtb	r2, r3
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 80009e6:	210a      	movs	r1, #10
 80009e8:	6838      	ldr	r0, [r7, #0]
 80009ea:	f7ff ff75 	bl	80008d8 <u8g2_font_get_byte>
 80009ee:	4603      	mov	r3, r0
 80009f0:	b25a      	sxtb	r2, r3
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 80009f6:	210b      	movs	r1, #11
 80009f8:	6838      	ldr	r0, [r7, #0]
 80009fa:	f7ff ff6d 	bl	80008d8 <u8g2_font_get_byte>
 80009fe:	4603      	mov	r3, r0
 8000a00:	b25a      	sxtb	r2, r3
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8000a06:	210c      	movs	r1, #12
 8000a08:	6838      	ldr	r0, [r7, #0]
 8000a0a:	f7ff ff65 	bl	80008d8 <u8g2_font_get_byte>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	b25a      	sxtb	r2, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8000a16:	210d      	movs	r1, #13
 8000a18:	6838      	ldr	r0, [r7, #0]
 8000a1a:	f7ff ff5d 	bl	80008d8 <u8g2_font_get_byte>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	b25a      	sxtb	r2, r3
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8000a26:	210e      	movs	r1, #14
 8000a28:	6838      	ldr	r0, [r7, #0]
 8000a2a:	f7ff ff55 	bl	80008d8 <u8g2_font_get_byte>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	b25a      	sxtb	r2, r3
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8000a36:	210f      	movs	r1, #15
 8000a38:	6838      	ldr	r0, [r7, #0]
 8000a3a:	f7ff ff4d 	bl	80008d8 <u8g2_font_get_byte>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	b25a      	sxtb	r2, r3
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8000a46:	2110      	movs	r1, #16
 8000a48:	6838      	ldr	r0, [r7, #0]
 8000a4a:	f7ff ff45 	bl	80008d8 <u8g2_font_get_byte>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	b25a      	sxtb	r2, r3
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 8000a56:	2111      	movs	r1, #17
 8000a58:	6838      	ldr	r0, [r7, #0]
 8000a5a:	f7ff ff4f 	bl	80008fc <u8g2_font_get_word>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	461a      	mov	r2, r3
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 8000a66:	2113      	movs	r1, #19
 8000a68:	6838      	ldr	r0, [r7, #0]
 8000a6a:	f7ff ff47 	bl	80008fc <u8g2_font_get_word>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	461a      	mov	r2, r3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 8000a76:	2115      	movs	r1, #21
 8000a78:	6838      	ldr	r0, [r7, #0]
 8000a7a:	f7ff ff3f 	bl	80008fc <u8g2_font_get_word>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	461a      	mov	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	82da      	strh	r2, [r3, #22]
#endif
}
 8000a86:	bf00      	nop
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}

08000a8e <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 8000a8e:	b480      	push	{r7}
 8000a90:	b085      	sub	sp, #20
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	6078      	str	r0, [r7, #4]
 8000a96:	460b      	mov	r3, r1
 8000a98:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	7b1b      	ldrb	r3, [r3, #12]
 8000a9e:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8000aa8:	7bfa      	ldrb	r2, [r7, #15]
 8000aaa:	7b7b      	ldrb	r3, [r7, #13]
 8000aac:	fa42 f303 	asr.w	r3, r2, r3
 8000ab0:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 8000ab2:	7b7b      	ldrb	r3, [r7, #13]
 8000ab4:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8000ab6:	7bba      	ldrb	r2, [r7, #14]
 8000ab8:	78fb      	ldrb	r3, [r7, #3]
 8000aba:	4413      	add	r3, r2
 8000abc:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8000abe:	7bbb      	ldrb	r3, [r7, #14]
 8000ac0:	2b07      	cmp	r3, #7
 8000ac2:	d91a      	bls.n	8000afa <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8000ac4:	2308      	movs	r3, #8
 8000ac6:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8000ac8:	7b3a      	ldrb	r2, [r7, #12]
 8000aca:	7b7b      	ldrb	r3, [r7, #13]
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	1c5a      	adds	r2, r3, #1
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	461a      	mov	r2, r3
 8000ae2:	7b3b      	ldrb	r3, [r7, #12]
 8000ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae8:	b25a      	sxtb	r2, r3
 8000aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aee:	4313      	orrs	r3, r2
 8000af0:	b25b      	sxtb	r3, r3
 8000af2:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 8000af4:	7bbb      	ldrb	r3, [r7, #14]
 8000af6:	3b08      	subs	r3, #8
 8000af8:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8000afa:	78fb      	ldrb	r3, [r7, #3]
 8000afc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000b00:	fa02 f303 	lsl.w	r3, r2, r3
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	43db      	mvns	r3, r3
 8000b08:	b2da      	uxtb	r2, r3
 8000b0a:	7bfb      	ldrb	r3, [r7, #15]
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	7bba      	ldrb	r2, [r7, #14]
 8000b14:	731a      	strb	r2, [r3, #12]
  return val;
 8000b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3714      	adds	r7, #20
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	460b      	mov	r3, r1
 8000b2e:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8000b30:	78fb      	ldrb	r3, [r7, #3]
 8000b32:	4619      	mov	r1, r3
 8000b34:	6878      	ldr	r0, [r7, #4]
 8000b36:	f7ff ffaa 	bl	8000a8e <u8g2_font_decode_get_unsigned_bits>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8000b42:	78fb      	ldrb	r3, [r7, #3]
 8000b44:	3b01      	subs	r3, #1
 8000b46:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8000b48:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8000b4c:	78fb      	ldrb	r3, [r7, #3]
 8000b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b52:	73bb      	strb	r3, [r7, #14]
  v -= d;
 8000b54:	7bfa      	ldrb	r2, [r7, #15]
 8000b56:	7bbb      	ldrb	r3, [r7, #14]
 8000b58:	1ad3      	subs	r3, r2, r3
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	73fb      	strb	r3, [r7, #15]
  return v;
 8000b5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3710      	adds	r7, #16
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 8000b6a:	b490      	push	{r4, r7}
 8000b6c:	b082      	sub	sp, #8
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	4604      	mov	r4, r0
 8000b72:	4608      	mov	r0, r1
 8000b74:	4611      	mov	r1, r2
 8000b76:	461a      	mov	r2, r3
 8000b78:	4623      	mov	r3, r4
 8000b7a:	80fb      	strh	r3, [r7, #6]
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	717b      	strb	r3, [r7, #5]
 8000b80:	460b      	mov	r3, r1
 8000b82:	713b      	strb	r3, [r7, #4]
 8000b84:	4613      	mov	r3, r2
 8000b86:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8000b88:	78fb      	ldrb	r3, [r7, #3]
 8000b8a:	2b02      	cmp	r3, #2
 8000b8c:	d014      	beq.n	8000bb8 <u8g2_add_vector_y+0x4e>
 8000b8e:	2b02      	cmp	r3, #2
 8000b90:	dc19      	bgt.n	8000bc6 <u8g2_add_vector_y+0x5c>
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d002      	beq.n	8000b9c <u8g2_add_vector_y+0x32>
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d007      	beq.n	8000baa <u8g2_add_vector_y+0x40>
 8000b9a:	e014      	b.n	8000bc6 <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 8000b9c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000ba0:	b29a      	uxth	r2, r3
 8000ba2:	88fb      	ldrh	r3, [r7, #6]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	80fb      	strh	r3, [r7, #6]
      break;
 8000ba8:	e014      	b.n	8000bd4 <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 8000baa:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000bae:	b29a      	uxth	r2, r3
 8000bb0:	88fb      	ldrh	r3, [r7, #6]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	80fb      	strh	r3, [r7, #6]
      break;
 8000bb6:	e00d      	b.n	8000bd4 <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 8000bb8:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	88fa      	ldrh	r2, [r7, #6]
 8000bc0:	1ad3      	subs	r3, r2, r3
 8000bc2:	80fb      	strh	r3, [r7, #6]
      break;
 8000bc4:	e006      	b.n	8000bd4 <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 8000bc6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	88fa      	ldrh	r2, [r7, #6]
 8000bce:	1ad3      	subs	r3, r2, r3
 8000bd0:	80fb      	strh	r3, [r7, #6]
      break;      
 8000bd2:	bf00      	nop
  }
  return dy;
 8000bd4:	88fb      	ldrh	r3, [r7, #6]
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bc90      	pop	{r4, r7}
 8000bde:	4770      	bx	lr

08000be0 <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 8000be0:	b490      	push	{r4, r7}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4604      	mov	r4, r0
 8000be8:	4608      	mov	r0, r1
 8000bea:	4611      	mov	r1, r2
 8000bec:	461a      	mov	r2, r3
 8000bee:	4623      	mov	r3, r4
 8000bf0:	80fb      	strh	r3, [r7, #6]
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	717b      	strb	r3, [r7, #5]
 8000bf6:	460b      	mov	r3, r1
 8000bf8:	713b      	strb	r3, [r7, #4]
 8000bfa:	4613      	mov	r3, r2
 8000bfc:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 8000bfe:	78fb      	ldrb	r3, [r7, #3]
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d014      	beq.n	8000c2e <u8g2_add_vector_x+0x4e>
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	dc19      	bgt.n	8000c3c <u8g2_add_vector_x+0x5c>
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d002      	beq.n	8000c12 <u8g2_add_vector_x+0x32>
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d007      	beq.n	8000c20 <u8g2_add_vector_x+0x40>
 8000c10:	e014      	b.n	8000c3c <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 8000c12:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	88fb      	ldrh	r3, [r7, #6]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	80fb      	strh	r3, [r7, #6]
      break;
 8000c1e:	e014      	b.n	8000c4a <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 8000c20:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000c24:	b29b      	uxth	r3, r3
 8000c26:	88fa      	ldrh	r2, [r7, #6]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	80fb      	strh	r3, [r7, #6]
      break;
 8000c2c:	e00d      	b.n	8000c4a <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 8000c2e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	88fa      	ldrh	r2, [r7, #6]
 8000c36:	1ad3      	subs	r3, r2, r3
 8000c38:	80fb      	strh	r3, [r7, #6]
      break;
 8000c3a:	e006      	b.n	8000c4a <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 8000c3c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000c40:	b29a      	uxth	r2, r3
 8000c42:	88fb      	ldrh	r3, [r7, #6]
 8000c44:	4413      	add	r3, r2
 8000c46:	80fb      	strh	r3, [r7, #6]
      break;      
 8000c48:	bf00      	nop
  }
  return dx;
 8000c4a:	88fb      	ldrh	r3, [r7, #6]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bc90      	pop	{r4, r7}
 8000c54:	4770      	bx	lr

08000c56 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b088      	sub	sp, #32
 8000c5a:	af02      	add	r7, sp, #8
 8000c5c:	6078      	str	r0, [r7, #4]
 8000c5e:	460b      	mov	r3, r1
 8000c60:	70fb      	strb	r3, [r7, #3]
 8000c62:	4613      	mov	r3, r2
 8000c64:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	3360      	adds	r3, #96	; 0x60
 8000c6a:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 8000c6c:	78fb      	ldrb	r3, [r7, #3]
 8000c6e:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8000c76:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 8000c78:	693b      	ldr	r3, [r7, #16]
 8000c7a:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8000c7e:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8000c86:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 8000c88:	7bfa      	ldrb	r2, [r7, #15]
 8000c8a:	7d7b      	ldrb	r3, [r7, #21]
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 8000c90:	7bfb      	ldrb	r3, [r7, #15]
 8000c92:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 8000c94:	7dfa      	ldrb	r2, [r7, #23]
 8000c96:	7bfb      	ldrb	r3, [r7, #15]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	d201      	bcs.n	8000ca0 <u8g2_font_decode_len+0x4a>
      current = cnt;
 8000c9c:	7dfb      	ldrb	r3, [r7, #23]
 8000c9e:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 8000ca0:	693b      	ldr	r3, [r7, #16]
 8000ca2:	889b      	ldrh	r3, [r3, #4]
 8000ca4:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	88db      	ldrh	r3, [r3, #6]
 8000caa:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 8000cac:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8000cb0:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8000cb4:	693b      	ldr	r3, [r7, #16]
 8000cb6:	7c1b      	ldrb	r3, [r3, #16]
 8000cb8:	89b8      	ldrh	r0, [r7, #12]
 8000cba:	f7ff ff91 	bl	8000be0 <u8g2_add_vector_x>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 8000cc2:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8000cc6:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	7c1b      	ldrb	r3, [r3, #16]
 8000cce:	8978      	ldrh	r0, [r7, #10]
 8000cd0:	f7ff ff4b 	bl	8000b6a <u8g2_add_vector_y>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8000cd8:	78bb      	ldrb	r3, [r7, #2]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d010      	beq.n	8000d00 <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	7b9a      	ldrb	r2, [r3, #14]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 8000ce8:	7dbb      	ldrb	r3, [r7, #22]
 8000cea:	b298      	uxth	r0, r3
 8000cec:	693b      	ldr	r3, [r7, #16]
 8000cee:	7c1b      	ldrb	r3, [r3, #16]
 8000cf0:	897a      	ldrh	r2, [r7, #10]
 8000cf2:	89b9      	ldrh	r1, [r7, #12]
 8000cf4:	9300      	str	r3, [sp, #0]
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	f000 fc30 	bl	800155e <u8g2_DrawHVLine>
 8000cfe:	e013      	b.n	8000d28 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 8000d00:	693b      	ldr	r3, [r7, #16]
 8000d02:	7b5b      	ldrb	r3, [r3, #13]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d10f      	bne.n	8000d28 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	7bda      	ldrb	r2, [r3, #15]
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 8000d12:	7dbb      	ldrb	r3, [r7, #22]
 8000d14:	b298      	uxth	r0, r3
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	7c1b      	ldrb	r3, [r3, #16]
 8000d1a:	897a      	ldrh	r2, [r7, #10]
 8000d1c:	89b9      	ldrh	r1, [r7, #12]
 8000d1e:	9300      	str	r3, [sp, #0]
 8000d20:	4603      	mov	r3, r0
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f000 fc1b 	bl	800155e <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8000d28:	7dfa      	ldrb	r2, [r7, #23]
 8000d2a:	7bfb      	ldrb	r3, [r7, #15]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d309      	bcc.n	8000d44 <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 8000d30:	7dfa      	ldrb	r2, [r7, #23]
 8000d32:	7bfb      	ldrb	r3, [r7, #15]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	757b      	strb	r3, [r7, #21]
    ly++;
 8000d3c:	7d3b      	ldrb	r3, [r7, #20]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 8000d42:	e79d      	b.n	8000c80 <u8g2_font_decode_len+0x2a>
      break;
 8000d44:	bf00      	nop
  }
  lx += cnt;
 8000d46:	7d7a      	ldrb	r2, [r7, #21]
 8000d48:	7dfb      	ldrb	r3, [r7, #23]
 8000d4a:	4413      	add	r3, r2
 8000d4c:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 8000d4e:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	721a      	strb	r2, [r3, #8]
  decode->y = ly;
 8000d56:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	725a      	strb	r2, [r3, #9]
  
}
 8000d5e:	bf00      	nop
 8000d60:	3718      	adds	r7, #24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <u8g2_font_setup_decode>:

static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b084      	sub	sp, #16
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
 8000d6e:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	3360      	adds	r3, #96	; 0x60
 8000d74:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	683a      	ldr	r2, [r7, #0]
 8000d7a:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	2200      	movs	r2, #0
 8000d80:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8000d88:	4619      	mov	r1, r3
 8000d8a:	68f8      	ldr	r0, [r7, #12]
 8000d8c:	f7ff fe7f 	bl	8000a8e <u8g2_font_decode_get_unsigned_bits>
 8000d90:	4603      	mov	r3, r0
 8000d92:	b25a      	sxtb	r2, r3
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8000d9e:	4619      	mov	r1, r3
 8000da0:	68f8      	ldr	r0, [r7, #12]
 8000da2:	f7ff fe74 	bl	8000a8e <u8g2_font_decode_get_unsigned_bits>
 8000da6:	4603      	mov	r3, r0
 8000da8:	b25a      	sxtb	r2, r3
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	f893 2092 	ldrb.w	r2, [r3, #146]	; 0x92
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	7b9b      	ldrb	r3, [r3, #14]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	bf0c      	ite	eq
 8000dc0:	2301      	moveq	r3, #1
 8000dc2:	2300      	movne	r3, #0
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	73da      	strb	r2, [r3, #15]
}
 8000dcc:	bf00      	nop
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08a      	sub	sp, #40	; 0x28
 8000dd8:	af02      	add	r7, sp, #8
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	3360      	adds	r3, #96	; 0x60
 8000de2:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8000de4:	6839      	ldr	r1, [r7, #0]
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff ffbd 	bl	8000d66 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8000df2:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	6978      	ldr	r0, [r7, #20]
 8000dfe:	f7ff fe91 	bl	8000b24 <u8g2_font_decode_get_signed_bits>
 8000e02:	4603      	mov	r3, r0
 8000e04:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	6978      	ldr	r0, [r7, #20]
 8000e10:	f7ff fe88 	bl	8000b24 <u8g2_font_decode_get_signed_bits>
 8000e14:	4603      	mov	r3, r0
 8000e16:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8000e1e:	4619      	mov	r1, r3
 8000e20:	6978      	ldr	r0, [r7, #20]
 8000e22:	f7ff fe7f 	bl	8000b24 <u8g2_font_decode_get_signed_bits>
 8000e26:	4603      	mov	r3, r0
 8000e28:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	f340 80d7 	ble.w	8000fe4 <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	8898      	ldrh	r0, [r3, #4]
 8000e3a:	7cfa      	ldrb	r2, [r7, #19]
 8000e3c:	7c7b      	ldrb	r3, [r7, #17]
 8000e3e:	4413      	add	r3, r2
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	425b      	negs	r3, r3
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	b25a      	sxtb	r2, r3
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	7c1b      	ldrb	r3, [r3, #16]
 8000e4c:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8000e50:	f7ff fec6 	bl	8000be0 <u8g2_add_vector_x>
 8000e54:	4603      	mov	r3, r0
 8000e56:	461a      	mov	r2, r3
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	88d8      	ldrh	r0, [r3, #6]
 8000e60:	7cfa      	ldrb	r2, [r7, #19]
 8000e62:	7c7b      	ldrb	r3, [r7, #17]
 8000e64:	4413      	add	r3, r2
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	425b      	negs	r3, r3
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	b25a      	sxtb	r2, r3
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	7c1b      	ldrb	r3, [r3, #16]
 8000e72:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8000e76:	f7ff fe78 	bl	8000b6a <u8g2_add_vector_y>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	889b      	ldrh	r3, [r3, #4]
 8000e86:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	88db      	ldrh	r3, [r3, #6]
 8000e8c:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 8000e8e:	8bfb      	ldrh	r3, [r7, #30]
 8000e90:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 8000e92:	8b7b      	ldrh	r3, [r7, #26]
 8000e94:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	7c1b      	ldrb	r3, [r3, #16]
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	d85a      	bhi.n	8000f54 <u8g2_font_decode_glyph+0x180>
 8000e9e:	a201      	add	r2, pc, #4	; (adr r2, 8000ea4 <u8g2_font_decode_glyph+0xd0>)
 8000ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ea4:	08000eb5 	.word	0x08000eb5
 8000ea8:	08000ed1 	.word	0x08000ed1
 8000eac:	08000ef9 	.word	0x08000ef9
 8000eb0:	08000f2d 	.word	0x08000f2d
      {
	case 0:
	    x1 += decode->glyph_width;
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8000eba:	b29a      	uxth	r2, r3
 8000ebc:	8bbb      	ldrh	r3, [r7, #28]
 8000ebe:	4413      	add	r3, r2
 8000ec0:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 8000ec2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	8b3b      	ldrh	r3, [r7, #24]
 8000eca:	4413      	add	r3, r2
 8000ecc:	833b      	strh	r3, [r7, #24]
	    break;
 8000ece:	e041      	b.n	8000f54 <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8000ed0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	8bfa      	ldrh	r2, [r7, #30]
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8000edc:	8bfb      	ldrh	r3, [r7, #30]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8000ee2:	8bbb      	ldrh	r3, [r7, #28]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8000eee:	b29a      	uxth	r2, r3
 8000ef0:	8b3b      	ldrh	r3, [r7, #24]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	833b      	strh	r3, [r7, #24]
	    break;
 8000ef6:	e02d      	b.n	8000f54 <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	8bfa      	ldrh	r2, [r7, #30]
 8000f02:	1ad3      	subs	r3, r2, r3
 8000f04:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8000f06:	8bfb      	ldrh	r3, [r7, #30]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8000f0c:	8bbb      	ldrh	r3, [r7, #28]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 8000f12:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	8b7a      	ldrh	r2, [r7, #26]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8000f1e:	8b7b      	ldrh	r3, [r7, #26]
 8000f20:	3301      	adds	r3, #1
 8000f22:	837b      	strh	r3, [r7, #26]
	    y1++;
 8000f24:	8b3b      	ldrh	r3, [r7, #24]
 8000f26:	3301      	adds	r3, #1
 8000f28:	833b      	strh	r3, [r7, #24]
	    break;	  
 8000f2a:	e013      	b.n	8000f54 <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 8000f2c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000f30:	b29a      	uxth	r2, r3
 8000f32:	8bbb      	ldrh	r3, [r7, #28]
 8000f34:	4413      	add	r3, r2
 8000f36:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8000f3e:	b29b      	uxth	r3, r3
 8000f40:	8b7a      	ldrh	r2, [r7, #26]
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8000f46:	8b7b      	ldrh	r3, [r7, #26]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	837b      	strh	r3, [r7, #26]
	    y1++;
 8000f4c:	8b3b      	ldrh	r3, [r7, #24]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	833b      	strh	r3, [r7, #24]
	    break;	  
 8000f52:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8000f54:	8bb8      	ldrh	r0, [r7, #28]
 8000f56:	8b7a      	ldrh	r2, [r7, #26]
 8000f58:	8bf9      	ldrh	r1, [r7, #30]
 8000f5a:	8b3b      	ldrh	r3, [r7, #24]
 8000f5c:	9300      	str	r3, [sp, #0]
 8000f5e:	4603      	mov	r3, r0
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f000 fbd1 	bl	8001708 <u8g2_IsIntersection>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d102      	bne.n	8000f72 <u8g2_font_decode_glyph+0x19e>
	return d;
 8000f6c:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8000f70:	e03a      	b.n	8000fe8 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	2200      	movs	r2, #0
 8000f76:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8000f84:	4619      	mov	r1, r3
 8000f86:	6978      	ldr	r0, [r7, #20]
 8000f88:	f7ff fd81 	bl	8000a8e <u8g2_font_decode_get_unsigned_bits>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 8000f96:	4619      	mov	r1, r3
 8000f98:	6978      	ldr	r0, [r7, #20]
 8000f9a:	f7ff fd78 	bl	8000a8e <u8g2_font_decode_get_unsigned_bits>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f7ff fe54 	bl	8000c56 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8000fae:	7bbb      	ldrb	r3, [r7, #14]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	6878      	ldr	r0, [r7, #4]
 8000fb6:	f7ff fe4e 	bl	8000c56 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8000fba:	2101      	movs	r1, #1
 8000fbc:	6978      	ldr	r0, [r7, #20]
 8000fbe:	f7ff fd66 	bl	8000a8e <u8g2_font_decode_get_unsigned_bits>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d1ec      	bne.n	8000fa2 <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8000fce:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	dd00      	ble.n	8000fd8 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8000fd6:	e7d2      	b.n	8000f7e <u8g2_font_decode_glyph+0x1aa>
	break;
 8000fd8:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	7b9a      	ldrb	r2, [r3, #14]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  }
  return d;
 8000fe4:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3720      	adds	r7, #32
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001000:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	3317      	adds	r3, #23
 8001006:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8001008:	887b      	ldrh	r3, [r7, #2]
 800100a:	2bff      	cmp	r3, #255	; 0xff
 800100c:	d82a      	bhi.n	8001064 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 800100e:	887b      	ldrh	r3, [r7, #2]
 8001010:	2b60      	cmp	r3, #96	; 0x60
 8001012:	d907      	bls.n	8001024 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800101a:	461a      	mov	r2, r3
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	4413      	add	r3, r2
 8001020:	617b      	str	r3, [r7, #20]
 8001022:	e009      	b.n	8001038 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8001024:	887b      	ldrh	r3, [r7, #2]
 8001026:	2b40      	cmp	r3, #64	; 0x40
 8001028:	d906      	bls.n	8001038 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8001030:	461a      	mov	r2, r3
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	4413      	add	r3, r2
 8001036:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	3301      	adds	r3, #1
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d04e      	beq.n	80010e0 <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	b29b      	uxth	r3, r3
 8001048:	887a      	ldrh	r2, [r7, #2]
 800104a:	429a      	cmp	r2, r3
 800104c:	d102      	bne.n	8001054 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	3302      	adds	r3, #2
 8001052:	e049      	b.n	80010e8 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	3301      	adds	r3, #1
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	461a      	mov	r2, r3
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	4413      	add	r3, r2
 8001060:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001062:	e7e9      	b.n	8001038 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 800106a:	461a      	mov	r2, r3
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	4413      	add	r3, r2
 8001070:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8001076:	2100      	movs	r1, #0
 8001078:	6938      	ldr	r0, [r7, #16]
 800107a:	f7ff fc3f 	bl	80008fc <u8g2_font_get_word>
 800107e:	4603      	mov	r3, r0
 8001080:	461a      	mov	r2, r3
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	4413      	add	r3, r2
 8001086:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8001088:	2102      	movs	r1, #2
 800108a:	6938      	ldr	r0, [r7, #16]
 800108c:	f7ff fc36 	bl	80008fc <u8g2_font_get_word>
 8001090:	4603      	mov	r3, r0
 8001092:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	3304      	adds	r3, #4
 8001098:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 800109a:	89fa      	ldrh	r2, [r7, #14]
 800109c:	887b      	ldrh	r3, [r7, #2]
 800109e:	429a      	cmp	r2, r3
 80010a0:	d3e9      	bcc.n	8001076 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 80010a8:	89fb      	ldrh	r3, [r7, #14]
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	3301      	adds	r3, #1
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	89fb      	ldrh	r3, [r7, #14]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 80010bc:	89fb      	ldrh	r3, [r7, #14]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d010      	beq.n	80010e4 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 80010c2:	89fa      	ldrh	r2, [r7, #14]
 80010c4:	887b      	ldrh	r3, [r7, #2]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d102      	bne.n	80010d0 <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	3303      	adds	r3, #3
 80010ce:	e00b      	b.n	80010e8 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	3302      	adds	r3, #2
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	4413      	add	r3, r2
 80010dc:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 80010de:	e7e0      	b.n	80010a2 <u8g2_font_get_glyph_data+0xb2>
	break;
 80010e0:	bf00      	nop
 80010e2:	e000      	b.n	80010e6 <u8g2_font_get_glyph_data+0xf6>
	break;
 80010e4:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 80010e6:	2300      	movs	r3, #0
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	4608      	mov	r0, r1
 80010fa:	4611      	mov	r1, r2
 80010fc:	461a      	mov	r2, r3
 80010fe:	4603      	mov	r3, r0
 8001100:	817b      	strh	r3, [r7, #10]
 8001102:	460b      	mov	r3, r1
 8001104:	813b      	strh	r3, [r7, #8]
 8001106:	4613      	mov	r3, r2
 8001108:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	897a      	ldrh	r2, [r7, #10]
 8001112:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  u8g2->font_decode.target_y = y;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	893a      	ldrh	r2, [r7, #8]
 800111a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 800111e:	88fb      	ldrh	r3, [r7, #6]
 8001120:	4619      	mov	r1, r3
 8001122:	68f8      	ldr	r0, [r7, #12]
 8001124:	f7ff ff64 	bl	8000ff0 <u8g2_font_get_glyph_data>
 8001128:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d005      	beq.n	800113c <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8001130:	6939      	ldr	r1, [r7, #16]
 8001132:	68f8      	ldr	r0, [r7, #12]
 8001134:	f7ff fe4e 	bl	8000dd4 <u8g2_font_decode_glyph>
 8001138:	4603      	mov	r3, r0
 800113a:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 800113c:	8afb      	ldrh	r3, [r7, #22]
}
 800113e:	4618      	mov	r0, r3
 8001140:	3718      	adds	r7, #24
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <u8g2_SetFontMode>:
    U8G2_FONT_MODE_SOLID
    U8G2_FONT_MODE_NONE
  This has been changed for the new font procedures  
*/
void u8g2_SetFontMode(u8g2_t *u8g2, uint8_t is_transparent)
{
 8001146:	b480      	push	{r7}
 8001148:	b083      	sub	sp, #12
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
 800114e:	460b      	mov	r3, r1
 8001150:	70fb      	strb	r3, [r7, #3]
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	78fa      	ldrb	r2, [r7, #3]
 8001156:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
	...

08001168 <u8g2_DrawGlyph>:

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	4608      	mov	r0, r1
 8001172:	4611      	mov	r1, r2
 8001174:	461a      	mov	r2, r3
 8001176:	4603      	mov	r3, r0
 8001178:	817b      	strh	r3, [r7, #10]
 800117a:	460b      	mov	r3, r1
 800117c:	813b      	strh	r3, [r7, #8]
 800117e:	4613      	mov	r3, r2
 8001180:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001188:	2b03      	cmp	r3, #3
 800118a:	d833      	bhi.n	80011f4 <u8g2_DrawGlyph+0x8c>
 800118c:	a201      	add	r2, pc, #4	; (adr r2, 8001194 <u8g2_DrawGlyph+0x2c>)
 800118e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001192:	bf00      	nop
 8001194:	080011a5 	.word	0x080011a5
 8001198:	080011b9 	.word	0x080011b9
 800119c:	080011cd 	.word	0x080011cd
 80011a0:	080011e1 	.word	0x080011e1
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011a8:	68f8      	ldr	r0, [r7, #12]
 80011aa:	4798      	blx	r3
 80011ac:	4603      	mov	r3, r0
 80011ae:	461a      	mov	r2, r3
 80011b0:	893b      	ldrh	r3, [r7, #8]
 80011b2:	4413      	add	r3, r2
 80011b4:	813b      	strh	r3, [r7, #8]
      break;
 80011b6:	e01d      	b.n	80011f4 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011bc:	68f8      	ldr	r0, [r7, #12]
 80011be:	4798      	blx	r3
 80011c0:	4603      	mov	r3, r0
 80011c2:	461a      	mov	r2, r3
 80011c4:	897b      	ldrh	r3, [r7, #10]
 80011c6:	1a9b      	subs	r3, r3, r2
 80011c8:	817b      	strh	r3, [r7, #10]
      break;
 80011ca:	e013      	b.n	80011f4 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011d0:	68f8      	ldr	r0, [r7, #12]
 80011d2:	4798      	blx	r3
 80011d4:	4603      	mov	r3, r0
 80011d6:	461a      	mov	r2, r3
 80011d8:	893b      	ldrh	r3, [r7, #8]
 80011da:	1a9b      	subs	r3, r3, r2
 80011dc:	813b      	strh	r3, [r7, #8]
      break;
 80011de:	e009      	b.n	80011f4 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011e4:	68f8      	ldr	r0, [r7, #12]
 80011e6:	4798      	blx	r3
 80011e8:	4603      	mov	r3, r0
 80011ea:	461a      	mov	r2, r3
 80011ec:	897b      	ldrh	r3, [r7, #10]
 80011ee:	4413      	add	r3, r2
 80011f0:	817b      	strh	r3, [r7, #10]
      break;
 80011f2:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 80011f4:	88fb      	ldrh	r3, [r7, #6]
 80011f6:	893a      	ldrh	r2, [r7, #8]
 80011f8:	8979      	ldrh	r1, [r7, #10]
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f7ff ff78 	bl	80010f0 <u8g2_font_draw_glyph>
 8001200:	4603      	mov	r3, r0
}
 8001202:	4618      	mov	r0, r3
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop

0800120c <u8g2_draw_string>:

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0
 8001212:	60f8      	str	r0, [r7, #12]
 8001214:	607b      	str	r3, [r7, #4]
 8001216:	460b      	mov	r3, r1
 8001218:	817b      	strh	r3, [r7, #10]
 800121a:	4613      	mov	r3, r2
 800121c:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 800121e:	68f8      	ldr	r0, [r7, #12]
 8001220:	f000 fcdd 	bl	8001bde <u8x8_utf8_init>
  sum = 0;
 8001224:	2300      	movs	r3, #0
 8001226:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	687a      	ldr	r2, [r7, #4]
 800122e:	7812      	ldrb	r2, [r2, #0]
 8001230:	4611      	mov	r1, r2
 8001232:	68f8      	ldr	r0, [r7, #12]
 8001234:	4798      	blx	r3
 8001236:	4603      	mov	r3, r0
 8001238:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 800123a:	8abb      	ldrh	r3, [r7, #20]
 800123c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001240:	4293      	cmp	r3, r2
 8001242:	d038      	beq.n	80012b6 <u8g2_draw_string+0xaa>
      break;
    str++;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	3301      	adds	r3, #1
 8001248:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 800124a:	8abb      	ldrh	r3, [r7, #20]
 800124c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001250:	4293      	cmp	r3, r2
 8001252:	d0e9      	beq.n	8001228 <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8001254:	8abb      	ldrh	r3, [r7, #20]
 8001256:	893a      	ldrh	r2, [r7, #8]
 8001258:	8979      	ldrh	r1, [r7, #10]
 800125a:	68f8      	ldr	r0, [r7, #12]
 800125c:	f7ff ff84 	bl	8001168 <u8g2_DrawGlyph>
 8001260:	4603      	mov	r3, r0
 8001262:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800126a:	2b03      	cmp	r3, #3
 800126c:	d81e      	bhi.n	80012ac <u8g2_draw_string+0xa0>
 800126e:	a201      	add	r2, pc, #4	; (adr r2, 8001274 <u8g2_draw_string+0x68>)
 8001270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001274:	08001285 	.word	0x08001285
 8001278:	0800128f 	.word	0x0800128f
 800127c:	08001299 	.word	0x08001299
 8001280:	080012a3 	.word	0x080012a3
      {
	case 0:
	  x += delta;
 8001284:	897a      	ldrh	r2, [r7, #10]
 8001286:	8a7b      	ldrh	r3, [r7, #18]
 8001288:	4413      	add	r3, r2
 800128a:	817b      	strh	r3, [r7, #10]
	  break;
 800128c:	e00e      	b.n	80012ac <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 800128e:	893a      	ldrh	r2, [r7, #8]
 8001290:	8a7b      	ldrh	r3, [r7, #18]
 8001292:	4413      	add	r3, r2
 8001294:	813b      	strh	r3, [r7, #8]
	  break;
 8001296:	e009      	b.n	80012ac <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8001298:	897a      	ldrh	r2, [r7, #10]
 800129a:	8a7b      	ldrh	r3, [r7, #18]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	817b      	strh	r3, [r7, #10]
	  break;
 80012a0:	e004      	b.n	80012ac <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 80012a2:	893a      	ldrh	r2, [r7, #8]
 80012a4:	8a7b      	ldrh	r3, [r7, #18]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	813b      	strh	r3, [r7, #8]
	  break;
 80012aa:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 80012ac:	8afa      	ldrh	r2, [r7, #22]
 80012ae:	8a7b      	ldrh	r3, [r7, #18]
 80012b0:	4413      	add	r3, r2
 80012b2:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80012b4:	e7b8      	b.n	8001228 <u8g2_draw_string+0x1c>
      break;
 80012b6:	bf00      	nop
    }
  }
  return sum;
 80012b8:	8afb      	ldrh	r3, [r7, #22]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop

080012c4 <u8g2_DrawStr>:

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	607b      	str	r3, [r7, #4]
 80012ce:	460b      	mov	r3, r1
 80012d0:	817b      	strh	r3, [r7, #10]
 80012d2:	4613      	mov	r3, r2
 80012d4:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	4a06      	ldr	r2, [pc, #24]	; (80012f4 <u8g2_DrawStr+0x30>)
 80012da:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 80012dc:	893a      	ldrh	r2, [r7, #8]
 80012de:	8979      	ldrh	r1, [r7, #10]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	68f8      	ldr	r0, [r7, #12]
 80012e4:	f7ff ff92 	bl	800120c <u8g2_draw_string>
 80012e8:	4603      	mov	r3, r0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	08001bfb 	.word	0x08001bfb

080012f8 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001304:	2b00      	cmp	r3, #0
 8001306:	d05d      	beq.n	80013c4 <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f993 2081 	ldrsb.w	r2, [r3, #129]	; 0x81
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f993 2082 	ldrsb.w	r2, [r3, #130]	; 0x82
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8001326:	2b00      	cmp	r3, #0
 8001328:	d04d      	beq.n	80013c6 <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8001330:	2b01      	cmp	r3, #1
 8001332:	d11c      	bne.n	800136e <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f993 208e 	ldrsb.w	r2, [r3, #142]	; 0x8e
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	f993 3083 	ldrsb.w	r3, [r3, #131]	; 0x83
 8001340:	429a      	cmp	r2, r3
 8001342:	da05      	bge.n	8001350 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800135c:	429a      	cmp	r2, r3
 800135e:	dd32      	ble.n	80013c6 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 800136c:	e02b      	b.n	80013c6 <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	f993 308e 	ldrsb.w	r3, [r3, #142]	; 0x8e
 8001374:	461a      	mov	r2, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 800137c:	4619      	mov	r1, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8001384:	440b      	add	r3, r1
 8001386:	429a      	cmp	r2, r3
 8001388:	da0d      	bge.n	80013a6 <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 8001390:	b2da      	uxtb	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8001398:	b2db      	uxtb	r3, r3
 800139a:	4413      	add	r3, r2
 800139c:	b2db      	uxtb	r3, r3
 800139e:	b25a      	sxtb	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 80013b2:	429a      	cmp	r2, r3
 80013b4:	dd07      	ble.n	80013c6 <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f993 2080 	ldrsb.w	r2, [r3, #128]	; 0x80
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 80013c2:	e000      	b.n	80013c6 <u8g2_UpdateRefHeight+0xce>
    return;
 80013c4:	bf00      	nop
  }  
}
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  return 0;
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
	...

080013e8 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	4a04      	ldr	r2, [pc, #16]	; (8001404 <u8g2_SetFontPosBaseline+0x1c>)
 80013f4:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	080013d1 	.word	0x080013d1

08001408 <u8g2_font_calc_vref_top>:
{
  u8g2->font_calc_vref = u8g2_font_calc_vref_bottom;
}

u8g2_uint_t u8g2_font_calc_vref_top(u8g2_t *u8g2)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  u8g2_uint_t tmp;
  /* reference pos is one pixel above the upper edge of the reference glyph */
  tmp = (u8g2_uint_t)(u8g2->font_ref_ascent);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f993 308e 	ldrsb.w	r3, [r3, #142]	; 0x8e
 8001416:	81fb      	strh	r3, [r7, #14]
  tmp++;
 8001418:	89fb      	ldrh	r3, [r7, #14]
 800141a:	3301      	adds	r3, #1
 800141c:	81fb      	strh	r3, [r7, #14]
  return tmp;
 800141e:	89fb      	ldrh	r3, [r7, #14]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3714      	adds	r7, #20
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <u8g2_SetFontPosTop>:

void u8g2_SetFontPosTop(u8g2_t *u8g2)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_top;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4a04      	ldr	r2, [pc, #16]	; (8001448 <u8g2_SetFontPosTop+0x1c>)
 8001438:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	08001409 	.word	0x08001409

0800144c <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800145a:	683a      	ldr	r2, [r7, #0]
 800145c:	429a      	cmp	r2, r3
 800145e:	d00b      	beq.n	8001478 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	683a      	ldr	r2, [r7, #0]
 8001464:	659a      	str	r2, [r3, #88]	; 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	3374      	adds	r3, #116	; 0x74
 800146a:	6839      	ldr	r1, [r7, #0]
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff fa65 	bl	800093c <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f7ff ff40 	bl	80012f8 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8001478:	bf00      	nop
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}

08001480 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8001480:	b480      	push	{r7}
 8001482:	b087      	sub	sp, #28
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	4611      	mov	r1, r2
 800148c:	461a      	mov	r2, r3
 800148e:	460b      	mov	r3, r1
 8001490:	80fb      	strh	r3, [r7, #6]
 8001492:	4613      	mov	r3, r2
 8001494:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	881b      	ldrh	r3, [r3, #0]
 800149a:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 800149c:	8afb      	ldrh	r3, [r7, #22]
 800149e:	82bb      	strh	r3, [r7, #20]
  b += *len;
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	881a      	ldrh	r2, [r3, #0]
 80014a4:	8abb      	ldrh	r3, [r7, #20]
 80014a6:	4413      	add	r3, r2
 80014a8:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 80014aa:	8afa      	ldrh	r2, [r7, #22]
 80014ac:	8abb      	ldrh	r3, [r7, #20]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d90b      	bls.n	80014ca <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 80014b2:	8afa      	ldrh	r2, [r7, #22]
 80014b4:	88bb      	ldrh	r3, [r7, #4]
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d205      	bcs.n	80014c6 <u8g2_clip_intersection2+0x46>
    {
      b = d;
 80014ba:	88bb      	ldrh	r3, [r7, #4]
 80014bc:	82bb      	strh	r3, [r7, #20]
      b--;
 80014be:	8abb      	ldrh	r3, [r7, #20]
 80014c0:	3b01      	subs	r3, #1
 80014c2:	82bb      	strh	r3, [r7, #20]
 80014c4:	e001      	b.n	80014ca <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 80014c6:	88fb      	ldrh	r3, [r7, #6]
 80014c8:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 80014ca:	8afa      	ldrh	r2, [r7, #22]
 80014cc:	88bb      	ldrh	r3, [r7, #4]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d301      	bcc.n	80014d6 <u8g2_clip_intersection2+0x56>
    return 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	e01c      	b.n	8001510 <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 80014d6:	8aba      	ldrh	r2, [r7, #20]
 80014d8:	88fb      	ldrh	r3, [r7, #6]
 80014da:	429a      	cmp	r2, r3
 80014dc:	d801      	bhi.n	80014e2 <u8g2_clip_intersection2+0x62>
    return 0;
 80014de:	2300      	movs	r3, #0
 80014e0:	e016      	b.n	8001510 <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 80014e2:	8afa      	ldrh	r2, [r7, #22]
 80014e4:	88fb      	ldrh	r3, [r7, #6]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d201      	bcs.n	80014ee <u8g2_clip_intersection2+0x6e>
    a = c;
 80014ea:	88fb      	ldrh	r3, [r7, #6]
 80014ec:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 80014ee:	8aba      	ldrh	r2, [r7, #20]
 80014f0:	88bb      	ldrh	r3, [r7, #4]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	d901      	bls.n	80014fa <u8g2_clip_intersection2+0x7a>
    b = d;
 80014f6:	88bb      	ldrh	r3, [r7, #4]
 80014f8:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	8afa      	ldrh	r2, [r7, #22]
 80014fe:	801a      	strh	r2, [r3, #0]
  b -= a;
 8001500:	8aba      	ldrh	r2, [r7, #20]
 8001502:	8afb      	ldrh	r3, [r7, #22]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	82bb      	strh	r3, [r7, #20]
  *len = b;
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	8aba      	ldrh	r2, [r7, #20]
 800150c:	801a      	strh	r2, [r3, #0]
  return 1;
 800150e:	2301      	movs	r3, #1
}
 8001510:	4618      	mov	r0, r3
 8001512:	371c      	adds	r7, #28
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800151c:	b590      	push	{r4, r7, lr}
 800151e:	b087      	sub	sp, #28
 8001520:	af02      	add	r7, sp, #8
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	4608      	mov	r0, r1
 8001526:	4611      	mov	r1, r2
 8001528:	461a      	mov	r2, r3
 800152a:	4603      	mov	r3, r0
 800152c:	817b      	strh	r3, [r7, #10]
 800152e:	460b      	mov	r3, r1
 8001530:	813b      	strh	r3, [r7, #8]
 8001532:	4613      	mov	r3, r2
 8001534:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800153a:	893a      	ldrh	r2, [r7, #8]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8001544:	88f8      	ldrh	r0, [r7, #6]
 8001546:	893a      	ldrh	r2, [r7, #8]
 8001548:	8979      	ldrh	r1, [r7, #10]
 800154a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800154e:	9300      	str	r3, [sp, #0]
 8001550:	4603      	mov	r3, r0
 8001552:	68f8      	ldr	r0, [r7, #12]
 8001554:	47a0      	blx	r4
}
 8001556:	bf00      	nop
 8001558:	3714      	adds	r7, #20
 800155a:	46bd      	mov	sp, r7
 800155c:	bd90      	pop	{r4, r7, pc}

0800155e <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800155e:	b590      	push	{r4, r7, lr}
 8001560:	b087      	sub	sp, #28
 8001562:	af02      	add	r7, sp, #8
 8001564:	60f8      	str	r0, [r7, #12]
 8001566:	4608      	mov	r0, r1
 8001568:	4611      	mov	r1, r2
 800156a:	461a      	mov	r2, r3
 800156c:	4603      	mov	r3, r0
 800156e:	817b      	strh	r3, [r7, #10]
 8001570:	460b      	mov	r3, r1
 8001572:	813b      	strh	r3, [r7, #8]
 8001574:	4613      	mov	r3, r2
 8001576:	80fb      	strh	r3, [r7, #6]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 800157e:	2b00      	cmp	r3, #0
 8001580:	d075      	beq.n	800166e <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8001582:	88fb      	ldrh	r3, [r7, #6]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d072      	beq.n	800166e <u8g2_DrawHVLine+0x110>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8001588:	88fb      	ldrh	r3, [r7, #6]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d91a      	bls.n	80015c4 <u8g2_DrawHVLine+0x66>
      {
	if ( dir == 2 )
 800158e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001592:	2b02      	cmp	r3, #2
 8001594:	d109      	bne.n	80015aa <u8g2_DrawHVLine+0x4c>
	{
	  x -= len;
 8001596:	897a      	ldrh	r2, [r7, #10]
 8001598:	88fb      	ldrh	r3, [r7, #6]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	b29b      	uxth	r3, r3
 800159e:	817b      	strh	r3, [r7, #10]
	  x++;
 80015a0:	897b      	ldrh	r3, [r7, #10]
 80015a2:	3301      	adds	r3, #1
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	817b      	strh	r3, [r7, #10]
 80015a8:	e00c      	b.n	80015c4 <u8g2_DrawHVLine+0x66>
	}
	else if ( dir == 3 )
 80015aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015ae:	2b03      	cmp	r3, #3
 80015b0:	d108      	bne.n	80015c4 <u8g2_DrawHVLine+0x66>
	{
	  y -= len;
 80015b2:	893a      	ldrh	r2, [r7, #8]
 80015b4:	88fb      	ldrh	r3, [r7, #6]
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	813b      	strh	r3, [r7, #8]
	  y++;
 80015bc:	893b      	ldrh	r3, [r7, #8]
 80015be:	3301      	adds	r3, #1
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 80015c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015c8:	f003 0301 	and.w	r3, r3, #1
 80015cc:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 80015d0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d11a      	bne.n	800160e <u8g2_DrawHVLine+0xb0>
      {
	if ( y < u8g2->user_y0 )
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 80015de:	893b      	ldrh	r3, [r7, #8]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d83b      	bhi.n	800165c <u8g2_DrawHVLine+0xfe>
	  return;
	if ( y >= u8g2->user_y1 )
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 80015ea:	893b      	ldrh	r3, [r7, #8]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d937      	bls.n	8001660 <u8g2_DrawHVLine+0x102>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80015fc:	1db9      	adds	r1, r7, #6
 80015fe:	f107 000a 	add.w	r0, r7, #10
 8001602:	f7ff ff3d 	bl	8001480 <u8g2_clip_intersection2>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d11a      	bne.n	8001642 <u8g2_DrawHVLine+0xe4>
	  return;
 800160c:	e02f      	b.n	800166e <u8g2_DrawHVLine+0x110>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8001614:	897b      	ldrh	r3, [r7, #10]
 8001616:	429a      	cmp	r2, r3
 8001618:	d824      	bhi.n	8001664 <u8g2_DrawHVLine+0x106>
	  return;
	if ( x >= u8g2->user_x1 )
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8001620:	897b      	ldrh	r3, [r7, #10]
 8001622:	429a      	cmp	r2, r3
 8001624:	d920      	bls.n	8001668 <u8g2_DrawHVLine+0x10a>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 8001632:	1db9      	adds	r1, r7, #6
 8001634:	f107 0008 	add.w	r0, r7, #8
 8001638:	f7ff ff22 	bl	8001480 <u8g2_clip_intersection2>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d014      	beq.n	800166c <u8g2_DrawHVLine+0x10e>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	689c      	ldr	r4, [r3, #8]
 8001648:	8979      	ldrh	r1, [r7, #10]
 800164a:	893a      	ldrh	r2, [r7, #8]
 800164c:	88f8      	ldrh	r0, [r7, #6]
 800164e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001652:	9300      	str	r3, [sp, #0]
 8001654:	4603      	mov	r3, r0
 8001656:	68f8      	ldr	r0, [r7, #12]
 8001658:	47a0      	blx	r4
 800165a:	e008      	b.n	800166e <u8g2_DrawHVLine+0x110>
	  return;
 800165c:	bf00      	nop
 800165e:	e006      	b.n	800166e <u8g2_DrawHVLine+0x110>
	  return;
 8001660:	bf00      	nop
 8001662:	e004      	b.n	800166e <u8g2_DrawHVLine+0x110>
	  return;
 8001664:	bf00      	nop
 8001666:	e002      	b.n	800166e <u8g2_DrawHVLine+0x110>
	  return;
 8001668:	bf00      	nop
 800166a:	e000      	b.n	800166e <u8g2_DrawHVLine+0x110>
	  return;
 800166c:	bf00      	nop
    }
}
 800166e:	3714      	adds	r7, #20
 8001670:	46bd      	mov	sp, r7
 8001672:	bd90      	pop	{r4, r7, pc}

08001674 <u8g2_SetDrawColor>:

  7 Jan 2017: Allow color value 2 for XOR operation.
  
*/
void u8g2_SetDrawColor(u8g2_t *u8g2, uint8_t color)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	460b      	mov	r3, r1
 800167e:	70fb      	strb	r3, [r7, #3]
  u8g2->draw_color = color;	/* u8g2_SetDrawColor: just assign the argument */ 
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	78fa      	ldrb	r2, [r7, #3]
 8001684:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  if ( color >= 3 )
 8001688:	78fb      	ldrb	r3, [r7, #3]
 800168a:	2b02      	cmp	r3, #2
 800168c:	d903      	bls.n	8001696 <u8g2_SetDrawColor+0x22>
    u8g2->draw_color = 1;	/* u8g2_SetDrawColor: make color as one if arg is invalid */
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2201      	movs	r2, #1
 8001692:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
}
 8001696:	bf00      	nop
 8001698:	370c      	adds	r7, #12
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr

080016a2 <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 80016a2:	b490      	push	{r4, r7}
 80016a4:	b082      	sub	sp, #8
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	4604      	mov	r4, r0
 80016aa:	4608      	mov	r0, r1
 80016ac:	4611      	mov	r1, r2
 80016ae:	461a      	mov	r2, r3
 80016b0:	4623      	mov	r3, r4
 80016b2:	80fb      	strh	r3, [r7, #6]
 80016b4:	4603      	mov	r3, r0
 80016b6:	80bb      	strh	r3, [r7, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	807b      	strh	r3, [r7, #2]
 80016bc:	4613      	mov	r3, r2
 80016be:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 80016c0:	887a      	ldrh	r2, [r7, #2]
 80016c2:	88bb      	ldrh	r3, [r7, #4]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d20d      	bcs.n	80016e4 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 80016c8:	883a      	ldrh	r2, [r7, #0]
 80016ca:	88fb      	ldrh	r3, [r7, #6]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d901      	bls.n	80016d4 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e014      	b.n	80016fe <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 80016d4:	887a      	ldrh	r2, [r7, #2]
 80016d6:	883b      	ldrh	r3, [r7, #0]
 80016d8:	429a      	cmp	r2, r3
 80016da:	d901      	bls.n	80016e0 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 80016dc:	2301      	movs	r3, #1
 80016de:	e00e      	b.n	80016fe <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	e00c      	b.n	80016fe <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 80016e4:	883a      	ldrh	r2, [r7, #0]
 80016e6:	88fb      	ldrh	r3, [r7, #6]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d907      	bls.n	80016fc <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 80016ec:	887a      	ldrh	r2, [r7, #2]
 80016ee:	883b      	ldrh	r3, [r7, #0]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d901      	bls.n	80016f8 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 80016f4:	2301      	movs	r3, #1
 80016f6:	e002      	b.n	80016fe <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	e000      	b.n	80016fe <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 80016fc:	2300      	movs	r3, #0
    }
  }
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bc90      	pop	{r4, r7}
 8001706:	4770      	bx	lr

08001708 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	4608      	mov	r0, r1
 8001712:	4611      	mov	r1, r2
 8001714:	461a      	mov	r2, r3
 8001716:	4603      	mov	r3, r0
 8001718:	817b      	strh	r3, [r7, #10]
 800171a:	460b      	mov	r3, r1
 800171c:	813b      	strh	r3, [r7, #8]
 800171e:	4613      	mov	r3, r2
 8001720:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	f8b3 004c 	ldrh.w	r0, [r3, #76]	; 0x4c
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	f8b3 104e 	ldrh.w	r1, [r3, #78]	; 0x4e
 800172e:	8b3b      	ldrh	r3, [r7, #24]
 8001730:	893a      	ldrh	r2, [r7, #8]
 8001732:	f7ff ffb6 	bl	80016a2 <u8g2_is_intersection_decision_tree>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d101      	bne.n	8001740 <u8g2_IsIntersection+0x38>
    return 0; 
 800173c:	2300      	movs	r3, #0
 800173e:	e00a      	b.n	8001756 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f8b3 0048 	ldrh.w	r0, [r3, #72]	; 0x48
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	f8b3 104a 	ldrh.w	r1, [r3, #74]	; 0x4a
 800174c:	88fb      	ldrh	r3, [r7, #6]
 800174e:	897a      	ldrh	r2, [r7, #10]
 8001750:	f7ff ffa7 	bl	80016a2 <u8g2_is_intersection_decision_tree>
 8001754:	4603      	mov	r3, r0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800175e:	b480      	push	{r7}
 8001760:	b089      	sub	sp, #36	; 0x24
 8001762:	af00      	add	r7, sp, #0
 8001764:	60f8      	str	r0, [r7, #12]
 8001766:	4608      	mov	r0, r1
 8001768:	4611      	mov	r1, r2
 800176a:	461a      	mov	r2, r3
 800176c:	4603      	mov	r3, r0
 800176e:	817b      	strh	r3, [r7, #10]
 8001770:	460b      	mov	r3, r1
 8001772:	813b      	strh	r3, [r7, #8]
 8001774:	4613      	mov	r3, r2
 8001776:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8001778:	893b      	ldrh	r3, [r7, #8]
 800177a:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 800177c:	7efb      	ldrb	r3, [r7, #27]
 800177e:	f003 0307 	and.w	r3, r3, #7
 8001782:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8001784:	2301      	movs	r3, #1
 8001786:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8001788:	7e3a      	ldrb	r2, [r7, #24]
 800178a:	7efb      	ldrb	r3, [r7, #27]
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8001792:	2300      	movs	r3, #0
 8001794:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8001796:	2300      	movs	r3, #0
 8001798:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d801      	bhi.n	80017a8 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 80017a4:	7e3b      	ldrb	r3, [r7, #24]
 80017a6:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d001      	beq.n	80017b6 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 80017b2:	7e3b      	ldrb	r3, [r7, #24]
 80017b4:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 80017b6:	893b      	ldrh	r3, [r7, #8]
 80017b8:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 80017ba:	8afb      	ldrh	r3, [r7, #22]
 80017bc:	f023 0307 	bic.w	r3, r3, #7
 80017c0:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	7c1b      	ldrb	r3, [r3, #16]
 80017c8:	b29b      	uxth	r3, r3
 80017ca:	8afa      	ldrh	r2, [r7, #22]
 80017cc:	fb12 f303 	smulbb	r3, r2, r3
 80017d0:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017d6:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 80017d8:	8afb      	ldrh	r3, [r7, #22]
 80017da:	69fa      	ldr	r2, [r7, #28]
 80017dc:	4413      	add	r3, r2
 80017de:	61fb      	str	r3, [r7, #28]
  ptr += x;
 80017e0:	897b      	ldrh	r3, [r7, #10]
 80017e2:	69fa      	ldr	r2, [r7, #28]
 80017e4:	4413      	add	r3, r2
 80017e6:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 80017e8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d117      	bne.n	8001820 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	781a      	ldrb	r2, [r3, #0]
 80017f4:	7ebb      	ldrb	r3, [r7, #26]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	781a      	ldrb	r2, [r3, #0]
 8001802:	7e7b      	ldrb	r3, [r7, #25]
 8001804:	4053      	eors	r3, r2
 8001806:	b2da      	uxtb	r2, r3
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	701a      	strb	r2, [r3, #0]
	ptr++;
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	3301      	adds	r3, #1
 8001810:	61fb      	str	r3, [r7, #28]
	len--;
 8001812:	88fb      	ldrh	r3, [r7, #6]
 8001814:	3b01      	subs	r3, #1
 8001816:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 8001818:	88fb      	ldrh	r3, [r7, #6]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d1e8      	bne.n	80017f0 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 800181e:	e038      	b.n	8001892 <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	781a      	ldrb	r2, [r3, #0]
 8001824:	7ebb      	ldrb	r3, [r7, #26]
 8001826:	4313      	orrs	r3, r2
 8001828:	b2da      	uxtb	r2, r3
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	781a      	ldrb	r2, [r3, #0]
 8001832:	7e7b      	ldrb	r3, [r7, #25]
 8001834:	4053      	eors	r3, r2
 8001836:	b2da      	uxtb	r2, r3
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 800183c:	7efb      	ldrb	r3, [r7, #27]
 800183e:	3301      	adds	r3, #1
 8001840:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8001842:	7efb      	ldrb	r3, [r7, #27]
 8001844:	f003 0307 	and.w	r3, r3, #7
 8001848:	76fb      	strb	r3, [r7, #27]
      len--;
 800184a:	88fb      	ldrh	r3, [r7, #6]
 800184c:	3b01      	subs	r3, #1
 800184e:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8001850:	7efb      	ldrb	r3, [r7, #27]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d114      	bne.n	8001880 <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800185a:	461a      	mov	r2, r3
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	4413      	add	r3, r2
 8001860:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8001868:	2b01      	cmp	r3, #1
 800186a:	d801      	bhi.n	8001870 <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 800186c:	2301      	movs	r3, #1
 800186e:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8001876:	2b01      	cmp	r3, #1
 8001878:	d008      	beq.n	800188c <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 800187a:	2301      	movs	r3, #1
 800187c:	767b      	strb	r3, [r7, #25]
 800187e:	e005      	b.n	800188c <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8001880:	7ebb      	ldrb	r3, [r7, #26]
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 8001886:	7e7b      	ldrb	r3, [r7, #25]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 800188c:	88fb      	ldrh	r3, [r7, #6]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1c6      	bne.n	8001820 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8001892:	bf00      	nop
 8001894:	3724      	adds	r7, #36	; 0x24
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b082      	sub	sp, #8
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  u8g2->clip_y0 = 0;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2200      	movs	r2, #0
 80018b2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018c6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  
  u8g2->cb->update_page_win(u8g2);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	4798      	blx	r3
}
 80018d4:	bf00      	nop
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	603b      	str	r3, [r7, #0]
 80018e8:	4613      	mov	r3, r2
 80018ea:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	2200      	movs	r2, #0
 80018f0:	659a      	str	r2, [r3, #88]	; 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	683a      	ldr	r2, [r7, #0]
 80018f6:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	79fa      	ldrb	r2, [r7, #7]
 8001902:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  u8g2->tile_curr_row = 0;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2200      	movs	r2, #0
 800190a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
  u8g2->bitmap_transparency = 0;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2200      	movs	r2, #0
 800191a:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  
  u8g2->draw_color = 1;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	2201      	movs	r2, #1
 8001922:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  u8g2->is_auto_page_clear = 1;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	2201      	movs	r2, #1
 800192a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
  
  u8g2->cb = u8g2_cb;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update_dimension(u8g2);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	68f8      	ldr	r0, [r7, #12]
 800193c:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 800193e:	68f8      	ldr	r0, [r7, #12]
 8001940:	f7ff ffad 	bl	800189e <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8001944:	68f8      	ldr	r0, [r7, #12]
 8001946:	f7ff fd4f 	bl	80013e8 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2200      	movs	r2, #0
 800194e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#endif
}
 8001952:	bf00      	nop
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}

0800195a <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 800195a:	b480      	push	{r7}
 800195c:	b085      	sub	sp, #20
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800196e:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8001970:	89fb      	ldrh	r3, [r7, #14]
 8001972:	00db      	lsls	r3, r3, #3
 8001974:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	89fa      	ldrh	r2, [r7, #14]
 800197a:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  t = display_info->tile_width;
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	7c1b      	ldrb	r3, [r3, #16]
 8001980:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 8001982:	89fb      	ldrh	r3, [r7, #14]
 8001984:	00db      	lsls	r3, r3, #3
 8001986:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	89fa      	ldrh	r2, [r7, #14]
 800198c:	875a      	strh	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001994:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8001996:	89fb      	ldrh	r3, [r7, #14]
 8001998:	00db      	lsls	r3, r3, #3
 800199a:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	89fa      	ldrh	r2, [r7, #14]
 80019a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_buf_height;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80019a8:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 80019aa:	89fb      	ldrh	r3, [r7, #14]
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 80019b2:	4413      	add	r3, r2
 80019b4:	68ba      	ldr	r2, [r7, #8]
 80019b6:	7c52      	ldrb	r2, [r2, #17]
 80019b8:	4293      	cmp	r3, r2
 80019ba:	dd08      	ble.n	80019ce <u8g2_update_dimension_common+0x74>
    t = display_info->tile_height - u8g2->tile_curr_row;
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	7c5b      	ldrb	r3, [r3, #17]
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80019ce:	89fb      	ldrh	r3, [r7, #14]
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  u8g2->buf_y1 += t;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 80019f0:	89fb      	ldrh	r3, [r7, #14]
 80019f2:	4413      	add	r3, r2
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	8a9a      	ldrh	r2, [r3, #20]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  u8g2->height = display_info->pixel_height;
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	8ada      	ldrh	r2, [r3, #22]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8001a10:	bf00      	nop
 8001a12:	3714      	adds	r7, #20
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af02      	add	r7, sp, #8
 8001a22:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f8b3 0052 	ldrh.w	r0, [r3, #82]	; 0x52
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	4603      	mov	r3, r0
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f7ff fe61 	bl	8001708 <u8g2_IsIntersection>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d104      	bne.n	8001a56 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8001a54:	e03b      	b.n	8001ace <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	d205      	bcs.n	8001a7a <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d905      	bls.n	8001a96 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d205      	bcs.n	8001ab2 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d905      	bls.n	8001ace <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <u8g2_update_dimension_r2>:
  u8g2_apply_clip_window(u8g2);
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}

void u8g2_update_dimension_r2(u8g2_t *u8g2)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f7ff ff3b 	bl	800195a <u8g2_update_dimension_common>
}
 8001ae4:	bf00      	nop
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <u8g2_update_page_win_r2>:

void u8g2_update_page_win_r2(u8g2_t *u8g2)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
  u8g2->user_x1 = u8g2->width;	/* pixel_buf_width replaced with width */
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
  
  /* there are ases where the height is not a multiple of 8. */
  /* in such a case u8g2->buf_y1 might be heigher than u8g2->height */
  u8g2->user_y0 = 0;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  if ( u8g2->height >= u8g2->buf_y1 )
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d30a      	bcc.n	8001b36 <u8g2_update_page_win_r2+0x4a>
    u8g2->user_y0 = u8g2->height - u8g2->buf_y1;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  u8g2->user_y1 = u8g2->height - u8g2->buf_y0;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	b29a      	uxth	r2, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	f7ff ff65 	bl	8001a1c <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8001b52:	bf00      	nop
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <u8g2_draw_l90_r2>:
  
  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
}

void u8g2_draw_l90_r2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b088      	sub	sp, #32
 8001b5e:	af02      	add	r7, sp, #8
 8001b60:	60f8      	str	r0, [r7, #12]
 8001b62:	4608      	mov	r0, r1
 8001b64:	4611      	mov	r1, r2
 8001b66:	461a      	mov	r2, r3
 8001b68:	4603      	mov	r3, r0
 8001b6a:	817b      	strh	r3, [r7, #10]
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	813b      	strh	r3, [r7, #8]
 8001b70:	4613      	mov	r3, r2
 8001b72:	80fb      	strh	r3, [r7, #6]
    yy -= len;
    yy++;
  }
  */

  yy = u8g2->height;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8001b7a:	82bb      	strh	r3, [r7, #20]
  yy -= y;
 8001b7c:	8aba      	ldrh	r2, [r7, #20]
 8001b7e:	893b      	ldrh	r3, [r7, #8]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	82bb      	strh	r3, [r7, #20]
  
  xx = u8g2->width;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b8a:	82fb      	strh	r3, [r7, #22]
  xx -= x;
 8001b8c:	8afa      	ldrh	r2, [r7, #22]
 8001b8e:	897b      	ldrh	r3, [r7, #10]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	82fb      	strh	r3, [r7, #22]
  
  if ( dir == 0 )
 8001b94:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d107      	bne.n	8001bac <u8g2_draw_l90_r2+0x52>
  {
    yy--;
 8001b9c:	8abb      	ldrh	r3, [r7, #20]
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	82bb      	strh	r3, [r7, #20]
    xx -= len;
 8001ba2:	8afa      	ldrh	r2, [r7, #22]
 8001ba4:	88fb      	ldrh	r3, [r7, #6]
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	82fb      	strh	r3, [r7, #22]
 8001baa:	e00a      	b.n	8001bc2 <u8g2_draw_l90_r2+0x68>
  }
  else if ( dir == 1 )
 8001bac:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d106      	bne.n	8001bc2 <u8g2_draw_l90_r2+0x68>
  {
    xx--;
 8001bb4:	8afb      	ldrh	r3, [r7, #22]
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	82fb      	strh	r3, [r7, #22]
    yy -= len;
 8001bba:	8aba      	ldrh	r2, [r7, #20]
 8001bbc:	88fb      	ldrh	r3, [r7, #6]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	82bb      	strh	r3, [r7, #20]
  }

  u8g2_draw_hv_line_2dir(u8g2, xx, yy, len, dir);
 8001bc2:	88f8      	ldrh	r0, [r7, #6]
 8001bc4:	8aba      	ldrh	r2, [r7, #20]
 8001bc6:	8af9      	ldrh	r1, [r7, #22]
 8001bc8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001bcc:	9300      	str	r3, [sp, #0]
 8001bce:	4603      	mov	r3, r0
 8001bd0:	68f8      	ldr	r0, [r7, #12]
 8001bd2:	f7ff fca3 	bl	800151c <u8g2_draw_hv_line_2dir>
}
 8001bd6:	bf00      	nop
 8001bd8:	3718      	adds	r7, #24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8001bde:	b480      	push	{r7}
 8001be0:	b083      	sub	sp, #12
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
 8001c02:	460b      	mov	r3, r1
 8001c04:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8001c06:	78fb      	ldrb	r3, [r7, #3]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d002      	beq.n	8001c12 <u8x8_ascii_next+0x18>
 8001c0c:	78fb      	ldrb	r3, [r7, #3]
 8001c0e:	2b0a      	cmp	r3, #10
 8001c10:	d102      	bne.n	8001c18 <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8001c12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c16:	e001      	b.n	8001c1c <u8x8_ascii_next+0x22>
  return b;
 8001c18:	78fb      	ldrb	r3, [r7, #3]
 8001c1a:	b29b      	uxth	r3, r3
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8001c28:	b590      	push	{r4, r7, lr}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	460b      	mov	r3, r1
 8001c32:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	691c      	ldr	r4, [r3, #16]
 8001c38:	78fa      	ldrb	r2, [r7, #3]
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	2120      	movs	r1, #32
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	47a0      	blx	r4
 8001c42:	4603      	mov	r3, r0
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd90      	pop	{r4, r7, pc}

08001c4c <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8001c4c:	b590      	push	{r4, r7, lr}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	460b      	mov	r3, r1
 8001c56:	607a      	str	r2, [r7, #4]
 8001c58:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	691c      	ldr	r4, [r3, #16]
 8001c5e:	7afa      	ldrb	r2, [r7, #11]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2117      	movs	r1, #23
 8001c64:	68f8      	ldr	r0, [r7, #12]
 8001c66:	47a0      	blx	r4
 8001c68:	4603      	mov	r3, r0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd90      	pop	{r4, r7, pc}

08001c72 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b082      	sub	sp, #8
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8001c7e:	1cfb      	adds	r3, r7, #3
 8001c80:	461a      	mov	r2, r3
 8001c82:	2101      	movs	r1, #1
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f7ff ffe1 	bl	8001c4c <u8x8_byte_SendBytes>
 8001c8a:	4603      	mov	r3, r0
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8001c94:	b590      	push	{r4, r7, lr}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	68dc      	ldr	r4, [r3, #12]
 8001ca4:	78fa      	ldrb	r2, [r7, #3]
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	2115      	movs	r1, #21
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	47a0      	blx	r4
 8001cae:	4603      	mov	r3, r0
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd90      	pop	{r4, r7, pc}

08001cb8 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8001cb8:	b590      	push	{r4, r7, lr}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	68dc      	ldr	r4, [r3, #12]
 8001cc8:	78fa      	ldrb	r2, [r7, #3]
 8001cca:	2300      	movs	r3, #0
 8001ccc:	2116      	movs	r1, #22
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	47a0      	blx	r4
 8001cd2:	4603      	mov	r3, r0
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd90      	pop	{r4, r7, pc}

08001cdc <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8001cdc:	b590      	push	{r4, r7, lr}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	607a      	str	r2, [r7, #4]
 8001ce8:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	68dc      	ldr	r4, [r3, #12]
 8001cee:	7afa      	ldrb	r2, [r7, #11]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2117      	movs	r1, #23
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	47a0      	blx	r4
 8001cf8:	4603      	mov	r3, r0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3714      	adds	r7, #20
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd90      	pop	{r4, r7, pc}

08001d02 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8001d02:	b590      	push	{r4, r7, lr}
 8001d04:	b083      	sub	sp, #12
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	68dc      	ldr	r4, [r3, #12]
 8001d0e:	2300      	movs	r3, #0
 8001d10:	2200      	movs	r2, #0
 8001d12:	2118      	movs	r1, #24
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	47a0      	blx	r4
 8001d18:	4603      	mov	r3, r0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd90      	pop	{r4, r7, pc}

08001d22 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8001d22:	b590      	push	{r4, r7, lr}
 8001d24:	b083      	sub	sp, #12
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	68dc      	ldr	r4, [r3, #12]
 8001d2e:	2300      	movs	r3, #0
 8001d30:	2200      	movs	r2, #0
 8001d32:	2119      	movs	r1, #25
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	47a0      	blx	r4
 8001d38:	4603      	mov	r3, r0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd90      	pop	{r4, r7, pc}

08001d42 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8001d42:	b590      	push	{r4, r7, lr}
 8001d44:	b085      	sub	sp, #20
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
 8001d4a:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	73fb      	strb	r3, [r7, #15]
    data++;
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	3301      	adds	r3, #1
 8001d56:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8001d58:	7bfb      	ldrb	r3, [r7, #15]
 8001d5a:	2bfe      	cmp	r3, #254	; 0xfe
 8001d5c:	d031      	beq.n	8001dc2 <u8x8_cad_SendSequence+0x80>
 8001d5e:	2bfe      	cmp	r3, #254	; 0xfe
 8001d60:	dc3d      	bgt.n	8001dde <u8x8_cad_SendSequence+0x9c>
 8001d62:	2b19      	cmp	r3, #25
 8001d64:	dc3b      	bgt.n	8001dde <u8x8_cad_SendSequence+0x9c>
 8001d66:	2b18      	cmp	r3, #24
 8001d68:	da23      	bge.n	8001db2 <u8x8_cad_SendSequence+0x70>
 8001d6a:	2b16      	cmp	r3, #22
 8001d6c:	dc02      	bgt.n	8001d74 <u8x8_cad_SendSequence+0x32>
 8001d6e:	2b15      	cmp	r3, #21
 8001d70:	da03      	bge.n	8001d7a <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8001d72:	e034      	b.n	8001dde <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8001d74:	2b17      	cmp	r3, #23
 8001d76:	d00e      	beq.n	8001d96 <u8x8_cad_SendSequence+0x54>
	return;
 8001d78:	e031      	b.n	8001dde <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	68dc      	ldr	r4, [r3, #12]
 8001d84:	7bba      	ldrb	r2, [r7, #14]
 8001d86:	7bf9      	ldrb	r1, [r7, #15]
 8001d88:	2300      	movs	r3, #0
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	47a0      	blx	r4
	  data++;
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	3301      	adds	r3, #1
 8001d92:	603b      	str	r3, [r7, #0]
	  break;
 8001d94:	e022      	b.n	8001ddc <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8001d9c:	f107 030e 	add.w	r3, r7, #14
 8001da0:	461a      	mov	r2, r3
 8001da2:	2101      	movs	r1, #1
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f7ff ff99 	bl	8001cdc <u8x8_cad_SendData>
	  data++;
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	3301      	adds	r3, #1
 8001dae:	603b      	str	r3, [r7, #0]
	  break;
 8001db0:	e014      	b.n	8001ddc <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	68dc      	ldr	r4, [r3, #12]
 8001db6:	7bf9      	ldrb	r1, [r7, #15]
 8001db8:	2300      	movs	r3, #0
 8001dba:	2200      	movs	r2, #0
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	47a0      	blx	r4
	  break;
 8001dc0:	e00c      	b.n	8001ddc <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8001dc8:	7bbb      	ldrb	r3, [r7, #14]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	2129      	movs	r1, #41	; 0x29
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f000 fa3b 	bl	800224a <u8x8_gpio_call>
	  data++;
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	603b      	str	r3, [r7, #0]
	  break;
 8001dda:	bf00      	nop
    cmd = *data;
 8001ddc:	e7b6      	b.n	8001d4c <u8x8_cad_SendSequence+0xa>
	return;
 8001dde:	bf00      	nop
    }
  }
}
 8001de0:	3714      	adds	r7, #20
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd90      	pop	{r4, r7, pc}
	...

08001de8 <u8x8_cad_011>:
  convert to bytes by using 
    dc = 0 for commands 
    dc = 1 for args and data
*/
uint8_t u8x8_cad_011(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8001de8:	b590      	push	{r4, r7, lr}
 8001dea:	b085      	sub	sp, #20
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	607b      	str	r3, [r7, #4]
 8001df2:	460b      	mov	r3, r1
 8001df4:	72fb      	strb	r3, [r7, #11]
 8001df6:	4613      	mov	r3, r2
 8001df8:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 8001dfa:	7afb      	ldrb	r3, [r7, #11]
 8001dfc:	3b14      	subs	r3, #20
 8001dfe:	2b05      	cmp	r3, #5
 8001e00:	d82f      	bhi.n	8001e62 <u8x8_cad_011+0x7a>
 8001e02:	a201      	add	r2, pc, #4	; (adr r2, 8001e08 <u8x8_cad_011+0x20>)
 8001e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e08:	08001e51 	.word	0x08001e51
 8001e0c:	08001e21 	.word	0x08001e21
 8001e10:	08001e35 	.word	0x08001e35
 8001e14:	08001e49 	.word	0x08001e49
 8001e18:	08001e51 	.word	0x08001e51
 8001e1c:	08001e51 	.word	0x08001e51
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8001e20:	2100      	movs	r1, #0
 8001e22:	68f8      	ldr	r0, [r7, #12]
 8001e24:	f7ff ff00 	bl	8001c28 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8001e28:	7abb      	ldrb	r3, [r7, #10]
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	68f8      	ldr	r0, [r7, #12]
 8001e2e:	f7ff ff20 	bl	8001c72 <u8x8_byte_SendByte>
      break;
 8001e32:	e018      	b.n	8001e66 <u8x8_cad_011+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 1);
 8001e34:	2101      	movs	r1, #1
 8001e36:	68f8      	ldr	r0, [r7, #12]
 8001e38:	f7ff fef6 	bl	8001c28 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8001e3c:	7abb      	ldrb	r3, [r7, #10]
 8001e3e:	4619      	mov	r1, r3
 8001e40:	68f8      	ldr	r0, [r7, #12]
 8001e42:	f7ff ff16 	bl	8001c72 <u8x8_byte_SendByte>
      break;
 8001e46:	e00e      	b.n	8001e66 <u8x8_cad_011+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8001e48:	2101      	movs	r1, #1
 8001e4a:	68f8      	ldr	r0, [r7, #12]
 8001e4c:	f7ff feec 	bl	8001c28 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	691c      	ldr	r4, [r3, #16]
 8001e54:	7aba      	ldrb	r2, [r7, #10]
 8001e56:	7af9      	ldrb	r1, [r7, #11]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	68f8      	ldr	r0, [r7, #12]
 8001e5c:	47a0      	blx	r4
 8001e5e:	4603      	mov	r3, r0
 8001e60:	e002      	b.n	8001e68 <u8x8_cad_011+0x80>
    default:
      return 0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	e000      	b.n	8001e68 <u8x8_cad_011+0x80>
  }
  return 1;
 8001e66:	2301      	movs	r3, #1
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3714      	adds	r7, #20
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd90      	pop	{r4, r7, pc}

08001e70 <u8x8_ssd1322_8to32>:
*/

static uint8_t u8x8_ssd1322_to32_dest_buf[32];

static uint8_t *u8x8_ssd1322_8to32(U8X8_UNUSED u8x8_t *u8x8, uint8_t *ptr)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b087      	sub	sp, #28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  uint8_t v;
  uint8_t a,b;
  uint8_t i, j;
  uint8_t *dest;
  
  for( j = 0; j < 4; j++ )
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	74fb      	strb	r3, [r7, #19]
 8001e7e:	e03d      	b.n	8001efc <u8x8_ssd1322_8to32+0x8c>
  {
    dest = u8x8_ssd1322_to32_dest_buf;
 8001e80:	4b23      	ldr	r3, [pc, #140]	; (8001f10 <u8x8_ssd1322_8to32+0xa0>)
 8001e82:	60fb      	str	r3, [r7, #12]
    dest += j;
 8001e84:	7cfb      	ldrb	r3, [r7, #19]
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	4413      	add	r3, r2
 8001e8a:	60fb      	str	r3, [r7, #12]
    a =*ptr;
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	75bb      	strb	r3, [r7, #22]
    ptr++;
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	3301      	adds	r3, #1
 8001e96:	603b      	str	r3, [r7, #0]
    b = *ptr;
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	757b      	strb	r3, [r7, #21]
    ptr++;
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	603b      	str	r3, [r7, #0]
    for( i = 0; i < 8; i++ )
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	753b      	strb	r3, [r7, #20]
 8001ea8:	e022      	b.n	8001ef0 <u8x8_ssd1322_8to32+0x80>
    {
      v = 0;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	75fb      	strb	r3, [r7, #23]
      if ( a&1 ) v |= 0xf0;
 8001eae:	7dbb      	ldrb	r3, [r7, #22]
 8001eb0:	f003 0301 	and.w	r3, r3, #1
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d003      	beq.n	8001ec0 <u8x8_ssd1322_8to32+0x50>
 8001eb8:	7dfb      	ldrb	r3, [r7, #23]
 8001eba:	f063 030f 	orn	r3, r3, #15
 8001ebe:	75fb      	strb	r3, [r7, #23]
      if ( b&1 ) v |= 0x0f;
 8001ec0:	7d7b      	ldrb	r3, [r7, #21]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d003      	beq.n	8001ed2 <u8x8_ssd1322_8to32+0x62>
 8001eca:	7dfb      	ldrb	r3, [r7, #23]
 8001ecc:	f043 030f 	orr.w	r3, r3, #15
 8001ed0:	75fb      	strb	r3, [r7, #23]
      *dest = v;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	7dfa      	ldrb	r2, [r7, #23]
 8001ed6:	701a      	strb	r2, [r3, #0]
      dest+=4;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	3304      	adds	r3, #4
 8001edc:	60fb      	str	r3, [r7, #12]
      a >>= 1;
 8001ede:	7dbb      	ldrb	r3, [r7, #22]
 8001ee0:	085b      	lsrs	r3, r3, #1
 8001ee2:	75bb      	strb	r3, [r7, #22]
      b >>= 1;
 8001ee4:	7d7b      	ldrb	r3, [r7, #21]
 8001ee6:	085b      	lsrs	r3, r3, #1
 8001ee8:	757b      	strb	r3, [r7, #21]
    for( i = 0; i < 8; i++ )
 8001eea:	7d3b      	ldrb	r3, [r7, #20]
 8001eec:	3301      	adds	r3, #1
 8001eee:	753b      	strb	r3, [r7, #20]
 8001ef0:	7d3b      	ldrb	r3, [r7, #20]
 8001ef2:	2b07      	cmp	r3, #7
 8001ef4:	d9d9      	bls.n	8001eaa <u8x8_ssd1322_8to32+0x3a>
  for( j = 0; j < 4; j++ )
 8001ef6:	7cfb      	ldrb	r3, [r7, #19]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	74fb      	strb	r3, [r7, #19]
 8001efc:	7cfb      	ldrb	r3, [r7, #19]
 8001efe:	2b03      	cmp	r3, #3
 8001f00:	d9be      	bls.n	8001e80 <u8x8_ssd1322_8to32+0x10>
    }
  }
  
  return u8x8_ssd1322_to32_dest_buf;
 8001f02:	4b03      	ldr	r3, [pc, #12]	; (8001f10 <u8x8_ssd1322_8to32+0xa0>)
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	371c      	adds	r7, #28
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	20000920 	.word	0x20000920

08001f14 <u8x8_d_ssd1322_common>:
  return u8x8_ssd1322_to32_dest_buf;
}


uint8_t u8x8_d_ssd1322_common(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b088      	sub	sp, #32
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	607b      	str	r3, [r7, #4]
 8001f1e:	460b      	mov	r3, r1
 8001f20:	72fb      	strb	r3, [r7, #11]
 8001f22:	4613      	mov	r3, r2
 8001f24:	72bb      	strb	r3, [r7, #10]
  uint8_t x; 
  uint8_t y, c;
  uint8_t *ptr;
  switch(msg)
 8001f26:	7afb      	ldrb	r3, [r7, #11]
 8001f28:	2b0f      	cmp	r3, #15
 8001f2a:	d024      	beq.n	8001f76 <u8x8_d_ssd1322_common+0x62>
 8001f2c:	2b0f      	cmp	r3, #15
 8001f2e:	f300 8081 	bgt.w	8002034 <u8x8_d_ssd1322_common+0x120>
 8001f32:	2b0b      	cmp	r3, #11
 8001f34:	d002      	beq.n	8001f3c <u8x8_d_ssd1322_common+0x28>
 8001f36:	2b0e      	cmp	r3, #14
 8001f38:	d00d      	beq.n	8001f56 <u8x8_d_ssd1322_common+0x42>
 8001f3a:	e07b      	b.n	8002034 <u8x8_d_ssd1322_common+0x120>
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_init_seq);
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8001f3c:	7abb      	ldrb	r3, [r7, #10]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d104      	bne.n	8001f4c <u8x8_d_ssd1322_common+0x38>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_powersave0_seq);
 8001f42:	4940      	ldr	r1, [pc, #256]	; (8002044 <u8x8_d_ssd1322_common+0x130>)
 8001f44:	68f8      	ldr	r0, [r7, #12]
 8001f46:	f7ff fefc 	bl	8001d42 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_powersave1_seq);
      break;
 8001f4a:	e075      	b.n	8002038 <u8x8_d_ssd1322_common+0x124>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_powersave1_seq);
 8001f4c:	493e      	ldr	r1, [pc, #248]	; (8002048 <u8x8_d_ssd1322_common+0x134>)
 8001f4e:	68f8      	ldr	r0, [r7, #12]
 8001f50:	f7ff fef7 	bl	8001d42 <u8x8_cad_SendSequence>
      break;
 8001f54:	e070      	b.n	8002038 <u8x8_d_ssd1322_common+0x124>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8001f56:	68f8      	ldr	r0, [r7, #12]
 8001f58:	f7ff fed3 	bl	8001d02 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x0C1 );
 8001f5c:	21c1      	movs	r1, #193	; 0xc1
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f7ff fe98 	bl	8001c94 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1322 has range from 0 to 255 */
 8001f64:	7abb      	ldrb	r3, [r7, #10]
 8001f66:	4619      	mov	r1, r3
 8001f68:	68f8      	ldr	r0, [r7, #12]
 8001f6a:	f7ff fea5 	bl	8001cb8 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f7ff fed7 	bl	8001d22 <u8x8_cad_EndTransfer>
      break;
 8001f74:	e060      	b.n	8002038 <u8x8_d_ssd1322_common+0x124>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8001f76:	68f8      	ldr	r0, [r7, #12]
 8001f78:	f7ff fec3 	bl	8001d02 <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	795b      	ldrb	r3, [r3, #5]
 8001f80:	77fb      	strb	r3, [r7, #31]
      x *= 2;		// only every 4th col can be addressed
 8001f82:	7ffb      	ldrb	r3, [r7, #31]
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	77fb      	strb	r3, [r7, #31]
      x += u8x8->x_offset;		
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001f8e:	7ffb      	ldrb	r3, [r7, #31]
 8001f90:	4413      	add	r3, r2
 8001f92:	77fb      	strb	r3, [r7, #31]
    
      y = (((u8x8_tile_t *)arg_ptr)->y_pos);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	799b      	ldrb	r3, [r3, #6]
 8001f98:	75fb      	strb	r3, [r7, #23]
      y *= 8;
 8001f9a:	7dfb      	ldrb	r3, [r7, #23]
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	75fb      	strb	r3, [r7, #23]
    
      
      u8x8_cad_SendCmd(u8x8, 0x075 );	/* set row address, moved out of the loop (issue 302) */
 8001fa0:	2175      	movs	r1, #117	; 0x75
 8001fa2:	68f8      	ldr	r0, [r7, #12]
 8001fa4:	f7ff fe76 	bl	8001c94 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, y);
 8001fa8:	7dfb      	ldrb	r3, [r7, #23]
 8001faa:	4619      	mov	r1, r3
 8001fac:	68f8      	ldr	r0, [r7, #12]
 8001fae:	f7ff fe83 	bl	8001cb8 <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, y+7);
 8001fb2:	7dfb      	ldrb	r3, [r7, #23]
 8001fb4:	3307      	adds	r3, #7
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	4619      	mov	r1, r3
 8001fba:	68f8      	ldr	r0, [r7, #12]
 8001fbc:	f7ff fe7c 	bl	8001cb8 <u8x8_cad_SendArg>
      
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	791b      	ldrb	r3, [r3, #4]
 8001fc4:	77bb      	strb	r3, [r7, #30]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	61bb      	str	r3, [r7, #24]

	do
	{
	  u8x8_cad_SendCmd(u8x8, 0x015 );	/* set column address */
 8001fcc:	2115      	movs	r1, #21
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f7ff fe60 	bl	8001c94 <u8x8_cad_SendCmd>
	  u8x8_cad_SendArg(u8x8, x );	/* start */
 8001fd4:	7ffb      	ldrb	r3, [r7, #31]
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	68f8      	ldr	r0, [r7, #12]
 8001fda:	f7ff fe6d 	bl	8001cb8 <u8x8_cad_SendArg>
	  u8x8_cad_SendArg(u8x8, x+1 );	/* end */
 8001fde:	7ffb      	ldrb	r3, [r7, #31]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	68f8      	ldr	r0, [r7, #12]
 8001fe8:	f7ff fe66 	bl	8001cb8 <u8x8_cad_SendArg>

	  u8x8_cad_SendCmd(u8x8, 0x05c );	/* write to ram */
 8001fec:	215c      	movs	r1, #92	; 0x5c
 8001fee:	68f8      	ldr	r0, [r7, #12]
 8001ff0:	f7ff fe50 	bl	8001c94 <u8x8_cad_SendCmd>
	  
	  u8x8_cad_SendData(u8x8, 32, u8x8_ssd1322_8to32(u8x8, ptr));
 8001ff4:	69b9      	ldr	r1, [r7, #24]
 8001ff6:	68f8      	ldr	r0, [r7, #12]
 8001ff8:	f7ff ff3a 	bl	8001e70 <u8x8_ssd1322_8to32>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	461a      	mov	r2, r3
 8002000:	2120      	movs	r1, #32
 8002002:	68f8      	ldr	r0, [r7, #12]
 8002004:	f7ff fe6a 	bl	8001cdc <u8x8_cad_SendData>
	  
	  ptr += 8;
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	3308      	adds	r3, #8
 800200c:	61bb      	str	r3, [r7, #24]
	  x += 2;
 800200e:	7ffb      	ldrb	r3, [r7, #31]
 8002010:	3302      	adds	r3, #2
 8002012:	77fb      	strb	r3, [r7, #31]
	  c--;
 8002014:	7fbb      	ldrb	r3, [r7, #30]
 8002016:	3b01      	subs	r3, #1
 8002018:	77bb      	strb	r3, [r7, #30]
	} while( c > 0 );
 800201a:	7fbb      	ldrb	r3, [r7, #30]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d1d5      	bne.n	8001fcc <u8x8_d_ssd1322_common+0xb8>
	
	//x += 2;
	arg_int--;
 8002020:	7abb      	ldrb	r3, [r7, #10]
 8002022:	3b01      	subs	r3, #1
 8002024:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8002026:	7abb      	ldrb	r3, [r7, #10]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d1c9      	bne.n	8001fc0 <u8x8_d_ssd1322_common+0xac>
      
      u8x8_cad_EndTransfer(u8x8);
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	f7ff fe78 	bl	8001d22 <u8x8_cad_EndTransfer>
      break;
 8002032:	e001      	b.n	8002038 <u8x8_d_ssd1322_common+0x124>
    default:
      return 0;
 8002034:	2300      	movs	r3, #0
 8002036:	e000      	b.n	800203a <u8x8_d_ssd1322_common+0x126>
  }
  return 1;
 8002038:	2301      	movs	r3, #1
}
 800203a:	4618      	mov	r0, r3
 800203c:	3720      	adds	r7, #32
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	08005508 	.word	0x08005508
 8002048:	08005510 	.word	0x08005510

0800204c <u8x8_d_ssd1322_nhd_256x64>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_ssd1322_nhd_256x64(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	607b      	str	r3, [r7, #4]
 8002056:	460b      	mov	r3, r1
 8002058:	72fb      	strb	r3, [r7, #11]
 800205a:	4613      	mov	r3, r2
 800205c:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 800205e:	7afb      	ldrb	r3, [r7, #11]
 8002060:	2b0d      	cmp	r3, #13
 8002062:	d013      	beq.n	800208c <u8x8_d_ssd1322_nhd_256x64+0x40>
 8002064:	2b0d      	cmp	r3, #13
 8002066:	dc2a      	bgt.n	80020be <u8x8_d_ssd1322_nhd_256x64+0x72>
 8002068:	2b09      	cmp	r3, #9
 800206a:	d002      	beq.n	8002072 <u8x8_d_ssd1322_nhd_256x64+0x26>
 800206c:	2b0a      	cmp	r3, #10
 800206e:	d005      	beq.n	800207c <u8x8_d_ssd1322_nhd_256x64+0x30>
 8002070:	e025      	b.n	80020be <u8x8_d_ssd1322_nhd_256x64+0x72>
  {
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1322_256x64_display_info);
 8002072:	4919      	ldr	r1, [pc, #100]	; (80020d8 <u8x8_d_ssd1322_nhd_256x64+0x8c>)
 8002074:	68f8      	ldr	r0, [r7, #12]
 8002076:	f000 f837 	bl	80020e8 <u8x8_d_helper_display_setup_memory>
      break;
 800207a:	e028      	b.n	80020ce <u8x8_d_ssd1322_nhd_256x64+0x82>
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 800207c:	68f8      	ldr	r0, [r7, #12]
 800207e:	f000 f847 	bl	8002110 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_init_seq);
 8002082:	4916      	ldr	r1, [pc, #88]	; (80020dc <u8x8_d_ssd1322_nhd_256x64+0x90>)
 8002084:	68f8      	ldr	r0, [r7, #12]
 8002086:	f7ff fe5c 	bl	8001d42 <u8x8_cad_SendSequence>
      break;
 800208a:	e020      	b.n	80020ce <u8x8_d_ssd1322_nhd_256x64+0x82>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 800208c:	7abb      	ldrb	r3, [r7, #10]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d10a      	bne.n	80020a8 <u8x8_d_ssd1322_nhd_256x64+0x5c>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_flip0_seq);
 8002092:	4913      	ldr	r1, [pc, #76]	; (80020e0 <u8x8_d_ssd1322_nhd_256x64+0x94>)
 8002094:	68f8      	ldr	r0, [r7, #12]
 8002096:	f7ff fe54 	bl	8001d42 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	7c9a      	ldrb	r2, [r3, #18]
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 80020a6:	e012      	b.n	80020ce <u8x8_d_ssd1322_nhd_256x64+0x82>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1322_256x64_flip1_seq);
 80020a8:	490e      	ldr	r1, [pc, #56]	; (80020e4 <u8x8_d_ssd1322_nhd_256x64+0x98>)
 80020aa:	68f8      	ldr	r0, [r7, #12]
 80020ac:	f7ff fe49 	bl	8001d42 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	7cda      	ldrb	r2, [r3, #19]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      break;
 80020bc:	e007      	b.n	80020ce <u8x8_d_ssd1322_nhd_256x64+0x82>
    
    default:
      return u8x8_d_ssd1322_common(u8x8, msg, arg_int, arg_ptr);
 80020be:	7aba      	ldrb	r2, [r7, #10]
 80020c0:	7af9      	ldrb	r1, [r7, #11]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	68f8      	ldr	r0, [r7, #12]
 80020c6:	f7ff ff25 	bl	8001f14 <u8x8_d_ssd1322_common>
 80020ca:	4603      	mov	r3, r0
 80020cc:	e000      	b.n	80020d0 <u8x8_d_ssd1322_nhd_256x64+0x84>
  }
  return 1;
 80020ce:	2301      	movs	r3, #1
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	08005530 	.word	0x08005530
 80020dc:	08005548 	.word	0x08005548
 80020e0:	08005518 	.word	0x08005518
 80020e4:	08005524 	.word	0x08005524

080020e8 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	683a      	ldr	r2, [r7, #0]
 80020f6:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	7c9a      	ldrb	r2, [r3, #18]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8002110:	b590      	push	{r4, r7, lr}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	695c      	ldr	r4, [r3, #20]
 800211c:	2300      	movs	r3, #0
 800211e:	2200      	movs	r2, #0
 8002120:	2128      	movs	r1, #40	; 0x28
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	68dc      	ldr	r4, [r3, #12]
 800212a:	2300      	movs	r3, #0
 800212c:	2200      	movs	r2, #0
 800212e:	2114      	movs	r1, #20
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8002134:	2201      	movs	r2, #1
 8002136:	214b      	movs	r1, #75	; 0x4b
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f000 f886 	bl	800224a <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	791b      	ldrb	r3, [r3, #4]
 8002144:	461a      	mov	r2, r3
 8002146:	2129      	movs	r1, #41	; 0x29
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f000 f87e 	bl	800224a <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	214b      	movs	r1, #75	; 0x4b
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f000 f879 	bl	800224a <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	791b      	ldrb	r3, [r3, #4]
 800215e:	461a      	mov	r2, r3
 8002160:	2129      	movs	r1, #41	; 0x29
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f871 	bl	800224a <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8002168:	2201      	movs	r2, #1
 800216a:	214b      	movs	r1, #75	; 0x4b
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f000 f86c 	bl	800224a <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	795b      	ldrb	r3, [r3, #5]
 8002178:	461a      	mov	r2, r3
 800217a:	2129      	movs	r1, #41	; 0x29
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f000 f864 	bl	800224a <u8x8_gpio_call>
}    
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	bd90      	pop	{r4, r7, pc}

0800218a <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 800218a:	b590      	push	{r4, r7, lr}
 800218c:	b085      	sub	sp, #20
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
 8002192:	4608      	mov	r0, r1
 8002194:	4611      	mov	r1, r2
 8002196:	461a      	mov	r2, r3
 8002198:	4603      	mov	r3, r0
 800219a:	70fb      	strb	r3, [r7, #3]
 800219c:	460b      	mov	r3, r1
 800219e:	70bb      	strb	r3, [r7, #2]
 80021a0:	4613      	mov	r3, r2
 80021a2:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 80021a4:	78fb      	ldrb	r3, [r7, #3]
 80021a6:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 80021a8:	78bb      	ldrb	r3, [r7, #2]
 80021aa:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 80021ac:	787b      	ldrb	r3, [r7, #1]
 80021ae:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 80021b0:	6a3b      	ldr	r3, [r7, #32]
 80021b2:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689c      	ldr	r4, [r3, #8]
 80021b8:	f107 0308 	add.w	r3, r7, #8
 80021bc:	2201      	movs	r2, #1
 80021be:	210f      	movs	r1, #15
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	47a0      	blx	r4
 80021c4:	4603      	mov	r3, r0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3714      	adds	r7, #20
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd90      	pop	{r4, r7, pc}

080021ce <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 80021ce:	b590      	push	{r4, r7, lr}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	689c      	ldr	r4, [r3, #8]
 80021da:	2300      	movs	r3, #0
 80021dc:	2200      	movs	r2, #0
 80021de:	2109      	movs	r1, #9
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	47a0      	blx	r4
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd90      	pop	{r4, r7, pc}

080021ec <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 80021ec:	b590      	push	{r4, r7, lr}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689c      	ldr	r4, [r3, #8]
 80021f8:	2300      	movs	r3, #0
 80021fa:	2200      	movs	r2, #0
 80021fc:	210a      	movs	r1, #10
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 8002202:	bf00      	nop
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	bd90      	pop	{r4, r7, pc}

0800220a <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 800220a:	b590      	push	{r4, r7, lr}
 800220c:	b083      	sub	sp, #12
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
 8002212:	460b      	mov	r3, r1
 8002214:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	689c      	ldr	r4, [r3, #8]
 800221a:	78fa      	ldrb	r2, [r7, #3]
 800221c:	2300      	movs	r3, #0
 800221e:	210b      	movs	r1, #11
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	47a0      	blx	r4
}
 8002224:	bf00      	nop
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	bd90      	pop	{r4, r7, pc}

0800222c <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 800222c:	b590      	push	{r4, r7, lr}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689c      	ldr	r4, [r3, #8]
 8002238:	2300      	movs	r3, #0
 800223a:	2200      	movs	r2, #0
 800223c:	2110      	movs	r1, #16
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	47a0      	blx	r4
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	bd90      	pop	{r4, r7, pc}

0800224a <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 800224a:	b590      	push	{r4, r7, lr}
 800224c:	b083      	sub	sp, #12
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
 8002252:	460b      	mov	r3, r1
 8002254:	70fb      	strb	r3, [r7, #3]
 8002256:	4613      	mov	r3, r2
 8002258:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	695c      	ldr	r4, [r3, #20]
 800225e:	78ba      	ldrb	r2, [r7, #2]
 8002260:	78f9      	ldrb	r1, [r7, #3]
 8002262:	2300      	movs	r3, #0
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	47a0      	blx	r4
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	bd90      	pop	{r4, r7, pc}

08002270 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	607b      	str	r3, [r7, #4]
 800227a:	460b      	mov	r3, r1
 800227c:	72fb      	strb	r3, [r7, #11]
 800227e:	4613      	mov	r3, r2
 8002280:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 8002282:	2300      	movs	r3, #0
}
 8002284:	4618      	mov	r0, r3
 8002286:	3714      	adds	r7, #20
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a11      	ldr	r2, [pc, #68]	; (80022e8 <u8x8_SetupDefaults+0x58>)
 80022a2:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4a10      	ldr	r2, [pc, #64]	; (80022e8 <u8x8_SetupDefaults+0x58>)
 80022a8:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a0e      	ldr	r2, [pc, #56]	; (80022e8 <u8x8_SetupDefaults+0x58>)
 80022ae:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a0d      	ldr	r2, [pc, #52]	; (80022e8 <u8x8_SetupDefaults+0x58>)
 80022b4:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2200      	movs	r2, #0
 80022c2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	22ff      	movs	r2, #255	; 0xff
 80022d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	22ff      	movs	r2, #255	; 0xff
 80022d8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	08002271 	.word	0x08002271

080022ec <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
 80022f8:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 80022fa:	68f8      	ldr	r0, [r7, #12]
 80022fc:	f7ff ffc8 	bl	8002290 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	68ba      	ldr	r2, [r7, #8]
 8002304:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	683a      	ldr	r2, [r7, #0]
 8002310:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f7ff ff58 	bl	80021ce <u8x8_SetupMemory>
}
 800231e:	bf00      	nop
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
	...

08002328 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002328:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002360 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800232c:	480d      	ldr	r0, [pc, #52]	; (8002364 <LoopForever+0x6>)
  ldr r1, =_edata
 800232e:	490e      	ldr	r1, [pc, #56]	; (8002368 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002330:	4a0e      	ldr	r2, [pc, #56]	; (800236c <LoopForever+0xe>)
  movs r3, #0
 8002332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002334:	e002      	b.n	800233c <LoopCopyDataInit>

08002336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800233a:	3304      	adds	r3, #4

0800233c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800233c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800233e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002340:	d3f9      	bcc.n	8002336 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002342:	4a0b      	ldr	r2, [pc, #44]	; (8002370 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002344:	4c0b      	ldr	r4, [pc, #44]	; (8002374 <LoopForever+0x16>)
  movs r3, #0
 8002346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002348:	e001      	b.n	800234e <LoopFillZerobss>

0800234a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800234a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800234c:	3204      	adds	r2, #4

0800234e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800234e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002350:	d3fb      	bcc.n	800234a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002352:	f7fe fa03 	bl	800075c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002356:	f002 f8e9 	bl	800452c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800235a:	f7fe f85d 	bl	8000418 <main>

0800235e <LoopForever>:

LoopForever:
    b LoopForever
 800235e:	e7fe      	b.n	800235e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002360:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002364:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002368:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800236c:	080055c4 	.word	0x080055c4
  ldr r2, =_sbss
 8002370:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002374:	20000944 	.word	0x20000944

08002378 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002378:	e7fe      	b.n	8002378 <ADC1_2_IRQHandler>
	...

0800237c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002380:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <HAL_Init+0x28>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a07      	ldr	r2, [pc, #28]	; (80023a4 <HAL_Init+0x28>)
 8002386:	f043 0310 	orr.w	r3, r3, #16
 800238a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800238c:	2003      	movs	r0, #3
 800238e:	f000 f931 	bl	80025f4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002392:	200f      	movs	r0, #15
 8002394:	f000 f808 	bl	80023a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002398:	f7fe f950 	bl	800063c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40022000 	.word	0x40022000

080023a8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023b0:	4b12      	ldr	r3, [pc, #72]	; (80023fc <HAL_InitTick+0x54>)
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	4b12      	ldr	r3, [pc, #72]	; (8002400 <HAL_InitTick+0x58>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	4619      	mov	r1, r3
 80023ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023be:	fbb3 f3f1 	udiv	r3, r3, r1
 80023c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c6:	4618      	mov	r0, r3
 80023c8:	f000 f93b 	bl	8002642 <HAL_SYSTICK_Config>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e00e      	b.n	80023f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2b0f      	cmp	r3, #15
 80023da:	d80a      	bhi.n	80023f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023dc:	2200      	movs	r2, #0
 80023de:	6879      	ldr	r1, [r7, #4]
 80023e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80023e4:	f000 f911 	bl	800260a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023e8:	4a06      	ldr	r2, [pc, #24]	; (8002404 <HAL_InitTick+0x5c>)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
 80023f0:	e000      	b.n	80023f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	20000000 	.word	0x20000000
 8002400:	20000008 	.word	0x20000008
 8002404:	20000004 	.word	0x20000004

08002408 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800240c:	4b06      	ldr	r3, [pc, #24]	; (8002428 <HAL_IncTick+0x20>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	461a      	mov	r2, r3
 8002412:	4b06      	ldr	r3, [pc, #24]	; (800242c <HAL_IncTick+0x24>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4413      	add	r3, r2
 8002418:	4a04      	ldr	r2, [pc, #16]	; (800242c <HAL_IncTick+0x24>)
 800241a:	6013      	str	r3, [r2, #0]
}
 800241c:	bf00      	nop
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	20000008 	.word	0x20000008
 800242c:	20000940 	.word	0x20000940

08002430 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  return uwTick;  
 8002434:	4b03      	ldr	r3, [pc, #12]	; (8002444 <HAL_GetTick+0x14>)
 8002436:	681b      	ldr	r3, [r3, #0]
}
 8002438:	4618      	mov	r0, r3
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	20000940 	.word	0x20000940

08002448 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002450:	f7ff ffee 	bl	8002430 <HAL_GetTick>
 8002454:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002460:	d005      	beq.n	800246e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002462:	4b0a      	ldr	r3, [pc, #40]	; (800248c <HAL_Delay+0x44>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	461a      	mov	r2, r3
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	4413      	add	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800246e:	bf00      	nop
 8002470:	f7ff ffde 	bl	8002430 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	429a      	cmp	r2, r3
 800247e:	d8f7      	bhi.n	8002470 <HAL_Delay+0x28>
  {
  }
}
 8002480:	bf00      	nop
 8002482:	bf00      	nop
 8002484:	3710      	adds	r7, #16
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	20000008 	.word	0x20000008

08002490 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f003 0307 	and.w	r3, r3, #7
 800249e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024a0:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <__NVIC_SetPriorityGrouping+0x44>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024a6:	68ba      	ldr	r2, [r7, #8]
 80024a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024ac:	4013      	ands	r3, r2
 80024ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024c2:	4a04      	ldr	r2, [pc, #16]	; (80024d4 <__NVIC_SetPriorityGrouping+0x44>)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	60d3      	str	r3, [r2, #12]
}
 80024c8:	bf00      	nop
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024dc:	4b04      	ldr	r3, [pc, #16]	; (80024f0 <__NVIC_GetPriorityGrouping+0x18>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	0a1b      	lsrs	r3, r3, #8
 80024e2:	f003 0307 	and.w	r3, r3, #7
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr
 80024f0:	e000ed00 	.word	0xe000ed00

080024f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	6039      	str	r1, [r7, #0]
 80024fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002504:	2b00      	cmp	r3, #0
 8002506:	db0a      	blt.n	800251e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	b2da      	uxtb	r2, r3
 800250c:	490c      	ldr	r1, [pc, #48]	; (8002540 <__NVIC_SetPriority+0x4c>)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	0112      	lsls	r2, r2, #4
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	440b      	add	r3, r1
 8002518:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800251c:	e00a      	b.n	8002534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	b2da      	uxtb	r2, r3
 8002522:	4908      	ldr	r1, [pc, #32]	; (8002544 <__NVIC_SetPriority+0x50>)
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	3b04      	subs	r3, #4
 800252c:	0112      	lsls	r2, r2, #4
 800252e:	b2d2      	uxtb	r2, r2
 8002530:	440b      	add	r3, r1
 8002532:	761a      	strb	r2, [r3, #24]
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	e000e100 	.word	0xe000e100
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002548:	b480      	push	{r7}
 800254a:	b089      	sub	sp, #36	; 0x24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	f1c3 0307 	rsb	r3, r3, #7
 8002562:	2b04      	cmp	r3, #4
 8002564:	bf28      	it	cs
 8002566:	2304      	movcs	r3, #4
 8002568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3304      	adds	r3, #4
 800256e:	2b06      	cmp	r3, #6
 8002570:	d902      	bls.n	8002578 <NVIC_EncodePriority+0x30>
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	3b03      	subs	r3, #3
 8002576:	e000      	b.n	800257a <NVIC_EncodePriority+0x32>
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800257c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43da      	mvns	r2, r3
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	401a      	ands	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002590:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	fa01 f303 	lsl.w	r3, r1, r3
 800259a:	43d9      	mvns	r1, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a0:	4313      	orrs	r3, r2
         );
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3724      	adds	r7, #36	; 0x24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
	...

080025b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025c0:	d301      	bcc.n	80025c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025c2:	2301      	movs	r3, #1
 80025c4:	e00f      	b.n	80025e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025c6:	4a0a      	ldr	r2, [pc, #40]	; (80025f0 <SysTick_Config+0x40>)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025ce:	210f      	movs	r1, #15
 80025d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80025d4:	f7ff ff8e 	bl	80024f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025d8:	4b05      	ldr	r3, [pc, #20]	; (80025f0 <SysTick_Config+0x40>)
 80025da:	2200      	movs	r2, #0
 80025dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025de:	4b04      	ldr	r3, [pc, #16]	; (80025f0 <SysTick_Config+0x40>)
 80025e0:	2207      	movs	r2, #7
 80025e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	e000e010 	.word	0xe000e010

080025f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f7ff ff47 	bl	8002490 <__NVIC_SetPriorityGrouping>
}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	b086      	sub	sp, #24
 800260e:	af00      	add	r7, sp, #0
 8002610:	4603      	mov	r3, r0
 8002612:	60b9      	str	r1, [r7, #8]
 8002614:	607a      	str	r2, [r7, #4]
 8002616:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800261c:	f7ff ff5c 	bl	80024d8 <__NVIC_GetPriorityGrouping>
 8002620:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	68b9      	ldr	r1, [r7, #8]
 8002626:	6978      	ldr	r0, [r7, #20]
 8002628:	f7ff ff8e 	bl	8002548 <NVIC_EncodePriority>
 800262c:	4602      	mov	r2, r0
 800262e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002632:	4611      	mov	r1, r2
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff ff5d 	bl	80024f4 <__NVIC_SetPriority>
}
 800263a:	bf00      	nop
 800263c:	3718      	adds	r7, #24
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7ff ffb0 	bl	80025b0 <SysTick_Config>
 8002650:	4603      	mov	r3, r0
}
 8002652:	4618      	mov	r0, r3
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
	...

0800265c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800265c:	b480      	push	{r7}
 800265e:	b087      	sub	sp, #28
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800266a:	e154      	b.n	8002916 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681a      	ldr	r2, [r3, #0]
 8002670:	2101      	movs	r1, #1
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	fa01 f303 	lsl.w	r3, r1, r3
 8002678:	4013      	ands	r3, r2
 800267a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2b00      	cmp	r3, #0
 8002680:	f000 8146 	beq.w	8002910 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f003 0303 	and.w	r3, r3, #3
 800268c:	2b01      	cmp	r3, #1
 800268e:	d005      	beq.n	800269c <HAL_GPIO_Init+0x40>
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 0303 	and.w	r3, r3, #3
 8002698:	2b02      	cmp	r3, #2
 800269a:	d130      	bne.n	80026fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	2203      	movs	r2, #3
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43db      	mvns	r3, r3
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	4013      	ands	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	68da      	ldr	r2, [r3, #12]
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026d2:	2201      	movs	r2, #1
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	fa02 f303 	lsl.w	r3, r2, r3
 80026da:	43db      	mvns	r3, r3
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	4013      	ands	r3, r2
 80026e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	091b      	lsrs	r3, r3, #4
 80026e8:	f003 0201 	and.w	r2, r3, #1
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	2b03      	cmp	r3, #3
 8002708:	d017      	beq.n	800273a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	2203      	movs	r2, #3
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	43db      	mvns	r3, r3
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	4013      	ands	r3, r2
 8002720:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	4313      	orrs	r3, r2
 8002732:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f003 0303 	and.w	r3, r3, #3
 8002742:	2b02      	cmp	r3, #2
 8002744:	d123      	bne.n	800278e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	08da      	lsrs	r2, r3, #3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	3208      	adds	r2, #8
 800274e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002752:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	f003 0307 	and.w	r3, r3, #7
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	220f      	movs	r2, #15
 800275e:	fa02 f303 	lsl.w	r3, r2, r3
 8002762:	43db      	mvns	r3, r3
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	4013      	ands	r3, r2
 8002768:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	691a      	ldr	r2, [r3, #16]
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	f003 0307 	and.w	r3, r3, #7
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	fa02 f303 	lsl.w	r3, r2, r3
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	4313      	orrs	r3, r2
 800277e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	08da      	lsrs	r2, r3, #3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3208      	adds	r2, #8
 8002788:	6939      	ldr	r1, [r7, #16]
 800278a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	2203      	movs	r2, #3
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	43db      	mvns	r3, r3
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	4013      	ands	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	f003 0203 	and.w	r2, r3, #3
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f000 80a0 	beq.w	8002910 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027d0:	4b58      	ldr	r3, [pc, #352]	; (8002934 <HAL_GPIO_Init+0x2d8>)
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	4a57      	ldr	r2, [pc, #348]	; (8002934 <HAL_GPIO_Init+0x2d8>)
 80027d6:	f043 0301 	orr.w	r3, r3, #1
 80027da:	6193      	str	r3, [r2, #24]
 80027dc:	4b55      	ldr	r3, [pc, #340]	; (8002934 <HAL_GPIO_Init+0x2d8>)
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	60bb      	str	r3, [r7, #8]
 80027e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80027e8:	4a53      	ldr	r2, [pc, #332]	; (8002938 <HAL_GPIO_Init+0x2dc>)
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	089b      	lsrs	r3, r3, #2
 80027ee:	3302      	adds	r3, #2
 80027f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	f003 0303 	and.w	r3, r3, #3
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	220f      	movs	r2, #15
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	4013      	ands	r3, r2
 800280a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002812:	d019      	beq.n	8002848 <HAL_GPIO_Init+0x1ec>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a49      	ldr	r2, [pc, #292]	; (800293c <HAL_GPIO_Init+0x2e0>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d013      	beq.n	8002844 <HAL_GPIO_Init+0x1e8>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a48      	ldr	r2, [pc, #288]	; (8002940 <HAL_GPIO_Init+0x2e4>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d00d      	beq.n	8002840 <HAL_GPIO_Init+0x1e4>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a47      	ldr	r2, [pc, #284]	; (8002944 <HAL_GPIO_Init+0x2e8>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d007      	beq.n	800283c <HAL_GPIO_Init+0x1e0>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a46      	ldr	r2, [pc, #280]	; (8002948 <HAL_GPIO_Init+0x2ec>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d101      	bne.n	8002838 <HAL_GPIO_Init+0x1dc>
 8002834:	2304      	movs	r3, #4
 8002836:	e008      	b.n	800284a <HAL_GPIO_Init+0x1ee>
 8002838:	2305      	movs	r3, #5
 800283a:	e006      	b.n	800284a <HAL_GPIO_Init+0x1ee>
 800283c:	2303      	movs	r3, #3
 800283e:	e004      	b.n	800284a <HAL_GPIO_Init+0x1ee>
 8002840:	2302      	movs	r3, #2
 8002842:	e002      	b.n	800284a <HAL_GPIO_Init+0x1ee>
 8002844:	2301      	movs	r3, #1
 8002846:	e000      	b.n	800284a <HAL_GPIO_Init+0x1ee>
 8002848:	2300      	movs	r3, #0
 800284a:	697a      	ldr	r2, [r7, #20]
 800284c:	f002 0203 	and.w	r2, r2, #3
 8002850:	0092      	lsls	r2, r2, #2
 8002852:	4093      	lsls	r3, r2
 8002854:	693a      	ldr	r2, [r7, #16]
 8002856:	4313      	orrs	r3, r2
 8002858:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800285a:	4937      	ldr	r1, [pc, #220]	; (8002938 <HAL_GPIO_Init+0x2dc>)
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	089b      	lsrs	r3, r3, #2
 8002860:	3302      	adds	r3, #2
 8002862:	693a      	ldr	r2, [r7, #16]
 8002864:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002868:	4b38      	ldr	r3, [pc, #224]	; (800294c <HAL_GPIO_Init+0x2f0>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	43db      	mvns	r3, r3
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	4013      	ands	r3, r2
 8002876:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d003      	beq.n	800288c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002884:	693a      	ldr	r2, [r7, #16]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	4313      	orrs	r3, r2
 800288a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800288c:	4a2f      	ldr	r2, [pc, #188]	; (800294c <HAL_GPIO_Init+0x2f0>)
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002892:	4b2e      	ldr	r3, [pc, #184]	; (800294c <HAL_GPIO_Init+0x2f0>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	43db      	mvns	r3, r3
 800289c:	693a      	ldr	r2, [r7, #16]
 800289e:	4013      	ands	r3, r2
 80028a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d003      	beq.n	80028b6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80028b6:	4a25      	ldr	r2, [pc, #148]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028bc:	4b23      	ldr	r3, [pc, #140]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	43db      	mvns	r3, r3
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	4013      	ands	r3, r2
 80028ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d003      	beq.n	80028e0 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80028d8:	693a      	ldr	r2, [r7, #16]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	4313      	orrs	r3, r2
 80028de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80028e0:	4a1a      	ldr	r2, [pc, #104]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028e6:	4b19      	ldr	r3, [pc, #100]	; (800294c <HAL_GPIO_Init+0x2f0>)
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	43db      	mvns	r3, r3
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	4013      	ands	r3, r2
 80028f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	4313      	orrs	r3, r2
 8002908:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800290a:	4a10      	ldr	r2, [pc, #64]	; (800294c <HAL_GPIO_Init+0x2f0>)
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	3301      	adds	r3, #1
 8002914:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	fa22 f303 	lsr.w	r3, r2, r3
 8002920:	2b00      	cmp	r3, #0
 8002922:	f47f aea3 	bne.w	800266c <HAL_GPIO_Init+0x10>
  }
}
 8002926:	bf00      	nop
 8002928:	bf00      	nop
 800292a:	371c      	adds	r7, #28
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	40021000 	.word	0x40021000
 8002938:	40010000 	.word	0x40010000
 800293c:	48000400 	.word	0x48000400
 8002940:	48000800 	.word	0x48000800
 8002944:	48000c00 	.word	0x48000c00
 8002948:	48001000 	.word	0x48001000
 800294c:	40010400 	.word	0x40010400

08002950 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	460b      	mov	r3, r1
 800295a:	807b      	strh	r3, [r7, #2]
 800295c:	4613      	mov	r3, r2
 800295e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002960:	787b      	ldrb	r3, [r7, #1]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002966:	887a      	ldrh	r2, [r7, #2]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800296c:	e002      	b.n	8002974 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800296e:	887a      	ldrh	r2, [r7, #2]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002986:	af00      	add	r7, sp, #0
 8002988:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800298c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002990:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002992:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002996:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d102      	bne.n	80029a6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	f001 b823 	b.w	80039ec <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	f000 817d 	beq.w	8002cb6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80029bc:	4bbc      	ldr	r3, [pc, #752]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f003 030c 	and.w	r3, r3, #12
 80029c4:	2b04      	cmp	r3, #4
 80029c6:	d00c      	beq.n	80029e2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029c8:	4bb9      	ldr	r3, [pc, #740]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f003 030c 	and.w	r3, r3, #12
 80029d0:	2b08      	cmp	r3, #8
 80029d2:	d15c      	bne.n	8002a8e <HAL_RCC_OscConfig+0x10e>
 80029d4:	4bb6      	ldr	r3, [pc, #728]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029e0:	d155      	bne.n	8002a8e <HAL_RCC_OscConfig+0x10e>
 80029e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029e6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ea:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80029ee:	fa93 f3a3 	rbit	r3, r3
 80029f2:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80029f6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029fa:	fab3 f383 	clz	r3, r3
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	095b      	lsrs	r3, r3, #5
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	f043 0301 	orr.w	r3, r3, #1
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d102      	bne.n	8002a14 <HAL_RCC_OscConfig+0x94>
 8002a0e:	4ba8      	ldr	r3, [pc, #672]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	e015      	b.n	8002a40 <HAL_RCC_OscConfig+0xc0>
 8002a14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a18:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002a20:	fa93 f3a3 	rbit	r3, r3
 8002a24:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002a28:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a2c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002a30:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002a34:	fa93 f3a3 	rbit	r3, r3
 8002a38:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002a3c:	4b9c      	ldr	r3, [pc, #624]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a40:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a44:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002a48:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002a4c:	fa92 f2a2 	rbit	r2, r2
 8002a50:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002a54:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002a58:	fab2 f282 	clz	r2, r2
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	f042 0220 	orr.w	r2, r2, #32
 8002a62:	b2d2      	uxtb	r2, r2
 8002a64:	f002 021f 	and.w	r2, r2, #31
 8002a68:	2101      	movs	r1, #1
 8002a6a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a6e:	4013      	ands	r3, r2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	f000 811f 	beq.w	8002cb4 <HAL_RCC_OscConfig+0x334>
 8002a76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a7a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f040 8116 	bne.w	8002cb4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	f000 bfaf 	b.w	80039ec <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a9e:	d106      	bne.n	8002aae <HAL_RCC_OscConfig+0x12e>
 8002aa0:	4b83      	ldr	r3, [pc, #524]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a82      	ldr	r2, [pc, #520]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002aa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aaa:	6013      	str	r3, [r2, #0]
 8002aac:	e036      	b.n	8002b1c <HAL_RCC_OscConfig+0x19c>
 8002aae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ab2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10c      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x158>
 8002abe:	4b7c      	ldr	r3, [pc, #496]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a7b      	ldr	r2, [pc, #492]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002ac4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ac8:	6013      	str	r3, [r2, #0]
 8002aca:	4b79      	ldr	r3, [pc, #484]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a78      	ldr	r2, [pc, #480]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002ad0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ad4:	6013      	str	r3, [r2, #0]
 8002ad6:	e021      	b.n	8002b1c <HAL_RCC_OscConfig+0x19c>
 8002ad8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002adc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ae8:	d10c      	bne.n	8002b04 <HAL_RCC_OscConfig+0x184>
 8002aea:	4b71      	ldr	r3, [pc, #452]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a70      	ldr	r2, [pc, #448]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002af0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002af4:	6013      	str	r3, [r2, #0]
 8002af6:	4b6e      	ldr	r3, [pc, #440]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a6d      	ldr	r2, [pc, #436]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b00:	6013      	str	r3, [r2, #0]
 8002b02:	e00b      	b.n	8002b1c <HAL_RCC_OscConfig+0x19c>
 8002b04:	4b6a      	ldr	r3, [pc, #424]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a69      	ldr	r2, [pc, #420]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002b0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b0e:	6013      	str	r3, [r2, #0]
 8002b10:	4b67      	ldr	r3, [pc, #412]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a66      	ldr	r2, [pc, #408]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002b16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b1a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b1c:	4b64      	ldr	r3, [pc, #400]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b20:	f023 020f 	bic.w	r2, r3, #15
 8002b24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b28:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	495f      	ldr	r1, [pc, #380]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002b32:	4313      	orrs	r3, r2
 8002b34:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b3a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d059      	beq.n	8002bfa <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b46:	f7ff fc73 	bl	8002430 <HAL_GetTick>
 8002b4a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b4e:	e00a      	b.n	8002b66 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b50:	f7ff fc6e 	bl	8002430 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b64      	cmp	r3, #100	; 0x64
 8002b5e:	d902      	bls.n	8002b66 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	f000 bf43 	b.w	80039ec <HAL_RCC_OscConfig+0x106c>
 8002b66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b6a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002b72:	fa93 f3a3 	rbit	r3, r3
 8002b76:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002b7a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b7e:	fab3 f383 	clz	r3, r3
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	095b      	lsrs	r3, r3, #5
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	f043 0301 	orr.w	r3, r3, #1
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d102      	bne.n	8002b98 <HAL_RCC_OscConfig+0x218>
 8002b92:	4b47      	ldr	r3, [pc, #284]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	e015      	b.n	8002bc4 <HAL_RCC_OscConfig+0x244>
 8002b98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b9c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002ba4:	fa93 f3a3 	rbit	r3, r3
 8002ba8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002bac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bb0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002bb4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002bb8:	fa93 f3a3 	rbit	r3, r3
 8002bbc:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002bc0:	4b3b      	ldr	r3, [pc, #236]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002bc8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002bcc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002bd0:	fa92 f2a2 	rbit	r2, r2
 8002bd4:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002bd8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002bdc:	fab2 f282 	clz	r2, r2
 8002be0:	b2d2      	uxtb	r2, r2
 8002be2:	f042 0220 	orr.w	r2, r2, #32
 8002be6:	b2d2      	uxtb	r2, r2
 8002be8:	f002 021f 	and.w	r2, r2, #31
 8002bec:	2101      	movs	r1, #1
 8002bee:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d0ab      	beq.n	8002b50 <HAL_RCC_OscConfig+0x1d0>
 8002bf8:	e05d      	b.n	8002cb6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bfa:	f7ff fc19 	bl	8002430 <HAL_GetTick>
 8002bfe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c02:	e00a      	b.n	8002c1a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c04:	f7ff fc14 	bl	8002430 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b64      	cmp	r3, #100	; 0x64
 8002c12:	d902      	bls.n	8002c1a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	f000 bee9 	b.w	80039ec <HAL_RCC_OscConfig+0x106c>
 8002c1a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c1e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c22:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002c26:	fa93 f3a3 	rbit	r3, r3
 8002c2a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002c2e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c32:	fab3 f383 	clz	r3, r3
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	095b      	lsrs	r3, r3, #5
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	f043 0301 	orr.w	r3, r3, #1
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d102      	bne.n	8002c4c <HAL_RCC_OscConfig+0x2cc>
 8002c46:	4b1a      	ldr	r3, [pc, #104]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	e015      	b.n	8002c78 <HAL_RCC_OscConfig+0x2f8>
 8002c4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c50:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c54:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002c58:	fa93 f3a3 	rbit	r3, r3
 8002c5c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002c60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c64:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002c68:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002c6c:	fa93 f3a3 	rbit	r3, r3
 8002c70:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002c74:	4b0e      	ldr	r3, [pc, #56]	; (8002cb0 <HAL_RCC_OscConfig+0x330>)
 8002c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c78:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c7c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002c80:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002c84:	fa92 f2a2 	rbit	r2, r2
 8002c88:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002c8c:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002c90:	fab2 f282 	clz	r2, r2
 8002c94:	b2d2      	uxtb	r2, r2
 8002c96:	f042 0220 	orr.w	r2, r2, #32
 8002c9a:	b2d2      	uxtb	r2, r2
 8002c9c:	f002 021f 	and.w	r2, r2, #31
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d1ab      	bne.n	8002c04 <HAL_RCC_OscConfig+0x284>
 8002cac:	e003      	b.n	8002cb6 <HAL_RCC_OscConfig+0x336>
 8002cae:	bf00      	nop
 8002cb0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f000 817d 	beq.w	8002fc6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002ccc:	4ba6      	ldr	r3, [pc, #664]	; (8002f68 <HAL_RCC_OscConfig+0x5e8>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f003 030c 	and.w	r3, r3, #12
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00b      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002cd8:	4ba3      	ldr	r3, [pc, #652]	; (8002f68 <HAL_RCC_OscConfig+0x5e8>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f003 030c 	and.w	r3, r3, #12
 8002ce0:	2b08      	cmp	r3, #8
 8002ce2:	d172      	bne.n	8002dca <HAL_RCC_OscConfig+0x44a>
 8002ce4:	4ba0      	ldr	r3, [pc, #640]	; (8002f68 <HAL_RCC_OscConfig+0x5e8>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d16c      	bne.n	8002dca <HAL_RCC_OscConfig+0x44a>
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf6:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002cfa:	fa93 f3a3 	rbit	r3, r3
 8002cfe:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002d02:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d06:	fab3 f383 	clz	r3, r3
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	095b      	lsrs	r3, r3, #5
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d102      	bne.n	8002d20 <HAL_RCC_OscConfig+0x3a0>
 8002d1a:	4b93      	ldr	r3, [pc, #588]	; (8002f68 <HAL_RCC_OscConfig+0x5e8>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	e013      	b.n	8002d48 <HAL_RCC_OscConfig+0x3c8>
 8002d20:	2302      	movs	r3, #2
 8002d22:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d26:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002d2a:	fa93 f3a3 	rbit	r3, r3
 8002d2e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002d32:	2302      	movs	r3, #2
 8002d34:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002d38:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002d3c:	fa93 f3a3 	rbit	r3, r3
 8002d40:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002d44:	4b88      	ldr	r3, [pc, #544]	; (8002f68 <HAL_RCC_OscConfig+0x5e8>)
 8002d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d48:	2202      	movs	r2, #2
 8002d4a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002d4e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002d52:	fa92 f2a2 	rbit	r2, r2
 8002d56:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002d5a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002d5e:	fab2 f282 	clz	r2, r2
 8002d62:	b2d2      	uxtb	r2, r2
 8002d64:	f042 0220 	orr.w	r2, r2, #32
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	f002 021f 	and.w	r2, r2, #31
 8002d6e:	2101      	movs	r1, #1
 8002d70:	fa01 f202 	lsl.w	r2, r1, r2
 8002d74:	4013      	ands	r3, r2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d00a      	beq.n	8002d90 <HAL_RCC_OscConfig+0x410>
 8002d7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d002      	beq.n	8002d90 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	f000 be2e 	b.w	80039ec <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d90:	4b75      	ldr	r3, [pc, #468]	; (8002f68 <HAL_RCC_OscConfig+0x5e8>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d9c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	695b      	ldr	r3, [r3, #20]
 8002da4:	21f8      	movs	r1, #248	; 0xf8
 8002da6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002daa:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002dae:	fa91 f1a1 	rbit	r1, r1
 8002db2:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002db6:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002dba:	fab1 f181 	clz	r1, r1
 8002dbe:	b2c9      	uxtb	r1, r1
 8002dc0:	408b      	lsls	r3, r1
 8002dc2:	4969      	ldr	r1, [pc, #420]	; (8002f68 <HAL_RCC_OscConfig+0x5e8>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dc8:	e0fd      	b.n	8002fc6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002dca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f000 8088 	beq.w	8002eec <HAL_RCC_OscConfig+0x56c>
 8002ddc:	2301      	movs	r3, #1
 8002dde:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de2:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002de6:	fa93 f3a3 	rbit	r3, r3
 8002dea:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002dee:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002df2:	fab3 f383 	clz	r3, r3
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002dfc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	461a      	mov	r2, r3
 8002e04:	2301      	movs	r3, #1
 8002e06:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e08:	f7ff fb12 	bl	8002430 <HAL_GetTick>
 8002e0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e10:	e00a      	b.n	8002e28 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e12:	f7ff fb0d 	bl	8002430 <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d902      	bls.n	8002e28 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	f000 bde2 	b.w	80039ec <HAL_RCC_OscConfig+0x106c>
 8002e28:	2302      	movs	r3, #2
 8002e2a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002e32:	fa93 f3a3 	rbit	r3, r3
 8002e36:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002e3a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e3e:	fab3 f383 	clz	r3, r3
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	095b      	lsrs	r3, r3, #5
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d102      	bne.n	8002e58 <HAL_RCC_OscConfig+0x4d8>
 8002e52:	4b45      	ldr	r3, [pc, #276]	; (8002f68 <HAL_RCC_OscConfig+0x5e8>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	e013      	b.n	8002e80 <HAL_RCC_OscConfig+0x500>
 8002e58:	2302      	movs	r3, #2
 8002e5a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002e62:	fa93 f3a3 	rbit	r3, r3
 8002e66:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002e70:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002e74:	fa93 f3a3 	rbit	r3, r3
 8002e78:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002e7c:	4b3a      	ldr	r3, [pc, #232]	; (8002f68 <HAL_RCC_OscConfig+0x5e8>)
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e80:	2202      	movs	r2, #2
 8002e82:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002e86:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002e8a:	fa92 f2a2 	rbit	r2, r2
 8002e8e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002e92:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002e96:	fab2 f282 	clz	r2, r2
 8002e9a:	b2d2      	uxtb	r2, r2
 8002e9c:	f042 0220 	orr.w	r2, r2, #32
 8002ea0:	b2d2      	uxtb	r2, r2
 8002ea2:	f002 021f 	and.w	r2, r2, #31
 8002ea6:	2101      	movs	r1, #1
 8002ea8:	fa01 f202 	lsl.w	r2, r1, r2
 8002eac:	4013      	ands	r3, r2
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d0af      	beq.n	8002e12 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb2:	4b2d      	ldr	r3, [pc, #180]	; (8002f68 <HAL_RCC_OscConfig+0x5e8>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002eba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ebe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	695b      	ldr	r3, [r3, #20]
 8002ec6:	21f8      	movs	r1, #248	; 0xf8
 8002ec8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ecc:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002ed0:	fa91 f1a1 	rbit	r1, r1
 8002ed4:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002ed8:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002edc:	fab1 f181 	clz	r1, r1
 8002ee0:	b2c9      	uxtb	r1, r1
 8002ee2:	408b      	lsls	r3, r1
 8002ee4:	4920      	ldr	r1, [pc, #128]	; (8002f68 <HAL_RCC_OscConfig+0x5e8>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	600b      	str	r3, [r1, #0]
 8002eea:	e06c      	b.n	8002fc6 <HAL_RCC_OscConfig+0x646>
 8002eec:	2301      	movs	r3, #1
 8002eee:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002ef6:	fa93 f3a3 	rbit	r3, r3
 8002efa:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002efe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f02:	fab3 f383 	clz	r3, r3
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f0c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	461a      	mov	r2, r3
 8002f14:	2300      	movs	r3, #0
 8002f16:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f18:	f7ff fa8a 	bl	8002430 <HAL_GetTick>
 8002f1c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f20:	e00a      	b.n	8002f38 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f22:	f7ff fa85 	bl	8002430 <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d902      	bls.n	8002f38 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	f000 bd5a 	b.w	80039ec <HAL_RCC_OscConfig+0x106c>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002f42:	fa93 f3a3 	rbit	r3, r3
 8002f46:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002f4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f4e:	fab3 f383 	clz	r3, r3
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	095b      	lsrs	r3, r3, #5
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	f043 0301 	orr.w	r3, r3, #1
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d104      	bne.n	8002f6c <HAL_RCC_OscConfig+0x5ec>
 8002f62:	4b01      	ldr	r3, [pc, #4]	; (8002f68 <HAL_RCC_OscConfig+0x5e8>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	e015      	b.n	8002f94 <HAL_RCC_OscConfig+0x614>
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f72:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002f76:	fa93 f3a3 	rbit	r3, r3
 8002f7a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002f7e:	2302      	movs	r3, #2
 8002f80:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002f84:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002f88:	fa93 f3a3 	rbit	r3, r3
 8002f8c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002f90:	4bc8      	ldr	r3, [pc, #800]	; (80032b4 <HAL_RCC_OscConfig+0x934>)
 8002f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f94:	2202      	movs	r2, #2
 8002f96:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002f9a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002f9e:	fa92 f2a2 	rbit	r2, r2
 8002fa2:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002fa6:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002faa:	fab2 f282 	clz	r2, r2
 8002fae:	b2d2      	uxtb	r2, r2
 8002fb0:	f042 0220 	orr.w	r2, r2, #32
 8002fb4:	b2d2      	uxtb	r2, r2
 8002fb6:	f002 021f 	and.w	r2, r2, #31
 8002fba:	2101      	movs	r1, #1
 8002fbc:	fa01 f202 	lsl.w	r2, r1, r2
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1ad      	bne.n	8002f22 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	f000 8110 	beq.w	80031fc <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d079      	beq.n	80030e0 <HAL_RCC_OscConfig+0x760>
 8002fec:	2301      	movs	r3, #1
 8002fee:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002ff6:	fa93 f3a3 	rbit	r3, r3
 8002ffa:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002ffe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003002:	fab3 f383 	clz	r3, r3
 8003006:	b2db      	uxtb	r3, r3
 8003008:	461a      	mov	r2, r3
 800300a:	4bab      	ldr	r3, [pc, #684]	; (80032b8 <HAL_RCC_OscConfig+0x938>)
 800300c:	4413      	add	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	461a      	mov	r2, r3
 8003012:	2301      	movs	r3, #1
 8003014:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003016:	f7ff fa0b 	bl	8002430 <HAL_GetTick>
 800301a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800301e:	e00a      	b.n	8003036 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003020:	f7ff fa06 	bl	8002430 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	2b02      	cmp	r3, #2
 800302e:	d902      	bls.n	8003036 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	f000 bcdb 	b.w	80039ec <HAL_RCC_OscConfig+0x106c>
 8003036:	2302      	movs	r3, #2
 8003038:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003040:	fa93 f3a3 	rbit	r3, r3
 8003044:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003048:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800304c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8003050:	2202      	movs	r2, #2
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003058:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	fa93 f2a3 	rbit	r2, r3
 8003062:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003066:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800306a:	601a      	str	r2, [r3, #0]
 800306c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003070:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003074:	2202      	movs	r2, #2
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800307c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	fa93 f2a3 	rbit	r2, r3
 8003086:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800308a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800308e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003090:	4b88      	ldr	r3, [pc, #544]	; (80032b4 <HAL_RCC_OscConfig+0x934>)
 8003092:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003094:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003098:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800309c:	2102      	movs	r1, #2
 800309e:	6019      	str	r1, [r3, #0]
 80030a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030a4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	fa93 f1a3 	rbit	r1, r3
 80030ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030b2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80030b6:	6019      	str	r1, [r3, #0]
  return result;
 80030b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030bc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	fab3 f383 	clz	r3, r3
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	f003 031f 	and.w	r3, r3, #31
 80030d2:	2101      	movs	r1, #1
 80030d4:	fa01 f303 	lsl.w	r3, r1, r3
 80030d8:	4013      	ands	r3, r2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d0a0      	beq.n	8003020 <HAL_RCC_OscConfig+0x6a0>
 80030de:	e08d      	b.n	80031fc <HAL_RCC_OscConfig+0x87c>
 80030e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030e4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80030e8:	2201      	movs	r2, #1
 80030ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030f0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	fa93 f2a3 	rbit	r2, r3
 80030fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030fe:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003102:	601a      	str	r2, [r3, #0]
  return result;
 8003104:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003108:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800310c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800310e:	fab3 f383 	clz	r3, r3
 8003112:	b2db      	uxtb	r3, r3
 8003114:	461a      	mov	r2, r3
 8003116:	4b68      	ldr	r3, [pc, #416]	; (80032b8 <HAL_RCC_OscConfig+0x938>)
 8003118:	4413      	add	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	461a      	mov	r2, r3
 800311e:	2300      	movs	r3, #0
 8003120:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003122:	f7ff f985 	bl	8002430 <HAL_GetTick>
 8003126:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800312a:	e00a      	b.n	8003142 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800312c:	f7ff f980 	bl	8002430 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d902      	bls.n	8003142 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	f000 bc55 	b.w	80039ec <HAL_RCC_OscConfig+0x106c>
 8003142:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003146:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800314a:	2202      	movs	r2, #2
 800314c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003152:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	fa93 f2a3 	rbit	r2, r3
 800315c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003160:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003164:	601a      	str	r2, [r3, #0]
 8003166:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800316a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800316e:	2202      	movs	r2, #2
 8003170:	601a      	str	r2, [r3, #0]
 8003172:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003176:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	fa93 f2a3 	rbit	r2, r3
 8003180:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003184:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003188:	601a      	str	r2, [r3, #0]
 800318a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800318e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003192:	2202      	movs	r2, #2
 8003194:	601a      	str	r2, [r3, #0]
 8003196:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800319a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	fa93 f2a3 	rbit	r2, r3
 80031a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031a8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80031ac:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031ae:	4b41      	ldr	r3, [pc, #260]	; (80032b4 <HAL_RCC_OscConfig+0x934>)
 80031b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031b6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80031ba:	2102      	movs	r1, #2
 80031bc:	6019      	str	r1, [r3, #0]
 80031be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031c2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	fa93 f1a3 	rbit	r1, r3
 80031cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031d0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80031d4:	6019      	str	r1, [r3, #0]
  return result;
 80031d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031da:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	fab3 f383 	clz	r3, r3
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	f003 031f 	and.w	r3, r3, #31
 80031f0:	2101      	movs	r1, #1
 80031f2:	fa01 f303 	lsl.w	r3, r1, r3
 80031f6:	4013      	ands	r3, r2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d197      	bne.n	800312c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003200:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0304 	and.w	r3, r3, #4
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 81a1 	beq.w	8003554 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003212:	2300      	movs	r3, #0
 8003214:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003218:	4b26      	ldr	r3, [pc, #152]	; (80032b4 <HAL_RCC_OscConfig+0x934>)
 800321a:	69db      	ldr	r3, [r3, #28]
 800321c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d116      	bne.n	8003252 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003224:	4b23      	ldr	r3, [pc, #140]	; (80032b4 <HAL_RCC_OscConfig+0x934>)
 8003226:	69db      	ldr	r3, [r3, #28]
 8003228:	4a22      	ldr	r2, [pc, #136]	; (80032b4 <HAL_RCC_OscConfig+0x934>)
 800322a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800322e:	61d3      	str	r3, [r2, #28]
 8003230:	4b20      	ldr	r3, [pc, #128]	; (80032b4 <HAL_RCC_OscConfig+0x934>)
 8003232:	69db      	ldr	r3, [r3, #28]
 8003234:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003238:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800323c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003246:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800324a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800324c:	2301      	movs	r3, #1
 800324e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003252:	4b1a      	ldr	r3, [pc, #104]	; (80032bc <HAL_RCC_OscConfig+0x93c>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800325a:	2b00      	cmp	r3, #0
 800325c:	d11a      	bne.n	8003294 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800325e:	4b17      	ldr	r3, [pc, #92]	; (80032bc <HAL_RCC_OscConfig+0x93c>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a16      	ldr	r2, [pc, #88]	; (80032bc <HAL_RCC_OscConfig+0x93c>)
 8003264:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003268:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800326a:	f7ff f8e1 	bl	8002430 <HAL_GetTick>
 800326e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003272:	e009      	b.n	8003288 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003274:	f7ff f8dc 	bl	8002430 <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b64      	cmp	r3, #100	; 0x64
 8003282:	d901      	bls.n	8003288 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e3b1      	b.n	80039ec <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003288:	4b0c      	ldr	r3, [pc, #48]	; (80032bc <HAL_RCC_OscConfig+0x93c>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003290:	2b00      	cmp	r3, #0
 8003292:	d0ef      	beq.n	8003274 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003294:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003298:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d10d      	bne.n	80032c0 <HAL_RCC_OscConfig+0x940>
 80032a4:	4b03      	ldr	r3, [pc, #12]	; (80032b4 <HAL_RCC_OscConfig+0x934>)
 80032a6:	6a1b      	ldr	r3, [r3, #32]
 80032a8:	4a02      	ldr	r2, [pc, #8]	; (80032b4 <HAL_RCC_OscConfig+0x934>)
 80032aa:	f043 0301 	orr.w	r3, r3, #1
 80032ae:	6213      	str	r3, [r2, #32]
 80032b0:	e03c      	b.n	800332c <HAL_RCC_OscConfig+0x9ac>
 80032b2:	bf00      	nop
 80032b4:	40021000 	.word	0x40021000
 80032b8:	10908120 	.word	0x10908120
 80032bc:	40007000 	.word	0x40007000
 80032c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d10c      	bne.n	80032ea <HAL_RCC_OscConfig+0x96a>
 80032d0:	4bc1      	ldr	r3, [pc, #772]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 80032d2:	6a1b      	ldr	r3, [r3, #32]
 80032d4:	4ac0      	ldr	r2, [pc, #768]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 80032d6:	f023 0301 	bic.w	r3, r3, #1
 80032da:	6213      	str	r3, [r2, #32]
 80032dc:	4bbe      	ldr	r3, [pc, #760]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	4abd      	ldr	r2, [pc, #756]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 80032e2:	f023 0304 	bic.w	r3, r3, #4
 80032e6:	6213      	str	r3, [r2, #32]
 80032e8:	e020      	b.n	800332c <HAL_RCC_OscConfig+0x9ac>
 80032ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	2b05      	cmp	r3, #5
 80032f8:	d10c      	bne.n	8003314 <HAL_RCC_OscConfig+0x994>
 80032fa:	4bb7      	ldr	r3, [pc, #732]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 80032fc:	6a1b      	ldr	r3, [r3, #32]
 80032fe:	4ab6      	ldr	r2, [pc, #728]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 8003300:	f043 0304 	orr.w	r3, r3, #4
 8003304:	6213      	str	r3, [r2, #32]
 8003306:	4bb4      	ldr	r3, [pc, #720]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	4ab3      	ldr	r2, [pc, #716]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 800330c:	f043 0301 	orr.w	r3, r3, #1
 8003310:	6213      	str	r3, [r2, #32]
 8003312:	e00b      	b.n	800332c <HAL_RCC_OscConfig+0x9ac>
 8003314:	4bb0      	ldr	r3, [pc, #704]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 8003316:	6a1b      	ldr	r3, [r3, #32]
 8003318:	4aaf      	ldr	r2, [pc, #700]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 800331a:	f023 0301 	bic.w	r3, r3, #1
 800331e:	6213      	str	r3, [r2, #32]
 8003320:	4bad      	ldr	r3, [pc, #692]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	4aac      	ldr	r2, [pc, #688]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 8003326:	f023 0304 	bic.w	r3, r3, #4
 800332a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800332c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003330:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	2b00      	cmp	r3, #0
 800333a:	f000 8081 	beq.w	8003440 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800333e:	f7ff f877 	bl	8002430 <HAL_GetTick>
 8003342:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003346:	e00b      	b.n	8003360 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003348:	f7ff f872 	bl	8002430 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	f241 3288 	movw	r2, #5000	; 0x1388
 8003358:	4293      	cmp	r3, r2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e345      	b.n	80039ec <HAL_RCC_OscConfig+0x106c>
 8003360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003364:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003368:	2202      	movs	r2, #2
 800336a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800336c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003370:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	fa93 f2a3 	rbit	r2, r3
 800337a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800337e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003382:	601a      	str	r2, [r3, #0]
 8003384:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003388:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800338c:	2202      	movs	r2, #2
 800338e:	601a      	str	r2, [r3, #0]
 8003390:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003394:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	fa93 f2a3 	rbit	r2, r3
 800339e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033a2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80033a6:	601a      	str	r2, [r3, #0]
  return result;
 80033a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ac:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80033b0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033b2:	fab3 f383 	clz	r3, r3
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	095b      	lsrs	r3, r3, #5
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	f043 0302 	orr.w	r3, r3, #2
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d102      	bne.n	80033cc <HAL_RCC_OscConfig+0xa4c>
 80033c6:	4b84      	ldr	r3, [pc, #528]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 80033c8:	6a1b      	ldr	r3, [r3, #32]
 80033ca:	e013      	b.n	80033f4 <HAL_RCC_OscConfig+0xa74>
 80033cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80033d4:	2202      	movs	r2, #2
 80033d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033dc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	fa93 f2a3 	rbit	r2, r3
 80033e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ea:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80033ee:	601a      	str	r2, [r3, #0]
 80033f0:	4b79      	ldr	r3, [pc, #484]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 80033f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033f8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80033fc:	2102      	movs	r1, #2
 80033fe:	6011      	str	r1, [r2, #0]
 8003400:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003404:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003408:	6812      	ldr	r2, [r2, #0]
 800340a:	fa92 f1a2 	rbit	r1, r2
 800340e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003412:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003416:	6011      	str	r1, [r2, #0]
  return result;
 8003418:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800341c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003420:	6812      	ldr	r2, [r2, #0]
 8003422:	fab2 f282 	clz	r2, r2
 8003426:	b2d2      	uxtb	r2, r2
 8003428:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800342c:	b2d2      	uxtb	r2, r2
 800342e:	f002 021f 	and.w	r2, r2, #31
 8003432:	2101      	movs	r1, #1
 8003434:	fa01 f202 	lsl.w	r2, r1, r2
 8003438:	4013      	ands	r3, r2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d084      	beq.n	8003348 <HAL_RCC_OscConfig+0x9c8>
 800343e:	e07f      	b.n	8003540 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003440:	f7fe fff6 	bl	8002430 <HAL_GetTick>
 8003444:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003448:	e00b      	b.n	8003462 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800344a:	f7fe fff1 	bl	8002430 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	f241 3288 	movw	r2, #5000	; 0x1388
 800345a:	4293      	cmp	r3, r2
 800345c:	d901      	bls.n	8003462 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e2c4      	b.n	80039ec <HAL_RCC_OscConfig+0x106c>
 8003462:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003466:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800346a:	2202      	movs	r2, #2
 800346c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800346e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003472:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	fa93 f2a3 	rbit	r2, r3
 800347c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003480:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003484:	601a      	str	r2, [r3, #0]
 8003486:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800348a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800348e:	2202      	movs	r2, #2
 8003490:	601a      	str	r2, [r3, #0]
 8003492:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003496:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	fa93 f2a3 	rbit	r2, r3
 80034a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034a4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80034a8:	601a      	str	r2, [r3, #0]
  return result;
 80034aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ae:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80034b2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034b4:	fab3 f383 	clz	r3, r3
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	095b      	lsrs	r3, r3, #5
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	f043 0302 	orr.w	r3, r3, #2
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d102      	bne.n	80034ce <HAL_RCC_OscConfig+0xb4e>
 80034c8:	4b43      	ldr	r3, [pc, #268]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 80034ca:	6a1b      	ldr	r3, [r3, #32]
 80034cc:	e013      	b.n	80034f6 <HAL_RCC_OscConfig+0xb76>
 80034ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034d2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80034d6:	2202      	movs	r2, #2
 80034d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034de:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	fa93 f2a3 	rbit	r2, r3
 80034e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034ec:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80034f0:	601a      	str	r2, [r3, #0]
 80034f2:	4b39      	ldr	r3, [pc, #228]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 80034f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034fa:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80034fe:	2102      	movs	r1, #2
 8003500:	6011      	str	r1, [r2, #0]
 8003502:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003506:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800350a:	6812      	ldr	r2, [r2, #0]
 800350c:	fa92 f1a2 	rbit	r1, r2
 8003510:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003514:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003518:	6011      	str	r1, [r2, #0]
  return result;
 800351a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800351e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003522:	6812      	ldr	r2, [r2, #0]
 8003524:	fab2 f282 	clz	r2, r2
 8003528:	b2d2      	uxtb	r2, r2
 800352a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	f002 021f 	and.w	r2, r2, #31
 8003534:	2101      	movs	r1, #1
 8003536:	fa01 f202 	lsl.w	r2, r1, r2
 800353a:	4013      	ands	r3, r2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d184      	bne.n	800344a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003540:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003544:	2b01      	cmp	r3, #1
 8003546:	d105      	bne.n	8003554 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003548:	4b23      	ldr	r3, [pc, #140]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 800354a:	69db      	ldr	r3, [r3, #28]
 800354c:	4a22      	ldr	r2, [pc, #136]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 800354e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003552:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003554:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003558:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	69db      	ldr	r3, [r3, #28]
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 8242 	beq.w	80039ea <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003566:	4b1c      	ldr	r3, [pc, #112]	; (80035d8 <HAL_RCC_OscConfig+0xc58>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f003 030c 	and.w	r3, r3, #12
 800356e:	2b08      	cmp	r3, #8
 8003570:	f000 8213 	beq.w	800399a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003574:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003578:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	69db      	ldr	r3, [r3, #28]
 8003580:	2b02      	cmp	r3, #2
 8003582:	f040 8162 	bne.w	800384a <HAL_RCC_OscConfig+0xeca>
 8003586:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800358a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800358e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003592:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003594:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003598:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	fa93 f2a3 	rbit	r2, r3
 80035a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035a6:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80035aa:	601a      	str	r2, [r3, #0]
  return result;
 80035ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035b0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80035b4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035b6:	fab3 f383 	clz	r3, r3
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80035c0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	461a      	mov	r2, r3
 80035c8:	2300      	movs	r3, #0
 80035ca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035cc:	f7fe ff30 	bl	8002430 <HAL_GetTick>
 80035d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035d4:	e00c      	b.n	80035f0 <HAL_RCC_OscConfig+0xc70>
 80035d6:	bf00      	nop
 80035d8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035dc:	f7fe ff28 	bl	8002430 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d901      	bls.n	80035f0 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e1fd      	b.n	80039ec <HAL_RCC_OscConfig+0x106c>
 80035f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035f4:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80035f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003602:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	fa93 f2a3 	rbit	r2, r3
 800360c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003610:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003614:	601a      	str	r2, [r3, #0]
  return result;
 8003616:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800361a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800361e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003620:	fab3 f383 	clz	r3, r3
 8003624:	b2db      	uxtb	r3, r3
 8003626:	095b      	lsrs	r3, r3, #5
 8003628:	b2db      	uxtb	r3, r3
 800362a:	f043 0301 	orr.w	r3, r3, #1
 800362e:	b2db      	uxtb	r3, r3
 8003630:	2b01      	cmp	r3, #1
 8003632:	d102      	bne.n	800363a <HAL_RCC_OscConfig+0xcba>
 8003634:	4bb0      	ldr	r3, [pc, #704]	; (80038f8 <HAL_RCC_OscConfig+0xf78>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	e027      	b.n	800368a <HAL_RCC_OscConfig+0xd0a>
 800363a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800363e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003642:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003646:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003648:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800364c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	fa93 f2a3 	rbit	r2, r3
 8003656:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800365a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003664:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003668:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800366c:	601a      	str	r2, [r3, #0]
 800366e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003672:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	fa93 f2a3 	rbit	r2, r3
 800367c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003680:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	4b9c      	ldr	r3, [pc, #624]	; (80038f8 <HAL_RCC_OscConfig+0xf78>)
 8003688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800368a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800368e:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003692:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003696:	6011      	str	r1, [r2, #0]
 8003698:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800369c:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80036a0:	6812      	ldr	r2, [r2, #0]
 80036a2:	fa92 f1a2 	rbit	r1, r2
 80036a6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80036aa:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80036ae:	6011      	str	r1, [r2, #0]
  return result;
 80036b0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80036b4:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80036b8:	6812      	ldr	r2, [r2, #0]
 80036ba:	fab2 f282 	clz	r2, r2
 80036be:	b2d2      	uxtb	r2, r2
 80036c0:	f042 0220 	orr.w	r2, r2, #32
 80036c4:	b2d2      	uxtb	r2, r2
 80036c6:	f002 021f 	and.w	r2, r2, #31
 80036ca:	2101      	movs	r1, #1
 80036cc:	fa01 f202 	lsl.w	r2, r1, r2
 80036d0:	4013      	ands	r3, r2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d182      	bne.n	80035dc <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036d6:	4b88      	ldr	r3, [pc, #544]	; (80038f8 <HAL_RCC_OscConfig+0xf78>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80036de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80036ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6a1b      	ldr	r3, [r3, #32]
 80036f6:	430b      	orrs	r3, r1
 80036f8:	497f      	ldr	r1, [pc, #508]	; (80038f8 <HAL_RCC_OscConfig+0xf78>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	604b      	str	r3, [r1, #4]
 80036fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003702:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003706:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800370a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800370c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003710:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	fa93 f2a3 	rbit	r2, r3
 800371a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800371e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003722:	601a      	str	r2, [r3, #0]
  return result;
 8003724:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003728:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800372c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800372e:	fab3 f383 	clz	r3, r3
 8003732:	b2db      	uxtb	r3, r3
 8003734:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003738:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	461a      	mov	r2, r3
 8003740:	2301      	movs	r3, #1
 8003742:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003744:	f7fe fe74 	bl	8002430 <HAL_GetTick>
 8003748:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800374c:	e009      	b.n	8003762 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800374e:	f7fe fe6f 	bl	8002430 <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b02      	cmp	r3, #2
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e144      	b.n	80039ec <HAL_RCC_OscConfig+0x106c>
 8003762:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003766:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800376a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800376e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003770:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003774:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	fa93 f2a3 	rbit	r2, r3
 800377e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003782:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003786:	601a      	str	r2, [r3, #0]
  return result;
 8003788:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800378c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003790:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003792:	fab3 f383 	clz	r3, r3
 8003796:	b2db      	uxtb	r3, r3
 8003798:	095b      	lsrs	r3, r3, #5
 800379a:	b2db      	uxtb	r3, r3
 800379c:	f043 0301 	orr.w	r3, r3, #1
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d102      	bne.n	80037ac <HAL_RCC_OscConfig+0xe2c>
 80037a6:	4b54      	ldr	r3, [pc, #336]	; (80038f8 <HAL_RCC_OscConfig+0xf78>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	e027      	b.n	80037fc <HAL_RCC_OscConfig+0xe7c>
 80037ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037b0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80037b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037be:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	fa93 f2a3 	rbit	r2, r3
 80037c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037cc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037d6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80037da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037de:	601a      	str	r2, [r3, #0]
 80037e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037e4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	fa93 f2a3 	rbit	r2, r3
 80037ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037f2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80037f6:	601a      	str	r2, [r3, #0]
 80037f8:	4b3f      	ldr	r3, [pc, #252]	; (80038f8 <HAL_RCC_OscConfig+0xf78>)
 80037fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003800:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003804:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003808:	6011      	str	r1, [r2, #0]
 800380a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800380e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003812:	6812      	ldr	r2, [r2, #0]
 8003814:	fa92 f1a2 	rbit	r1, r2
 8003818:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800381c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003820:	6011      	str	r1, [r2, #0]
  return result;
 8003822:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003826:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800382a:	6812      	ldr	r2, [r2, #0]
 800382c:	fab2 f282 	clz	r2, r2
 8003830:	b2d2      	uxtb	r2, r2
 8003832:	f042 0220 	orr.w	r2, r2, #32
 8003836:	b2d2      	uxtb	r2, r2
 8003838:	f002 021f 	and.w	r2, r2, #31
 800383c:	2101      	movs	r1, #1
 800383e:	fa01 f202 	lsl.w	r2, r1, r2
 8003842:	4013      	ands	r3, r2
 8003844:	2b00      	cmp	r3, #0
 8003846:	d082      	beq.n	800374e <HAL_RCC_OscConfig+0xdce>
 8003848:	e0cf      	b.n	80039ea <HAL_RCC_OscConfig+0x106a>
 800384a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800384e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003852:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003856:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003858:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800385c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	fa93 f2a3 	rbit	r2, r3
 8003866:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800386a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800386e:	601a      	str	r2, [r3, #0]
  return result;
 8003870:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003874:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003878:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800387a:	fab3 f383 	clz	r3, r3
 800387e:	b2db      	uxtb	r3, r3
 8003880:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003884:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	461a      	mov	r2, r3
 800388c:	2300      	movs	r3, #0
 800388e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003890:	f7fe fdce 	bl	8002430 <HAL_GetTick>
 8003894:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003898:	e009      	b.n	80038ae <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800389a:	f7fe fdc9 	bl	8002430 <HAL_GetTick>
 800389e:	4602      	mov	r2, r0
 80038a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d901      	bls.n	80038ae <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e09e      	b.n	80039ec <HAL_RCC_OscConfig+0x106c>
 80038ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038b2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80038b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80038ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038c0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	fa93 f2a3 	rbit	r2, r3
 80038ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ce:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80038d2:	601a      	str	r2, [r3, #0]
  return result;
 80038d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038d8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80038dc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038de:	fab3 f383 	clz	r3, r3
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	095b      	lsrs	r3, r3, #5
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	f043 0301 	orr.w	r3, r3, #1
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d104      	bne.n	80038fc <HAL_RCC_OscConfig+0xf7c>
 80038f2:	4b01      	ldr	r3, [pc, #4]	; (80038f8 <HAL_RCC_OscConfig+0xf78>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	e029      	b.n	800394c <HAL_RCC_OscConfig+0xfcc>
 80038f8:	40021000 	.word	0x40021000
 80038fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003900:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003904:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003908:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800390e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	fa93 f2a3 	rbit	r2, r3
 8003918:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800391c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003926:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800392a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003934:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	fa93 f2a3 	rbit	r2, r3
 800393e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003942:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003946:	601a      	str	r2, [r3, #0]
 8003948:	4b2b      	ldr	r3, [pc, #172]	; (80039f8 <HAL_RCC_OscConfig+0x1078>)
 800394a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003950:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003954:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003958:	6011      	str	r1, [r2, #0]
 800395a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800395e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003962:	6812      	ldr	r2, [r2, #0]
 8003964:	fa92 f1a2 	rbit	r1, r2
 8003968:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800396c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003970:	6011      	str	r1, [r2, #0]
  return result;
 8003972:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003976:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800397a:	6812      	ldr	r2, [r2, #0]
 800397c:	fab2 f282 	clz	r2, r2
 8003980:	b2d2      	uxtb	r2, r2
 8003982:	f042 0220 	orr.w	r2, r2, #32
 8003986:	b2d2      	uxtb	r2, r2
 8003988:	f002 021f 	and.w	r2, r2, #31
 800398c:	2101      	movs	r1, #1
 800398e:	fa01 f202 	lsl.w	r2, r1, r2
 8003992:	4013      	ands	r3, r2
 8003994:	2b00      	cmp	r3, #0
 8003996:	d180      	bne.n	800389a <HAL_RCC_OscConfig+0xf1a>
 8003998:	e027      	b.n	80039ea <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800399a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800399e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	69db      	ldr	r3, [r3, #28]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d101      	bne.n	80039ae <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e01e      	b.n	80039ec <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80039ae:	4b12      	ldr	r3, [pc, #72]	; (80039f8 <HAL_RCC_OscConfig+0x1078>)
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80039b6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80039ba:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80039be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d10b      	bne.n	80039e6 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80039ce:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80039d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80039d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80039da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d001      	beq.n	80039ea <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e000      	b.n	80039ec <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80039ea:	2300      	movs	r3, #0
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	40021000 	.word	0x40021000

080039fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b09e      	sub	sp, #120	; 0x78
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003a06:	2300      	movs	r3, #0
 8003a08:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d101      	bne.n	8003a14 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e162      	b.n	8003cda <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a14:	4b90      	ldr	r3, [pc, #576]	; (8003c58 <HAL_RCC_ClockConfig+0x25c>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0307 	and.w	r3, r3, #7
 8003a1c:	683a      	ldr	r2, [r7, #0]
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d910      	bls.n	8003a44 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a22:	4b8d      	ldr	r3, [pc, #564]	; (8003c58 <HAL_RCC_ClockConfig+0x25c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f023 0207 	bic.w	r2, r3, #7
 8003a2a:	498b      	ldr	r1, [pc, #556]	; (8003c58 <HAL_RCC_ClockConfig+0x25c>)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a32:	4b89      	ldr	r3, [pc, #548]	; (8003c58 <HAL_RCC_ClockConfig+0x25c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0307 	and.w	r3, r3, #7
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d001      	beq.n	8003a44 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e14a      	b.n	8003cda <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d008      	beq.n	8003a62 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a50:	4b82      	ldr	r3, [pc, #520]	; (8003c5c <HAL_RCC_ClockConfig+0x260>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	497f      	ldr	r1, [pc, #508]	; (8003c5c <HAL_RCC_ClockConfig+0x260>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	f000 80dc 	beq.w	8003c28 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d13c      	bne.n	8003af2 <HAL_RCC_ClockConfig+0xf6>
 8003a78:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a7c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a80:	fa93 f3a3 	rbit	r3, r3
 8003a84:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003a86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a88:	fab3 f383 	clz	r3, r3
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	095b      	lsrs	r3, r3, #5
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	f043 0301 	orr.w	r3, r3, #1
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d102      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xa6>
 8003a9c:	4b6f      	ldr	r3, [pc, #444]	; (8003c5c <HAL_RCC_ClockConfig+0x260>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	e00f      	b.n	8003ac2 <HAL_RCC_ClockConfig+0xc6>
 8003aa2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003aa6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003aaa:	fa93 f3a3 	rbit	r3, r3
 8003aae:	667b      	str	r3, [r7, #100]	; 0x64
 8003ab0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ab4:	663b      	str	r3, [r7, #96]	; 0x60
 8003ab6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ab8:	fa93 f3a3 	rbit	r3, r3
 8003abc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003abe:	4b67      	ldr	r3, [pc, #412]	; (8003c5c <HAL_RCC_ClockConfig+0x260>)
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003ac6:	65ba      	str	r2, [r7, #88]	; 0x58
 8003ac8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003aca:	fa92 f2a2 	rbit	r2, r2
 8003ace:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003ad0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003ad2:	fab2 f282 	clz	r2, r2
 8003ad6:	b2d2      	uxtb	r2, r2
 8003ad8:	f042 0220 	orr.w	r2, r2, #32
 8003adc:	b2d2      	uxtb	r2, r2
 8003ade:	f002 021f 	and.w	r2, r2, #31
 8003ae2:	2101      	movs	r1, #1
 8003ae4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ae8:	4013      	ands	r3, r2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d17b      	bne.n	8003be6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e0f3      	b.n	8003cda <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d13c      	bne.n	8003b74 <HAL_RCC_ClockConfig+0x178>
 8003afa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003afe:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003b02:	fa93 f3a3 	rbit	r3, r3
 8003b06:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003b08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b0a:	fab3 f383 	clz	r3, r3
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	095b      	lsrs	r3, r3, #5
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	f043 0301 	orr.w	r3, r3, #1
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d102      	bne.n	8003b24 <HAL_RCC_ClockConfig+0x128>
 8003b1e:	4b4f      	ldr	r3, [pc, #316]	; (8003c5c <HAL_RCC_ClockConfig+0x260>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	e00f      	b.n	8003b44 <HAL_RCC_ClockConfig+0x148>
 8003b24:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b28:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b2c:	fa93 f3a3 	rbit	r3, r3
 8003b30:	647b      	str	r3, [r7, #68]	; 0x44
 8003b32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b36:	643b      	str	r3, [r7, #64]	; 0x40
 8003b38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b3a:	fa93 f3a3 	rbit	r3, r3
 8003b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b40:	4b46      	ldr	r3, [pc, #280]	; (8003c5c <HAL_RCC_ClockConfig+0x260>)
 8003b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b44:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b48:	63ba      	str	r2, [r7, #56]	; 0x38
 8003b4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b4c:	fa92 f2a2 	rbit	r2, r2
 8003b50:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003b52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b54:	fab2 f282 	clz	r2, r2
 8003b58:	b2d2      	uxtb	r2, r2
 8003b5a:	f042 0220 	orr.w	r2, r2, #32
 8003b5e:	b2d2      	uxtb	r2, r2
 8003b60:	f002 021f 	and.w	r2, r2, #31
 8003b64:	2101      	movs	r1, #1
 8003b66:	fa01 f202 	lsl.w	r2, r1, r2
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d13a      	bne.n	8003be6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e0b2      	b.n	8003cda <HAL_RCC_ClockConfig+0x2de>
 8003b74:	2302      	movs	r3, #2
 8003b76:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b7a:	fa93 f3a3 	rbit	r3, r3
 8003b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b82:	fab3 f383 	clz	r3, r3
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	095b      	lsrs	r3, r3, #5
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	f043 0301 	orr.w	r3, r3, #1
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d102      	bne.n	8003b9c <HAL_RCC_ClockConfig+0x1a0>
 8003b96:	4b31      	ldr	r3, [pc, #196]	; (8003c5c <HAL_RCC_ClockConfig+0x260>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	e00d      	b.n	8003bb8 <HAL_RCC_ClockConfig+0x1bc>
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ba2:	fa93 f3a3 	rbit	r3, r3
 8003ba6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ba8:	2302      	movs	r3, #2
 8003baa:	623b      	str	r3, [r7, #32]
 8003bac:	6a3b      	ldr	r3, [r7, #32]
 8003bae:	fa93 f3a3 	rbit	r3, r3
 8003bb2:	61fb      	str	r3, [r7, #28]
 8003bb4:	4b29      	ldr	r3, [pc, #164]	; (8003c5c <HAL_RCC_ClockConfig+0x260>)
 8003bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb8:	2202      	movs	r2, #2
 8003bba:	61ba      	str	r2, [r7, #24]
 8003bbc:	69ba      	ldr	r2, [r7, #24]
 8003bbe:	fa92 f2a2 	rbit	r2, r2
 8003bc2:	617a      	str	r2, [r7, #20]
  return result;
 8003bc4:	697a      	ldr	r2, [r7, #20]
 8003bc6:	fab2 f282 	clz	r2, r2
 8003bca:	b2d2      	uxtb	r2, r2
 8003bcc:	f042 0220 	orr.w	r2, r2, #32
 8003bd0:	b2d2      	uxtb	r2, r2
 8003bd2:	f002 021f 	and.w	r2, r2, #31
 8003bd6:	2101      	movs	r1, #1
 8003bd8:	fa01 f202 	lsl.w	r2, r1, r2
 8003bdc:	4013      	ands	r3, r2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d101      	bne.n	8003be6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e079      	b.n	8003cda <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003be6:	4b1d      	ldr	r3, [pc, #116]	; (8003c5c <HAL_RCC_ClockConfig+0x260>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f023 0203 	bic.w	r2, r3, #3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	491a      	ldr	r1, [pc, #104]	; (8003c5c <HAL_RCC_ClockConfig+0x260>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bf8:	f7fe fc1a 	bl	8002430 <HAL_GetTick>
 8003bfc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bfe:	e00a      	b.n	8003c16 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c00:	f7fe fc16 	bl	8002430 <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e061      	b.n	8003cda <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c16:	4b11      	ldr	r3, [pc, #68]	; (8003c5c <HAL_RCC_ClockConfig+0x260>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f003 020c 	and.w	r2, r3, #12
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d1eb      	bne.n	8003c00 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c28:	4b0b      	ldr	r3, [pc, #44]	; (8003c58 <HAL_RCC_ClockConfig+0x25c>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	683a      	ldr	r2, [r7, #0]
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d214      	bcs.n	8003c60 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c36:	4b08      	ldr	r3, [pc, #32]	; (8003c58 <HAL_RCC_ClockConfig+0x25c>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f023 0207 	bic.w	r2, r3, #7
 8003c3e:	4906      	ldr	r1, [pc, #24]	; (8003c58 <HAL_RCC_ClockConfig+0x25c>)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c46:	4b04      	ldr	r3, [pc, #16]	; (8003c58 <HAL_RCC_ClockConfig+0x25c>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0307 	and.w	r3, r3, #7
 8003c4e:	683a      	ldr	r2, [r7, #0]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d005      	beq.n	8003c60 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e040      	b.n	8003cda <HAL_RCC_ClockConfig+0x2de>
 8003c58:	40022000 	.word	0x40022000
 8003c5c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0304 	and.w	r3, r3, #4
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d008      	beq.n	8003c7e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c6c:	4b1d      	ldr	r3, [pc, #116]	; (8003ce4 <HAL_RCC_ClockConfig+0x2e8>)
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	491a      	ldr	r1, [pc, #104]	; (8003ce4 <HAL_RCC_ClockConfig+0x2e8>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0308 	and.w	r3, r3, #8
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d009      	beq.n	8003c9e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c8a:	4b16      	ldr	r3, [pc, #88]	; (8003ce4 <HAL_RCC_ClockConfig+0x2e8>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	4912      	ldr	r1, [pc, #72]	; (8003ce4 <HAL_RCC_ClockConfig+0x2e8>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003c9e:	f000 f85b 	bl	8003d58 <HAL_RCC_GetSysClockFreq>
 8003ca2:	4601      	mov	r1, r0
 8003ca4:	4b0f      	ldr	r3, [pc, #60]	; (8003ce4 <HAL_RCC_ClockConfig+0x2e8>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003cac:	22f0      	movs	r2, #240	; 0xf0
 8003cae:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	fa92 f2a2 	rbit	r2, r2
 8003cb6:	60fa      	str	r2, [r7, #12]
  return result;
 8003cb8:	68fa      	ldr	r2, [r7, #12]
 8003cba:	fab2 f282 	clz	r2, r2
 8003cbe:	b2d2      	uxtb	r2, r2
 8003cc0:	40d3      	lsrs	r3, r2
 8003cc2:	4a09      	ldr	r2, [pc, #36]	; (8003ce8 <HAL_RCC_ClockConfig+0x2ec>)
 8003cc4:	5cd3      	ldrb	r3, [r2, r3]
 8003cc6:	fa21 f303 	lsr.w	r3, r1, r3
 8003cca:	4a08      	ldr	r2, [pc, #32]	; (8003cec <HAL_RCC_ClockConfig+0x2f0>)
 8003ccc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003cce:	4b08      	ldr	r3, [pc, #32]	; (8003cf0 <HAL_RCC_ClockConfig+0x2f4>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7fe fb68 	bl	80023a8 <HAL_InitTick>
  
  return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3778      	adds	r7, #120	; 0x78
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	080054ec 	.word	0x080054ec
 8003cec:	20000000 	.word	0x20000000
 8003cf0:	20000004 	.word	0x20000004

08003cf4 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
#endif
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b08a      	sub	sp, #40	; 0x28
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
  
  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 8003d00:	2302      	movs	r3, #2
 8003d02:	61bb      	str	r3, [r7, #24]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8003d04:	2303      	movs	r3, #3
 8003d06:	623b      	str	r3, [r7, #32]
  gpio.Pull      = GPIO_NOPULL;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	61fb      	str	r3, [r7, #28]
  gpio.Pin       = MCO1_PIN;
 8003d0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d10:	617b      	str	r3, [r7, #20]
  gpio.Alternate = GPIO_AF0_MCO;
 8003d12:	2300      	movs	r3, #0
 8003d14:	627b      	str	r3, [r7, #36]	; 0x24

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 8003d16:	4b0f      	ldr	r3, [pc, #60]	; (8003d54 <HAL_RCC_MCOConfig+0x60>)
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	4a0e      	ldr	r2, [pc, #56]	; (8003d54 <HAL_RCC_MCOConfig+0x60>)
 8003d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d20:	6153      	str	r3, [r2, #20]
 8003d22:	4b0c      	ldr	r3, [pc, #48]	; (8003d54 <HAL_RCC_MCOConfig+0x60>)
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d2a:	613b      	str	r3, [r7, #16]
 8003d2c:	693b      	ldr	r3, [r7, #16]
  
  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8003d2e:	f107 0314 	add.w	r3, r7, #20
 8003d32:	4619      	mov	r1, r3
 8003d34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d38:	f7fe fc90 	bl	800265c <HAL_GPIO_Init>
  
  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8003d3c:	4b05      	ldr	r3, [pc, #20]	; (8003d54 <HAL_RCC_MCOConfig+0x60>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003d44:	4903      	ldr	r1, [pc, #12]	; (8003d54 <HAL_RCC_MCOConfig+0x60>)
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	604b      	str	r3, [r1, #4]
}
 8003d4c:	bf00      	nop
 8003d4e:	3728      	adds	r7, #40	; 0x28
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	40021000 	.word	0x40021000

08003d58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b08b      	sub	sp, #44	; 0x2c
 8003d5c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	61fb      	str	r3, [r7, #28]
 8003d62:	2300      	movs	r3, #0
 8003d64:	61bb      	str	r3, [r7, #24]
 8003d66:	2300      	movs	r3, #0
 8003d68:	627b      	str	r3, [r7, #36]	; 0x24
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003d72:	4b29      	ldr	r3, [pc, #164]	; (8003e18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d78:	69fb      	ldr	r3, [r7, #28]
 8003d7a:	f003 030c 	and.w	r3, r3, #12
 8003d7e:	2b04      	cmp	r3, #4
 8003d80:	d002      	beq.n	8003d88 <HAL_RCC_GetSysClockFreq+0x30>
 8003d82:	2b08      	cmp	r3, #8
 8003d84:	d003      	beq.n	8003d8e <HAL_RCC_GetSysClockFreq+0x36>
 8003d86:	e03c      	b.n	8003e02 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d88:	4b24      	ldr	r3, [pc, #144]	; (8003e1c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003d8a:	623b      	str	r3, [r7, #32]
      break;
 8003d8c:	e03c      	b.n	8003e08 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003d94:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003d98:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d9a:	68ba      	ldr	r2, [r7, #8]
 8003d9c:	fa92 f2a2 	rbit	r2, r2
 8003da0:	607a      	str	r2, [r7, #4]
  return result;
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	fab2 f282 	clz	r2, r2
 8003da8:	b2d2      	uxtb	r2, r2
 8003daa:	40d3      	lsrs	r3, r2
 8003dac:	4a1c      	ldr	r2, [pc, #112]	; (8003e20 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003dae:	5cd3      	ldrb	r3, [r2, r3]
 8003db0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003db2:	4b19      	ldr	r3, [pc, #100]	; (8003e18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db6:	f003 030f 	and.w	r3, r3, #15
 8003dba:	220f      	movs	r2, #15
 8003dbc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dbe:	693a      	ldr	r2, [r7, #16]
 8003dc0:	fa92 f2a2 	rbit	r2, r2
 8003dc4:	60fa      	str	r2, [r7, #12]
  return result;
 8003dc6:	68fa      	ldr	r2, [r7, #12]
 8003dc8:	fab2 f282 	clz	r2, r2
 8003dcc:	b2d2      	uxtb	r2, r2
 8003dce:	40d3      	lsrs	r3, r2
 8003dd0:	4a14      	ldr	r2, [pc, #80]	; (8003e24 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003dd2:	5cd3      	ldrb	r3, [r2, r3]
 8003dd4:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d008      	beq.n	8003df2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003de0:	4a0e      	ldr	r2, [pc, #56]	; (8003e1c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	fb02 f303 	mul.w	r3, r2, r3
 8003dee:	627b      	str	r3, [r7, #36]	; 0x24
 8003df0:	e004      	b.n	8003dfc <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	4a0c      	ldr	r2, [pc, #48]	; (8003e28 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003df6:	fb02 f303 	mul.w	r3, r2, r3
 8003dfa:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfe:	623b      	str	r3, [r7, #32]
      break;
 8003e00:	e002      	b.n	8003e08 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e02:	4b0a      	ldr	r3, [pc, #40]	; (8003e2c <HAL_RCC_GetSysClockFreq+0xd4>)
 8003e04:	623b      	str	r3, [r7, #32]
      break;
 8003e06:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e08:	6a3b      	ldr	r3, [r7, #32]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	372c      	adds	r7, #44	; 0x2c
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	00f42400 	.word	0x00f42400
 8003e20:	0800559c 	.word	0x0800559c
 8003e24:	080055ac 	.word	0x080055ac
 8003e28:	003d0900 	.word	0x003d0900
 8003e2c:	007a1200 	.word	0x007a1200

08003e30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e09d      	b.n	8003f7e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d108      	bne.n	8003e5c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e52:	d009      	beq.n	8003e68 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	61da      	str	r2, [r3, #28]
 8003e5a:	e005      	b.n	8003e68 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d106      	bne.n	8003e88 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f7fc fbfe 	bl	8000684 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e9e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ea8:	d902      	bls.n	8003eb0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	60fb      	str	r3, [r7, #12]
 8003eae:	e002      	b.n	8003eb6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003eb4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003ebe:	d007      	beq.n	8003ed0 <HAL_SPI_Init+0xa0>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ec8:	d002      	beq.n	8003ed0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003ee0:	431a      	orrs	r2, r3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	431a      	orrs	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	69db      	ldr	r3, [r3, #28]
 8003f04:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f08:	431a      	orrs	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6a1b      	ldr	r3, [r3, #32]
 8003f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f12:	ea42 0103 	orr.w	r1, r2, r3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f1a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	430a      	orrs	r2, r1
 8003f24:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	0c1b      	lsrs	r3, r3, #16
 8003f2c:	f003 0204 	and.w	r2, r3, #4
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f34:	f003 0310 	and.w	r3, r3, #16
 8003f38:	431a      	orrs	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f3e:	f003 0308 	and.w	r3, r3, #8
 8003f42:	431a      	orrs	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003f4c:	ea42 0103 	orr.w	r1, r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	69da      	ldr	r2, [r3, #28]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3710      	adds	r7, #16
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}

08003f86 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b088      	sub	sp, #32
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	60f8      	str	r0, [r7, #12]
 8003f8e:	60b9      	str	r1, [r7, #8]
 8003f90:	603b      	str	r3, [r7, #0]
 8003f92:	4613      	mov	r3, r2
 8003f94:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f96:	2300      	movs	r3, #0
 8003f98:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d101      	bne.n	8003fa8 <HAL_SPI_Transmit+0x22>
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	e158      	b.n	800425a <HAL_SPI_Transmit+0x2d4>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003fb0:	f7fe fa3e 	bl	8002430 <HAL_GetTick>
 8003fb4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003fb6:	88fb      	ldrh	r3, [r7, #6]
 8003fb8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d002      	beq.n	8003fcc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003fc6:	2302      	movs	r3, #2
 8003fc8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003fca:	e13d      	b.n	8004248 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <HAL_SPI_Transmit+0x52>
 8003fd2:	88fb      	ldrh	r3, [r7, #6]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d102      	bne.n	8003fde <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003fdc:	e134      	b.n	8004248 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2203      	movs	r2, #3
 8003fe2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	68ba      	ldr	r2, [r7, #8]
 8003ff0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	88fa      	ldrh	r2, [r7, #6]
 8003ff6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	88fa      	ldrh	r2, [r7, #6]
 8003ffc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004028:	d10f      	bne.n	800404a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004038:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004048:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004054:	2b40      	cmp	r3, #64	; 0x40
 8004056:	d007      	beq.n	8004068 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004066:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004070:	d94b      	bls.n	800410a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d002      	beq.n	8004080 <HAL_SPI_Transmit+0xfa>
 800407a:	8afb      	ldrh	r3, [r7, #22]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d13e      	bne.n	80040fe <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004084:	881a      	ldrh	r2, [r3, #0]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004090:	1c9a      	adds	r2, r3, #2
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800409a:	b29b      	uxth	r3, r3
 800409c:	3b01      	subs	r3, #1
 800409e:	b29a      	uxth	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80040a4:	e02b      	b.n	80040fe <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d112      	bne.n	80040da <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b8:	881a      	ldrh	r2, [r3, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c4:	1c9a      	adds	r2, r3, #2
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	3b01      	subs	r3, #1
 80040d2:	b29a      	uxth	r2, r3
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80040d8:	e011      	b.n	80040fe <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040da:	f7fe f9a9 	bl	8002430 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	683a      	ldr	r2, [r7, #0]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d803      	bhi.n	80040f2 <HAL_SPI_Transmit+0x16c>
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040f0:	d102      	bne.n	80040f8 <HAL_SPI_Transmit+0x172>
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d102      	bne.n	80040fe <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80040fc:	e0a4      	b.n	8004248 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004102:	b29b      	uxth	r3, r3
 8004104:	2b00      	cmp	r3, #0
 8004106:	d1ce      	bne.n	80040a6 <HAL_SPI_Transmit+0x120>
 8004108:	e07c      	b.n	8004204 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d002      	beq.n	8004118 <HAL_SPI_Transmit+0x192>
 8004112:	8afb      	ldrh	r3, [r7, #22]
 8004114:	2b01      	cmp	r3, #1
 8004116:	d170      	bne.n	80041fa <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800411c:	b29b      	uxth	r3, r3
 800411e:	2b01      	cmp	r3, #1
 8004120:	d912      	bls.n	8004148 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004126:	881a      	ldrh	r2, [r3, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004132:	1c9a      	adds	r2, r3, #2
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800413c:	b29b      	uxth	r3, r3
 800413e:	3b02      	subs	r3, #2
 8004140:	b29a      	uxth	r2, r3
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004146:	e058      	b.n	80041fa <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	330c      	adds	r3, #12
 8004152:	7812      	ldrb	r2, [r2, #0]
 8004154:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415a:	1c5a      	adds	r2, r3, #1
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004164:	b29b      	uxth	r3, r3
 8004166:	3b01      	subs	r3, #1
 8004168:	b29a      	uxth	r2, r3
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800416e:	e044      	b.n	80041fa <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b02      	cmp	r3, #2
 800417c:	d12b      	bne.n	80041d6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004182:	b29b      	uxth	r3, r3
 8004184:	2b01      	cmp	r3, #1
 8004186:	d912      	bls.n	80041ae <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418c:	881a      	ldrh	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004198:	1c9a      	adds	r2, r3, #2
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	3b02      	subs	r3, #2
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80041ac:	e025      	b.n	80041fa <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	330c      	adds	r3, #12
 80041b8:	7812      	ldrb	r2, [r2, #0]
 80041ba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c0:	1c5a      	adds	r2, r3, #1
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	3b01      	subs	r3, #1
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80041d4:	e011      	b.n	80041fa <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041d6:	f7fe f92b 	bl	8002430 <HAL_GetTick>
 80041da:	4602      	mov	r2, r0
 80041dc:	69bb      	ldr	r3, [r7, #24]
 80041de:	1ad3      	subs	r3, r2, r3
 80041e0:	683a      	ldr	r2, [r7, #0]
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d803      	bhi.n	80041ee <HAL_SPI_Transmit+0x268>
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041ec:	d102      	bne.n	80041f4 <HAL_SPI_Transmit+0x26e>
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d102      	bne.n	80041fa <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80041f8:	e026      	b.n	8004248 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041fe:	b29b      	uxth	r3, r3
 8004200:	2b00      	cmp	r3, #0
 8004202:	d1b5      	bne.n	8004170 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004204:	69ba      	ldr	r2, [r7, #24]
 8004206:	6839      	ldr	r1, [r7, #0]
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f000 f949 	bl	80044a0 <SPI_EndRxTxTransaction>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d002      	beq.n	800421a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2220      	movs	r2, #32
 8004218:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d10a      	bne.n	8004238 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004222:	2300      	movs	r3, #0
 8004224:	613b      	str	r3, [r7, #16]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	613b      	str	r3, [r7, #16]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	613b      	str	r3, [r7, #16]
 8004236:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800423c:	2b00      	cmp	r3, #0
 800423e:	d002      	beq.n	8004246 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	77fb      	strb	r3, [r7, #31]
 8004244:	e000      	b.n	8004248 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004246:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004258:	7ffb      	ldrb	r3, [r7, #31]
}
 800425a:	4618      	mov	r0, r3
 800425c:	3720      	adds	r7, #32
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
	...

08004264 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b088      	sub	sp, #32
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	603b      	str	r3, [r7, #0]
 8004270:	4613      	mov	r3, r2
 8004272:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004274:	f7fe f8dc 	bl	8002430 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800427c:	1a9b      	subs	r3, r3, r2
 800427e:	683a      	ldr	r2, [r7, #0]
 8004280:	4413      	add	r3, r2
 8004282:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004284:	f7fe f8d4 	bl	8002430 <HAL_GetTick>
 8004288:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800428a:	4b39      	ldr	r3, [pc, #228]	; (8004370 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	015b      	lsls	r3, r3, #5
 8004290:	0d1b      	lsrs	r3, r3, #20
 8004292:	69fa      	ldr	r2, [r7, #28]
 8004294:	fb02 f303 	mul.w	r3, r2, r3
 8004298:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800429a:	e054      	b.n	8004346 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042a2:	d050      	beq.n	8004346 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042a4:	f7fe f8c4 	bl	8002430 <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	69fa      	ldr	r2, [r7, #28]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d902      	bls.n	80042ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d13d      	bne.n	8004336 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	685a      	ldr	r2, [r3, #4]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80042c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042d2:	d111      	bne.n	80042f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042dc:	d004      	beq.n	80042e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042e6:	d107      	bne.n	80042f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004300:	d10f      	bne.n	8004322 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004310:	601a      	str	r2, [r3, #0]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004320:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2201      	movs	r2, #1
 8004326:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e017      	b.n	8004366 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d101      	bne.n	8004340 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800433c:	2300      	movs	r3, #0
 800433e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	3b01      	subs	r3, #1
 8004344:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	689a      	ldr	r2, [r3, #8]
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	4013      	ands	r3, r2
 8004350:	68ba      	ldr	r2, [r7, #8]
 8004352:	429a      	cmp	r2, r3
 8004354:	bf0c      	ite	eq
 8004356:	2301      	moveq	r3, #1
 8004358:	2300      	movne	r3, #0
 800435a:	b2db      	uxtb	r3, r3
 800435c:	461a      	mov	r2, r3
 800435e:	79fb      	ldrb	r3, [r7, #7]
 8004360:	429a      	cmp	r2, r3
 8004362:	d19b      	bne.n	800429c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3720      	adds	r7, #32
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	20000000 	.word	0x20000000

08004374 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b08a      	sub	sp, #40	; 0x28
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
 8004380:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004382:	2300      	movs	r3, #0
 8004384:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004386:	f7fe f853 	bl	8002430 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800438e:	1a9b      	subs	r3, r3, r2
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	4413      	add	r3, r2
 8004394:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004396:	f7fe f84b 	bl	8002430 <HAL_GetTick>
 800439a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	330c      	adds	r3, #12
 80043a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80043a4:	4b3d      	ldr	r3, [pc, #244]	; (800449c <SPI_WaitFifoStateUntilTimeout+0x128>)
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	4613      	mov	r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	4413      	add	r3, r2
 80043ae:	00da      	lsls	r2, r3, #3
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	0d1b      	lsrs	r3, r3, #20
 80043b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043b6:	fb02 f303 	mul.w	r3, r2, r3
 80043ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80043bc:	e060      	b.n	8004480 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80043c4:	d107      	bne.n	80043d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d104      	bne.n	80043d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80043d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043dc:	d050      	beq.n	8004480 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043de:	f7fe f827 	bl	8002430 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	6a3b      	ldr	r3, [r7, #32]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d902      	bls.n	80043f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80043ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d13d      	bne.n	8004470 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004402:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800440c:	d111      	bne.n	8004432 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004416:	d004      	beq.n	8004422 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004420:	d107      	bne.n	8004432 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004430:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004436:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800443a:	d10f      	bne.n	800445c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800444a:	601a      	str	r2, [r3, #0]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800445a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800446c:	2303      	movs	r3, #3
 800446e:	e010      	b.n	8004492 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004476:	2300      	movs	r3, #0
 8004478:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	3b01      	subs	r3, #1
 800447e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689a      	ldr	r2, [r3, #8]
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	4013      	ands	r3, r2
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	429a      	cmp	r2, r3
 800448e:	d196      	bne.n	80043be <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004490:	2300      	movs	r3, #0
}
 8004492:	4618      	mov	r0, r3
 8004494:	3728      	adds	r7, #40	; 0x28
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	20000000 	.word	0x20000000

080044a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af02      	add	r7, sp, #8
 80044a6:	60f8      	str	r0, [r7, #12]
 80044a8:	60b9      	str	r1, [r7, #8]
 80044aa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	9300      	str	r3, [sp, #0]
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80044b8:	68f8      	ldr	r0, [r7, #12]
 80044ba:	f7ff ff5b 	bl	8004374 <SPI_WaitFifoStateUntilTimeout>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d007      	beq.n	80044d4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044c8:	f043 0220 	orr.w	r2, r3, #32
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e027      	b.n	8004524 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	9300      	str	r3, [sp, #0]
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	2200      	movs	r2, #0
 80044dc:	2180      	movs	r1, #128	; 0x80
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f7ff fec0 	bl	8004264 <SPI_WaitFlagStateUntilTimeout>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d007      	beq.n	80044fa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044ee:	f043 0220 	orr.w	r2, r3, #32
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e014      	b.n	8004524 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	9300      	str	r3, [sp, #0]
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	2200      	movs	r2, #0
 8004502:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	f7ff ff34 	bl	8004374 <SPI_WaitFifoStateUntilTimeout>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d007      	beq.n	8004522 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004516:	f043 0220 	orr.w	r2, r3, #32
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e000      	b.n	8004524 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	3710      	adds	r7, #16
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <__libc_init_array>:
 800452c:	b570      	push	{r4, r5, r6, lr}
 800452e:	4d0d      	ldr	r5, [pc, #52]	; (8004564 <__libc_init_array+0x38>)
 8004530:	4c0d      	ldr	r4, [pc, #52]	; (8004568 <__libc_init_array+0x3c>)
 8004532:	1b64      	subs	r4, r4, r5
 8004534:	10a4      	asrs	r4, r4, #2
 8004536:	2600      	movs	r6, #0
 8004538:	42a6      	cmp	r6, r4
 800453a:	d109      	bne.n	8004550 <__libc_init_array+0x24>
 800453c:	4d0b      	ldr	r5, [pc, #44]	; (800456c <__libc_init_array+0x40>)
 800453e:	4c0c      	ldr	r4, [pc, #48]	; (8004570 <__libc_init_array+0x44>)
 8004540:	f000 f820 	bl	8004584 <_init>
 8004544:	1b64      	subs	r4, r4, r5
 8004546:	10a4      	asrs	r4, r4, #2
 8004548:	2600      	movs	r6, #0
 800454a:	42a6      	cmp	r6, r4
 800454c:	d105      	bne.n	800455a <__libc_init_array+0x2e>
 800454e:	bd70      	pop	{r4, r5, r6, pc}
 8004550:	f855 3b04 	ldr.w	r3, [r5], #4
 8004554:	4798      	blx	r3
 8004556:	3601      	adds	r6, #1
 8004558:	e7ee      	b.n	8004538 <__libc_init_array+0xc>
 800455a:	f855 3b04 	ldr.w	r3, [r5], #4
 800455e:	4798      	blx	r3
 8004560:	3601      	adds	r6, #1
 8004562:	e7f2      	b.n	800454a <__libc_init_array+0x1e>
 8004564:	080055bc 	.word	0x080055bc
 8004568:	080055bc 	.word	0x080055bc
 800456c:	080055bc 	.word	0x080055bc
 8004570:	080055c0 	.word	0x080055c0

08004574 <memset>:
 8004574:	4402      	add	r2, r0
 8004576:	4603      	mov	r3, r0
 8004578:	4293      	cmp	r3, r2
 800457a:	d100      	bne.n	800457e <memset+0xa>
 800457c:	4770      	bx	lr
 800457e:	f803 1b01 	strb.w	r1, [r3], #1
 8004582:	e7f9      	b.n	8004578 <memset+0x4>

08004584 <_init>:
 8004584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004586:	bf00      	nop
 8004588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800458a:	bc08      	pop	{r3}
 800458c:	469e      	mov	lr, r3
 800458e:	4770      	bx	lr

08004590 <_fini>:
 8004590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004592:	bf00      	nop
 8004594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004596:	bc08      	pop	{r3}
 8004598:	469e      	mov	lr, r3
 800459a:	4770      	bx	lr
