

================================================================
== Vitis HLS Report for 'QAM'
================================================================
* Date:           Mon Dec  5 17:16:29 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.444 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70   |QAM_Pipeline_VITIS_LOOP_44_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105  |QAM_Pipeline_VITIS_LOOP_71_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      43|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     332|     409|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     169|    -|
|Register         |        -|     -|      73|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     405|     621|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70   |QAM_Pipeline_VITIS_LOOP_44_1  |        0|   0|  186|   70|    0|
    |grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105  |QAM_Pipeline_VITIS_LOOP_71_2  |        0|   0|  146|  319|    0|
    |mul_32s_32s_32_1_1_U35                   |mul_32s_32s_32_1_1            |        0|   3|    0|   20|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                              |        0|   3|  332|  409|    0|
    +-----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub57_fu_157_p2                                          |         +|   0|  0|  39|          32|           2|
    |grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_data_out_TREADY   |       and|   0|  0|   2|           1|           1|
    |grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|  43|          34|           4|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  43|          8|    1|          8|
    |data_in_TREADY_int_regslice   |  14|          3|    1|          3|
    |data_out_TDATA_int_regslice   |  14|          3|   64|        192|
    |data_out_TDEST_int_regslice   |  14|          3|    1|          3|
    |data_out_TID_int_regslice     |  14|          3|    1|          3|
    |data_out_TKEEP_int_regslice   |  14|          3|    8|         24|
    |data_out_TLAST_int_regslice   |  14|          3|    1|          3|
    |data_out_TSTRB_int_regslice   |  14|          3|    8|         24|
    |data_out_TUSER_int_regslice   |  14|          3|    1|          3|
    |data_out_TVALID_int_regslice  |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 169|         35|   87|        266|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   7|   0|    7|          0|
    |grp_QAM_Pipeline_VITIS_LOOP_44_1_fu_70_ap_start_reg   |   1|   0|    1|          0|
    |grp_QAM_Pipeline_VITIS_LOOP_71_2_fu_105_ap_start_reg  |   1|   0|    1|          0|
    |mul_reg_185                                           |  32|   0|   32|          0|
    |sub57_reg_190                                         |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 |  73|   0|   73|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|                QAM|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|                QAM|  return value|
|data_in_TDATA    |   in|   64|          axis|   data_in_V_data_V|       pointer|
|data_in_TVALID   |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TREADY   |  out|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TDEST    |   in|    1|          axis|   data_in_V_dest_V|       pointer|
|data_in_TKEEP    |   in|    8|          axis|   data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|          axis|   data_in_V_strb_V|       pointer|
|data_in_TUSER    |   in|    1|          axis|   data_in_V_user_V|       pointer|
|data_in_TLAST    |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TID      |   in|    1|          axis|     data_in_V_id_V|       pointer|
|data_out_TDATA   |  out|   64|          axis|  data_out_V_data_V|       pointer|
|data_out_TVALID  |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TREADY  |   in|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TDEST   |  out|    1|          axis|  data_out_V_dest_V|       pointer|
|data_out_TKEEP   |  out|    8|          axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|          axis|  data_out_V_strb_V|       pointer|
|data_out_TUSER   |  out|    1|          axis|  data_out_V_user_V|       pointer|
|data_out_TLAST   |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TID     |  out|    1|          axis|    data_out_V_id_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

