// Seed: 492120615
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input id_4
);
  assign id_3 = id_0;
  assign id_3[1] = id_2 ? 1 : id_2;
endmodule
