<h1 id="m.sc.-dirk-stober">M.Sc. Dirk Stober</h1>
<h2 id="phd-student">(PhD Student)</h2>
<hr class="ce-div">
<h2 id="contact">Contact:</h2>
<p><strong>E-mail</strong>: dirk.stober(at)tum.de</p>
<p>Boltzmannstr. 3<br />
85748 Garching b. MÃ¼nchen<br />
Room: <a href="https://nav.tum.de/room/5606.01.033">5606.01.033</a></p>
<hr class="ce-div">
<h2 id="student-thesis-grbama">Student Thesis (GR/BA/MA)</h2>
<p>If you are interested in one of the following topics, feel free to
contact me about a thesis opportunity. Most of the topics require
<strong>previous experience</strong> in FPGA development.</p>
<h4 id="open-source-fpgaeda-tools">Open-Source FPGA/EDA tools</h4>
<p>I want to explore the usability, availability and performance of open
source tools, as an alternative to the commonly used proprietary
toolchains (Vivado,Vitis HLS etc.). You would use existing designs or
implement simple example designs to evaluate a single open-source tool,
for example:</p>
<ul>
<li>HLS: <a href="https://github.com/ferrandi/PandA-bambu">Panda
Bambu</a></li>
<li>Synthesis: <a href="https://github.com/YosysHQ/yosys">Yosys</a></li>
<li>Place+Route: <a href="https://verilogtorouting.org/">VTR</a>, <a
href="https://github.com/YosysHQ/nextpnr">nextpnr</a></li>
</ul>
<p>or evaluate a complete pass from either C++ or Verilog to a post
P&amp;R representation that can be converted to a bitstream. <strong>You
should be interested in understanding EDA tools and experience in
developing for FPGAs, as extensive manual configuration of the
toolchains will be required due to the incomplete nature of these
projects.</strong></p>
