# ARM SME-Optimized 15√ó15 Stencil Computation

A high-performance implementation of 15√ó15 stencil computation leveraging ARM Scalable Matrix Extension (SME) on Apple Silicon M4, achieving up to **94.88x speedup** over baseline implementation.

## üéØ Overview

This project demonstrates multiple optimization strategies for stencil computation, from traditional approaches to cutting-edge SME hardware acceleration. The implementation showcases how modern ARM processors with SME2 extensions can dramatically accelerate matrix operations common in scientific computing, image processing, and machine learning.

## ‚ú® Key Features

- **5 Implementation Strategies**: From baseline to highly optimized SME variants
- **Apple Silicon M4 Optimized**: Leverages SME2 extensions for maximum performance
- **Comprehensive Benchmarking**: Statistical analysis with warmup iterations
- **Automatic Verification**: Ensures numerical accuracy across all implementations
- **Flexible Build System**: Supports both Make and CMake

## üöÄ Performance Results

Measured on Apple Silicon M4 (2024 Mac Mini):

| Implementation | Time (Œºs) | Speedup | Description |
|---------------|-----------|---------|-------------|
| **Baseline** | 825.45 | 1.00x | Direct nested-loop convolution |
| **Im2Row + GEMV** | 469.80 | 1.76x | Matrix transformation approach |
| **Stencil2Row Direct** | 838.75 | 0.98x | Boundary-aware matrix method |
| **SME Single Tile** | 15.45 | 53.43x | Single ZA tile acceleration |
| **SME 4-Tiles (Row)** | **8.70** | **94.88x** | Optimal row-split parallelization |

*Test configuration: 64√ó64 input, 15√ó15 kernel, 20 iterations average*

### Platform Comparison

The performance charts reveal significant differences between traditional CPU optimization and hardware-accelerated approaches:

<div align="center">
  <img src="./figures/stencil_performance_comparison_hires.png" alt="15√ó15 Stencil Performance Analysis" width="100%">
  <br>
  <em>Figure 1: Execution time comparison (left) and speedup factor analysis (right)</em>
</div>

The results demonstrate that dedicated matrix acceleration hardware (SME) significantly outperforms traditional multi-threading approaches, achieving nearly 6x better efficiency.

## üìã Requirements

### Hardware
- Apple Silicon M4 or newer (for SME2 support)
- Alternative: Any ARMv9 processor with SME extensions

### Software
- **macOS**: 15.0+ (Sonoma or newer)
- **Compiler**: Homebrew LLVM/Clang 21.1.1+
- **Build Tools**: Make or CMake 3.20+

## üîß Installation

### Install Dependencies

```bash
# Install Homebrew (if not already installed)
/bin/bash -c "$(curl -fsSL https://raw.githubusercontent.com/Homebrew/install/HEAD/install.sh)"

# Install LLVM/Clang with SME support
brew install llvm

# Verify installation
/opt/homebrew/opt/llvm/bin/clang --version
```

### Clone Repository

```bash
git clone https://github.com/yourusername/arm-sme-stencil.git
cd arm-sme-stencil
```

## üèóÔ∏è Build Instructions

### Using Make (Recommended)

```bash
# Standard build (O2 optimization)
make

# Maximum performance (O3 + LTO)
make optimize

# Debug build with sanitizers
make debug

# Run the program
make run

# Check SME support
make check-sme

# Generate assembly to verify SME instructions
make asm
```

### Using CMake

```bash
# Configure and build
mkdir build && cd build
cmake .. -DCMAKE_BUILD_TYPE=Release
make -j$(sysctl -n hw.ncpu)

# Run benchmark
./bin/stencil_kernel15

# Or use the benchmark target
make benchmark
```

#### CMake Options

| Option | Default | Description |
|--------|---------|-------------|
| `CMAKE_BUILD_TYPE` | Release | Build configuration (Debug/Release) |
| `ENABLE_SME` | ON | Enable SME optimizations |
| `BUILD_TESTS` | ON | Build test suite |
| `USE_LTO` | OFF | Enable Link-Time Optimization |
| `USE_FAST_MATH` | OFF | Enable fast-math (reduces precision) |

## üî¨ Implementation Details

### 1. Baseline Implementation
- Traditional nested-loop convolution
- Direct computation without optimizations
- Serves as performance reference

### 2. Im2Row Transformation
- Reshapes input into row-major matrix
- Converts convolution to matrix-vector multiplication
- Improves cache locality

### 3. Stencil2Row Algorithm
- Innovative boundary-aware approach
- Generates two matrices for edge handling
- Transforms stencil operation to matrix multiplication

### 4. SME Single Tile
- Utilizes one 16√ó16 ZA accumulator tile
- Hardware-accelerated outer product operations
- Basic SME implementation

### 5. SME 4-Tiles Column Split
- Parallel processing of 4 column blocks
- Simultaneous use of all ZA tiles
- Improved throughput

### 6. SME 4-Tiles Row Split (Optimal)
- Parallel processing of 4 row blocks
- Superior memory access patterns
- Minimal cache misses
- **Best performance: 94.88x speedup**

## üìä Algorithm Specifications

- **Input Size**: 64√ó64 (with 7-pixel padding ‚Üí 78√ó78)
- **Kernel Size**: 15√ó15 (225 elements)
- **Output Size**: 64√ó64
- **Data Type**: 32-bit float
- **SME Configuration**: 4 tiles √ó 16√ó16 elements

## üß™ Verification

The program automatically verifies numerical accuracy:

```
=========== Result Verification ===========
Verify Baseline vs Im2Row:
  Max difference: 1.234568e-09
  Different points: 0 / 4096
‚úì All methods produce consistent results!
```

## üìÅ Project Structure

```
arm-sme-stencil/
‚îú‚îÄ‚îÄ stencil_15x15_sme_optimized.c  # Main implementation
‚îú‚îÄ‚îÄ Makefile                        # Make build configuration
‚îú‚îÄ‚îÄ CMakeLists.txt                  # CMake configuration
‚îú‚îÄ‚îÄ README.md                       # This file
‚îî‚îÄ‚îÄ build/                          # Build artifacts (generated)
‚îÇ    ‚îú‚îÄ‚îÄ obj/                        # Object files
‚îÇ    ‚îî‚îÄ‚îÄ bin/                        # Executables
‚îú‚îÄ‚îÄ doc/                               # Documentation
‚îÇ   ‚îú‚îÄ‚îÄ sme_gemm_benchmark.md         # sme-specific benchmark results
‚îÇ   ‚îú‚îÄ‚îÄ xeon_m4_stencil_perf.md      # Intel vs Apple M4 comparison
```

## üìö Technical Background

### ARM SME (Scalable Matrix Extension)
- Hardware matrix acceleration unit
- 4 independent 16√ó16 accumulator tiles (ZA0-ZA3)
- Outer product and matrix multiply instructions
- Significant power efficiency improvements

### Key SME Instructions Used
- `svmopa_za32_m`: Outer product accumulate
- `svwrite_hor_za32`: Horizontal tile write
- `svread_ver_za32`: Vertical tile read
- `svzero_za`: Zero accumulator tiles

## üë§ Author

**ZHANGFAN**  
Date: 2025/09/26  
Platform: 2024 Mac Mini M4

## üìÑ License

This project is licensed under the MIT License - see LICENSE file for details.

## üôè Acknowledgments

- ARM Ltd. for SME architecture documentation
- Apple Inc. for M4 chip with SME2 support
- Homebrew maintainers for LLVM toolchain

## üìñ References

1. [ARM SME Programming Guide](https://developer.arm.com/documentation/102336/latest/)
2. [ARM A64 Instruction Set - SME](https://developer.arm.com/architectures/instruction-sets/intrinsics/)
3. [Apple Silicon Optimization](https://developer.apple.com/documentation/apple-silicon)

---

**Note**: This implementation demonstrates the exceptional performance capabilities of ARM SME2 on Apple Silicon, achieving nearly 95x speedup for stencil computations. The row-split 4-tile approach shows optimal utilization of the M4's matrix acceleration hardware.