// Seed: 917658979
module module_0 (
    output wire id_0,
    input wor id_1,
    input wire id_2,
    input tri0 id_3,
    input supply1 id_4
);
  supply0 id_6 = id_3;
  assign id_0 = 1'b0 ? id_2 : id_3;
  wire id_7;
  assign id_6 = id_6;
  wire id_8;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input supply0 id_2,
    input tri0 id_3,
    output uwire id_4,
    output tri0 id_5
    , id_11,
    input wire id_6,
    output tri1 id_7,
    input supply1 id_8,
    input tri1 id_9
);
  wire id_12;
  wire id_13;
  always @* id_1 = 1;
  module_0(
      id_7, id_9, id_8, id_3, id_2
  );
  wire id_14;
  wire id_15;
  xnor (id_1, id_11, id_9, id_13, id_0, id_3, id_6);
  wire id_16;
endmodule
