<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element ONCHIP_AUDIO_DATA
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element SYS_CLK
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10M50DAF484C7G" />
 <parameter name="deviceFamily" value="MAX 10" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="Ident_Player.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="SYS_CLK.clk_in" type="clock" dir="end" />
 <interface
   name="onchip_audio_data"
   internal="ONCHIP_AUDIO_DATA.data"
   type="avalon"
   dir="end" />
 <interface name="reset" internal="SYS_CLK.clk_in_reset" type="reset" dir="end" />
 <module
   name="ONCHIP_AUDIO_DATA"
   kind="altera_onchip_flash"
   version="23.1"
   enabled="1">
  <parameter name="AUTO_CLOCK_RATE" value="50000000" />
  <parameter name="CLOCK_FREQUENCY" value="50.0" />
  <parameter name="CONFIGURATION_MODE">Single Compressed Image</parameter>
  <parameter name="CONFIGURATION_SCHEME">Internal Configuration</parameter>
  <parameter name="DATA_INTERFACE" value="Parallel" />
  <parameter name="DEVICE_FAMILY" value="MAX 10" />
  <parameter name="PART_NAME" value="10M50DAF484C7G" />
  <parameter name="READ_BURST_COUNT" value="8" />
  <parameter name="READ_BURST_MODE" value="Incrementing" />
  <parameter name="SECTOR_ACCESS_MODE">Read only,Read only,Read only,Read only,Read only</parameter>
  <parameter name="autoInitializationFileName">$${FILENAME}_ONCHIP_AUDIO_DATA</parameter>
  <parameter name="initFlashContent" value="true" />
  <parameter name="initializationFileName" value="" />
  <parameter name="initializationFileNameForSim">C:/Users/mikaj/OneDrive - Juventus Schulen/Dokumente/Juventus/Diplom/Diplomarbeit/VHDL/VHDL_Ident-Player/Source/TEST_SINE_1kHz_WAV.mif</parameter>
  <parameter name="useNonDefaultInitFile" value="true" />
 </module>
 <module name="SYS_CLK" kind="clock_source" version="23.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <connection
   kind="clock"
   version="23.1"
   start="SYS_CLK.clk"
   end="ONCHIP_AUDIO_DATA.clk" />
 <connection
   kind="reset"
   version="23.1"
   start="SYS_CLK.clk_reset"
   end="ONCHIP_AUDIO_DATA.nreset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
