//! **************************************************************************
// Written by: Map P.20131013 on Wed Feb 06 22:28:28 2019
//! **************************************************************************

SCHEMATIC START;
COMP "SD_clk" LOCATE = SITE "V15" LEVEL 1;
COMP "user_led10" LOCATE = SITE "V1" LEVEL 1;
COMP "clk100" LOCATE = SITE "E3" LEVEL 1;
COMP "user_led6" LOCATE = SITE "U7" LEVEL 1;
COMP "adxl362_spi_cs_n" LOCATE = SITE "C15" LEVEL 1;
COMP "user_led1" LOCATE = SITE "V9" LEVEL 1;
COMP "user_led12" LOCATE = SITE "P5" LEVEL 1;
COMP "display_abcdefg<7>" LOCATE = SITE "M4" LEVEL 1;
COMP "display_abcdefg<6>" LOCATE = SITE "L6" LEVEL 1;
COMP "display_abcdefg<5>" LOCATE = SITE "M2" LEVEL 1;
COMP "display_abcdefg<0>" LOCATE = SITE "L3" LEVEL 1;
COMP "user_led8" LOCATE = SITE "V4" LEVEL 1;
COMP "display_abcdefg<4>" LOCATE = SITE "K3" LEVEL 1;
COMP "display_abcdefg<3>" LOCATE = SITE "L4" LEVEL 1;
COMP "display_abcdefg<2>" LOCATE = SITE "L5" LEVEL 1;
COMP "display_abcdefg<1>" LOCATE = SITE "N1" LEVEL 1;
COMP "user_led14" LOCATE = SITE "R2" LEVEL 1;
COMP "LCD_clk" LOCATE = SITE "F14" LEVEL 1;
COMP "butt" LOCATE = SITE "K16" LEVEL 1;
COMP "user_led2" LOCATE = SITE "R8" LEVEL 1;
COMP "display_cs_n<2>" LOCATE = SITE "N5" LEVEL 1;
COMP "display_cs_n<1>" LOCATE = SITE "M6" LEVEL 1;
COMP "cpu_reset" LOCATE = SITE "C12" LEVEL 1;
COMP "display_cs_n<4>" LOCATE = SITE "L1" LEVEL 1;
COMP "display_cs_n<3>" LOCATE = SITE "N2" LEVEL 1;
COMP "display_cs_n<0>" LOCATE = SITE "N6" LEVEL 1;
COMP "display_cs_n<6>" LOCATE = SITE "M3" LEVEL 1;
COMP "display_cs_n<5>" LOCATE = SITE "M1" LEVEL 1;
COMP "display_cs_n<7>" LOCATE = SITE "N4" LEVEL 1;
COMP "I2C_mosi" LOCATE = SITE "J3" LEVEL 1;
COMP "I2C_miso" LOCATE = SITE "J4" LEVEL 1;
COMP "user_led4" LOCATE = SITE "T5" LEVEL 1;
COMP "user_btn0" LOCATE = SITE "E16" LEVEL 1;
COMP "user_btn1" LOCATE = SITE "V10" LEVEL 1;
COMP "user_btn2" LOCATE = SITE "T16" LEVEL 1;
COMP "user_btn3" LOCATE = SITE "R10" LEVEL 1;
COMP "user_btn4" LOCATE = SITE "F15" LEVEL 1;
COMP "I2C_cs_n" LOCATE = SITE "K2" LEVEL 1;
COMP "user_sw0" LOCATE = SITE "U9" LEVEL 1;
COMP "user_sw1" LOCATE = SITE "U8" LEVEL 1;
COMP "user_sw2" LOCATE = SITE "R7" LEVEL 1;
COMP "user_sw3" LOCATE = SITE "R6" LEVEL 1;
COMP "user_sw4" LOCATE = SITE "R5" LEVEL 1;
COMP "user_sw5" LOCATE = SITE "V7" LEVEL 1;
COMP "user_sw6" LOCATE = SITE "V6" LEVEL 1;
COMP "user_sw7" LOCATE = SITE "V5" LEVEL 1;
COMP "user_sw8" LOCATE = SITE "U4" LEVEL 1;
COMP "user_sw9" LOCATE = SITE "V2" LEVEL 1;
COMP "I2C_clk" LOCATE = SITE "E7" LEVEL 1;
COMP "adxl362_spi_clk" LOCATE = SITE "D15" LEVEL 1;
COMP "adxl362_spi_mosi" LOCATE = SITE "B14" LEVEL 1;
COMP "serial_tx" LOCATE = SITE "D4" LEVEL 1;
COMP "user_led0" LOCATE = SITE "T8" LEVEL 1;
COMP "user_led11" LOCATE = SITE "R1" LEVEL 1;
COMP "adxl362_spi_miso" LOCATE = SITE "D13" LEVEL 1;
COMP "SD_miso" LOCATE = SITE "P15" LEVEL 1;
COMP "user_sw10" LOCATE = SITE "U2" LEVEL 1;
COMP "user_sw11" LOCATE = SITE "T3" LEVEL 1;
COMP "user_sw12" LOCATE = SITE "T1" LEVEL 1;
COMP "user_sw13" LOCATE = SITE "R3" LEVEL 1;
COMP "user_sw14" LOCATE = SITE "P3" LEVEL 1;
COMP "user_sw15" LOCATE = SITE "P4" LEVEL 1;
COMP "user_led7" LOCATE = SITE "U6" LEVEL 1;
COMP "LCD_mosi" LOCATE = SITE "D17" LEVEL 1;
COMP "user_led13" LOCATE = SITE "U1" LEVEL 1;
COMP "user_rgb_led0_g" LOCATE = SITE "H6" LEVEL 1;
COMP "SD_cs_n" LOCATE = SITE "G14" LEVEL 1;
COMP "user_rgb_led0_b" LOCATE = SITE "L16" LEVEL 1;
COMP "LCD_miso" LOCATE = SITE "E17" LEVEL 1;
COMP "user_led9" LOCATE = SITE "U3" LEVEL 1;
COMP "SD_mosi" LOCATE = SITE "V11" LEVEL 1;
COMP "serial_rx" LOCATE = SITE "C4" LEVEL 1;
COMP "user_led15" LOCATE = SITE "P2" LEVEL 1;
COMP "user_led3" LOCATE = SITE "T6" LEVEL 1;
COMP "LCD_cs_n" LOCATE = SITE "B13" LEVEL 1;
COMP "user_led5" LOCATE = SITE "T4" LEVEL 1;
COMP "user_rgb_led0_r" LOCATE = SITE "K6" LEVEL 1;
PIN XADC_pins<14> = BEL "XADC" PINNAME DCLK;
PIN lm32_cpu/multiplier/Mmult_n00232_pins<117> = BEL
        "lm32_cpu/multiplier/Mmult_n00232" PINNAME CLK;
PIN lm32_cpu/multiplier/Mmult_n00231_pins<147> = BEL
        "lm32_cpu/multiplier/Mmult_n00231" PINNAME CLK;
PIN lm32_cpu/multiplier/Mmult_n0023_pins<147> = BEL
        "lm32_cpu/multiplier/Mmult_n0023" PINNAME CLK;
PIN
        lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_pins<32>
        = BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem"
        PINNAME CLKARDCLK;
PIN
        lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_pins<33>
        = BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem"
        PINNAME CLKBWRCLK;
PIN
        lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_pins<32>
        = BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem"
        PINNAME CLKARDCLK;
PIN
        lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_pins<33>
        = BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem"
        PINNAME CLKBWRCLK;
PIN Mram_mem1_pins<63> = BEL "Mram_mem1" PINNAME CLKARDCLKU;
PIN Mram_mem1_pins<62> = BEL "Mram_mem1" PINNAME CLKARDCLKL;
PIN Mram_mem2_pins<63> = BEL "Mram_mem2" PINNAME CLKARDCLKU;
PIN Mram_mem2_pins<62> = BEL "Mram_mem2" PINNAME CLKARDCLKL;
PIN Mram_mem3_pins<63> = BEL "Mram_mem3" PINNAME CLKARDCLKU;
PIN Mram_mem3_pins<62> = BEL "Mram_mem3" PINNAME CLKARDCLKL;
PIN Mram_mem4_pins<63> = BEL "Mram_mem4" PINNAME CLKARDCLKU;
PIN Mram_mem4_pins<62> = BEL "Mram_mem4" PINNAME CLKARDCLKL;
PIN Mram_mem5_pins<63> = BEL "Mram_mem5" PINNAME CLKARDCLKU;
PIN Mram_mem5_pins<62> = BEL "Mram_mem5" PINNAME CLKARDCLKL;
PIN Mram_mem6_pins<63> = BEL "Mram_mem6" PINNAME CLKARDCLKU;
PIN Mram_mem6_pins<62> = BEL "Mram_mem6" PINNAME CLKARDCLKL;
PIN Mram_mem7_pins<63> = BEL "Mram_mem7" PINNAME CLKARDCLKU;
PIN Mram_mem7_pins<62> = BEL "Mram_mem7" PINNAME CLKARDCLKL;
PIN Mram_mem8_pins<63> = BEL "Mram_mem8" PINNAME CLKARDCLKU;
PIN Mram_mem8_pins<62> = BEL "Mram_mem8" PINNAME CLKARDCLKL;
PIN Mram_mem_1_pins<63> = BEL "Mram_mem_1" PINNAME CLKARDCLKU;
PIN Mram_mem_1_pins<62> = BEL "Mram_mem_1" PINNAME CLKARDCLKL;
PIN Mram_mem_21_pins<63> = BEL "Mram_mem_21" PINNAME CLKARDCLKU;
PIN Mram_mem_21_pins<62> = BEL "Mram_mem_21" PINNAME CLKARDCLKL;
PIN Mram_mem_22_pins<63> = BEL "Mram_mem_22" PINNAME CLKARDCLKU;
PIN Mram_mem_22_pins<62> = BEL "Mram_mem_22" PINNAME CLKARDCLKL;
PIN Mram_mem_23_pins<63> = BEL "Mram_mem_23" PINNAME CLKARDCLKU;
PIN Mram_mem_23_pins<62> = BEL "Mram_mem_23" PINNAME CLKARDCLKL;
PIN Mram_mem_24_pins<63> = BEL "Mram_mem_24" PINNAME CLKARDCLKU;
PIN Mram_mem_24_pins<62> = BEL "Mram_mem_24" PINNAME CLKARDCLKL;
PIN
        lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem_pins<63>
        = BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem"
        PINNAME CLKARDCLKU;
PIN
        lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem_pins<62>
        = BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem"
        PINNAME CLKARDCLKL;
PIN
        lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem_pins<65>
        = BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem"
        PINNAME CLKBWRCLKU;
PIN
        lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem_pins<64>
        = BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem"
        PINNAME CLKBWRCLKL;
PIN
        lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem_pins<63>
        = BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem"
        PINNAME CLKARDCLKU;
PIN
        lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem_pins<62>
        = BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem"
        PINNAME CLKARDCLKL;
PIN
        lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem_pins<65>
        = BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem"
        PINNAME CLKBWRCLKU;
PIN
        lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem_pins<64>
        = BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem"
        PINNAME CLKBWRCLKL;
TIMEGRP PRDclk100 = BEL "xilinxmultiregimpl0_regs0" BEL
        "xilinxmultiregimpl2_regs0_0" BEL "xilinxmultiregimpl2_regs0_1" BEL
        "xilinxmultiregimpl2_regs0_2" BEL "xilinxmultiregimpl2_regs0_3" BEL
        "xilinxmultiregimpl2_regs0_4" BEL "xilinxmultiregimpl1_regs0_0" BEL
        "xilinxmultiregimpl1_regs0_1" BEL "xilinxmultiregimpl1_regs0_2" BEL
        "xilinxmultiregimpl1_regs0_3" BEL "xilinxmultiregimpl1_regs0_4" BEL
        "xilinxmultiregimpl1_regs0_5" BEL "xilinxmultiregimpl1_regs0_6" BEL
        "xilinxmultiregimpl1_regs0_7" BEL "xilinxmultiregimpl1_regs0_8" BEL
        "xilinxmultiregimpl1_regs0_9" BEL "xilinxmultiregimpl1_regs0_10" BEL
        "xilinxmultiregimpl1_regs0_11" BEL "xilinxmultiregimpl1_regs0_12" BEL
        "xilinxmultiregimpl1_regs0_13" BEL "xilinxmultiregimpl1_regs0_14" BEL
        "xilinxmultiregimpl1_regs0_15" BEL "int_rst" BEL
        "xilinxmultiregimpl0_regs1" BEL "xilinxmultiregimpl1_regs1_0" BEL
        "xilinxmultiregimpl1_regs1_1" BEL "xilinxmultiregimpl1_regs1_2" BEL
        "xilinxmultiregimpl1_regs1_3" BEL "xilinxmultiregimpl1_regs1_4" BEL
        "xilinxmultiregimpl1_regs1_5" BEL "xilinxmultiregimpl1_regs1_6" BEL
        "xilinxmultiregimpl1_regs1_7" BEL "xilinxmultiregimpl1_regs1_8" BEL
        "xilinxmultiregimpl1_regs1_9" BEL "xilinxmultiregimpl1_regs1_10" BEL
        "xilinxmultiregimpl1_regs1_11" BEL "xilinxmultiregimpl1_regs1_12" BEL
        "xilinxmultiregimpl1_regs1_13" BEL "xilinxmultiregimpl1_regs1_14" BEL
        "xilinxmultiregimpl1_regs1_15" BEL "xilinxmultiregimpl2_regs1_0" BEL
        "xilinxmultiregimpl2_regs1_1" BEL "xilinxmultiregimpl2_regs1_2" BEL
        "xilinxmultiregimpl2_regs1_3" BEL "xilinxmultiregimpl2_regs1_4" BEL
        "basesoc_rom_bus_ack" BEL "basesoc_bus_wishbone_dat_r_0" BEL
        "basesoc_bus_wishbone_dat_r_1" BEL "basesoc_bus_wishbone_dat_r_2" BEL
        "basesoc_bus_wishbone_dat_r_3" BEL "basesoc_bus_wishbone_dat_r_4" BEL
        "basesoc_bus_wishbone_dat_r_5" BEL "basesoc_bus_wishbone_dat_r_6" BEL
        "basesoc_bus_wishbone_dat_r_7" BEL "basesoc_uart_tx_old_trigger" BEL
        "basesoc_timer0_zero_old_trigger" BEL "basesoc_uart_rx_old_trigger"
        BEL "adxl362_active" BEL "SD_active" BEL "LCD_active" BEL "I2C_active"
        BEL "slave_sel_r_0" BEL "slave_sel_r_1" BEL "slave_sel_r_2" BEL
        "slave_sel_r_3" BEL "sel_r" BEL "display_cs2_0" BEL "display_cs2_1"
        BEL "display_cs2_2" BEL "display_cs2_3" BEL "display_cs2_4" BEL
        "display_cs2_5" BEL "basesoc_uart_phy_rx_r" BEL "adxl362_pending0" BEL
        "SD_pending0" BEL "LCD_pending0" BEL "I2C_pending0" BEL
        "basesoc_uart_phy_rx_reg_0" BEL "basesoc_uart_phy_rx_reg_1" BEL
        "basesoc_uart_phy_rx_reg_2" BEL "basesoc_uart_phy_rx_reg_3" BEL
        "basesoc_uart_phy_rx_reg_4" BEL "basesoc_uart_phy_rx_reg_5" BEL
        "basesoc_uart_phy_rx_reg_6" BEL "basesoc_uart_phy_rx_reg_7" BEL
        "temperature_status_0" BEL "temperature_status_1" BEL
        "temperature_status_2" BEL "temperature_status_3" BEL
        "temperature_status_4" BEL "temperature_status_5" BEL
        "temperature_status_6" BEL "temperature_status_7" BEL
        "temperature_status_8" BEL "temperature_status_9" BEL
        "temperature_status_10" BEL "temperature_status_11" BEL
        "vccbram_status_0" BEL "vccbram_status_1" BEL "vccbram_status_2" BEL
        "vccbram_status_3" BEL "vccbram_status_4" BEL "vccbram_status_5" BEL
        "vccbram_status_6" BEL "vccbram_status_7" BEL "vccbram_status_8" BEL
        "vccbram_status_9" BEL "vccbram_status_10" BEL "vccbram_status_11" BEL
        "vccint_status_0" BEL "vccint_status_1" BEL "vccint_status_2" BEL
        "vccint_status_3" BEL "vccint_status_4" BEL "vccint_status_5" BEL
        "vccint_status_6" BEL "vccint_status_7" BEL "vccint_status_8" BEL
        "vccint_status_9" BEL "vccint_status_10" BEL "vccint_status_11" BEL
        "vccaux_status_0" BEL "vccaux_status_1" BEL "vccaux_status_2" BEL
        "vccaux_status_3" BEL "vccaux_status_4" BEL "vccaux_status_5" BEL
        "vccaux_status_6" BEL "vccaux_status_7" BEL "vccaux_status_8" BEL
        "vccaux_status_9" BEL "vccaux_status_10" BEL "vccaux_status_11" BEL
        "basesoc_interface_dat_w_0" BEL "basesoc_interface_dat_w_1" BEL
        "basesoc_interface_dat_w_2" BEL "basesoc_interface_dat_w_3" BEL
        "basesoc_interface_dat_w_4" BEL "basesoc_interface_dat_w_5" BEL
        "basesoc_interface_dat_w_6" BEL "basesoc_interface_dat_w_7" BEL
        "basesoc_interface_adr_0" BEL "basesoc_interface_adr_1" BEL
        "basesoc_interface_adr_2" BEL "basesoc_interface_adr_3" BEL
        "basesoc_interface_adr_4" BEL "basesoc_interface_adr_5" BEL
        "basesoc_interface_adr_9" BEL "basesoc_interface_adr_10" BEL
        "basesoc_interface_adr_11" BEL "basesoc_interface_adr_12" BEL
        "basesoc_interface_adr_13" BEL "basesoc_uart_phy_sink_ready" BEL
        "basesoc_uart_phy_phase_accumulator_rx_0" BEL
        "basesoc_uart_phy_phase_accumulator_rx_1" BEL
        "basesoc_uart_phy_phase_accumulator_rx_2" BEL
        "basesoc_uart_phy_phase_accumulator_rx_3" BEL
        "basesoc_uart_phy_phase_accumulator_rx_4" BEL
        "basesoc_uart_phy_phase_accumulator_rx_5" BEL
        "basesoc_uart_phy_phase_accumulator_rx_6" BEL
        "basesoc_uart_phy_phase_accumulator_rx_7" BEL
        "basesoc_uart_phy_phase_accumulator_rx_8" BEL
        "basesoc_uart_phy_phase_accumulator_rx_9" BEL
        "basesoc_uart_phy_phase_accumulator_rx_10" BEL
        "basesoc_uart_phy_phase_accumulator_rx_11" BEL
        "basesoc_uart_phy_phase_accumulator_rx_12" BEL
        "basesoc_uart_phy_phase_accumulator_rx_13" BEL
        "basesoc_uart_phy_phase_accumulator_rx_14" BEL
        "basesoc_uart_phy_phase_accumulator_rx_15" BEL
        "basesoc_uart_phy_phase_accumulator_rx_16" BEL
        "basesoc_uart_phy_phase_accumulator_rx_17" BEL
        "basesoc_uart_phy_phase_accumulator_rx_18" BEL
        "basesoc_uart_phy_phase_accumulator_rx_19" BEL
        "basesoc_uart_phy_phase_accumulator_rx_20" BEL
        "basesoc_uart_phy_phase_accumulator_rx_21" BEL
        "basesoc_uart_phy_phase_accumulator_rx_22" BEL
        "basesoc_uart_phy_phase_accumulator_rx_23" BEL
        "basesoc_uart_phy_phase_accumulator_rx_24" BEL
        "basesoc_uart_phy_phase_accumulator_rx_25" BEL
        "basesoc_uart_phy_phase_accumulator_rx_26" BEL
        "basesoc_uart_phy_phase_accumulator_rx_27" BEL
        "basesoc_uart_phy_phase_accumulator_rx_28" BEL
        "basesoc_uart_phy_phase_accumulator_rx_29" BEL
        "basesoc_uart_phy_phase_accumulator_rx_30" BEL
        "basesoc_uart_phy_phase_accumulator_rx_31" BEL
        "basesoc_uart_phy_source_payload_data_0" BEL
        "basesoc_uart_phy_source_payload_data_1" BEL
        "basesoc_uart_phy_source_payload_data_2" BEL
        "basesoc_uart_phy_source_payload_data_3" BEL
        "basesoc_uart_phy_source_payload_data_4" BEL
        "basesoc_uart_phy_source_payload_data_5" BEL
        "basesoc_uart_phy_source_payload_data_6" BEL
        "basesoc_uart_phy_source_payload_data_7" BEL "memadr_3_0" BEL
        "memadr_3_1" BEL "memadr_3_2" BEL "memadr_3_3" BEL "memadr_3_4" BEL
        "memadr_3_5" BEL "interface4_bank_bus_dat_r_0" BEL
        "interface4_bank_bus_dat_r_1" BEL "interface4_bank_bus_dat_r_2" BEL
        "interface4_bank_bus_dat_r_3" BEL "interface4_bank_bus_dat_r_4" BEL
        "dna_status_0" BEL "dna_status_1" BEL "dna_status_2" BEL
        "dna_status_3" BEL "dna_status_4" BEL "dna_status_5" BEL
        "dna_status_6" BEL "dna_status_7" BEL "dna_status_8" BEL
        "dna_status_9" BEL "dna_status_10" BEL "dna_status_11" BEL
        "dna_status_12" BEL "dna_status_13" BEL "dna_status_14" BEL
        "dna_status_15" BEL "dna_status_16" BEL "dna_status_17" BEL
        "dna_status_18" BEL "dna_status_19" BEL "dna_status_20" BEL
        "dna_status_21" BEL "dna_status_22" BEL "dna_status_23" BEL
        "dna_status_24" BEL "dna_status_25" BEL "dna_status_26" BEL
        "dna_status_27" BEL "dna_status_28" BEL "dna_status_29" BEL
        "dna_status_30" BEL "dna_status_31" BEL "dna_status_32" BEL
        "dna_status_33" BEL "dna_status_34" BEL "dna_status_35" BEL
        "dna_status_36" BEL "dna_status_37" BEL "dna_status_38" BEL
        "dna_status_39" BEL "dna_status_40" BEL "dna_status_41" BEL
        "dna_status_42" BEL "dna_status_43" BEL "dna_status_44" BEL
        "dna_status_45" BEL "dna_status_46" BEL "dna_status_47" BEL
        "dna_status_48" BEL "dna_status_49" BEL "dna_status_50" BEL
        "dna_status_51" BEL "dna_status_52" BEL "dna_status_53" BEL
        "dna_status_54" BEL "dna_status_55" BEL "dna_status_56" BEL
        "basesoc_ctrl_storage_full_30" BEL "basesoc_ctrl_storage_full_31" BEL
        "basesoc_ctrl_storage_full_26" BEL "basesoc_ctrl_storage_full_29" BEL
        "basesoc_ctrl_storage_full_27" BEL "basesoc_ctrl_storage_full_22" BEL
        "basesoc_ctrl_storage_full_24" BEL "basesoc_ctrl_storage_full_23" BEL
        "basesoc_ctrl_storage_full_16" BEL "basesoc_ctrl_storage_full_19" BEL
        "basesoc_ctrl_storage_full_17" BEL "basesoc_ctrl_storage_full_11" BEL
        "basesoc_ctrl_storage_full_15" BEL "basesoc_ctrl_storage_full_13" BEL
        "basesoc_ctrl_storage_full_2" BEL "basesoc_ctrl_storage_full_8" BEL
        "basesoc_ctrl_storage_full_7" BEL "display_sel_storage_full_0" BEL
        "display_sel_storage_full_1" BEL "display_sel_storage_full_2" BEL
        "display_sel_storage_full_3" BEL "basesoc_ctrl_storage_full_1" BEL
        "basesoc_ctrl_storage_full_0" BEL "display_value_storage_full_0" BEL
        "display_value_storage_full_1" BEL "display_value_storage_full_2" BEL
        "display_value_storage_full_3" BEL "basesoc_uart_phy_storage_full_23"
        BEL "basesoc_uart_eventmanager_storage_full_0" BEL
        "basesoc_uart_eventmanager_storage_full_1" BEL
        "basesoc_uart_phy_storage_full_18" BEL
        "basesoc_uart_phy_storage_full_21" BEL
        "basesoc_uart_phy_storage_full_20" BEL
        "basesoc_uart_phy_storage_full_5" BEL
        "basesoc_uart_phy_storage_full_15" BEL
        "basesoc_uart_phy_storage_full_7" BEL
        "basesoc_uart_phy_storage_full_2" BEL
        "basesoc_uart_phy_storage_full_0" BEL "basesoc_ctrl_storage_full_21"
        BEL "basesoc_ctrl_storage_full_28" BEL "basesoc_ctrl_storage_full_25"
        BEL "basesoc_ctrl_storage_full_20" BEL "basesoc_ctrl_storage_full_18"
        BEL "basesoc_ctrl_storage_full_10" BEL "basesoc_ctrl_storage_full_14"
        BEL "basesoc_ctrl_storage_full_12" BEL "basesoc_ctrl_storage_full_5"
        BEL "basesoc_ctrl_storage_full_9" BEL "basesoc_ctrl_storage_full_6"
        BEL "basesoc_uart_phy_storage_full_22" BEL
        "basesoc_ctrl_storage_full_4" BEL "basesoc_ctrl_storage_full_3" BEL
        "basesoc_uart_phy_storage_full_16" BEL
        "basesoc_uart_phy_storage_full_19" BEL
        "basesoc_uart_phy_storage_full_17" BEL
        "basesoc_uart_phy_storage_full_12" BEL
        "basesoc_uart_phy_storage_full_14" BEL
        "basesoc_uart_phy_storage_full_13" BEL
        "basesoc_uart_phy_storage_full_9" BEL
        "basesoc_uart_phy_storage_full_11" BEL
        "basesoc_uart_phy_storage_full_10" BEL
        "basesoc_uart_phy_storage_full_4" BEL
        "basesoc_uart_phy_storage_full_8" BEL
        "basesoc_uart_phy_storage_full_6" BEL
        "basesoc_uart_phy_storage_full_3" BEL
        "basesoc_uart_phy_storage_full_1" BEL "I2C_config_storage_full_24" BEL
        "I2C_config_storage_full_25" BEL "I2C_config_storage_full_26" BEL
        "I2C_config_storage_full_27" BEL "I2C_config_storage_full_28" BEL
        "I2C_config_storage_full_29" BEL "I2C_config_storage_full_30" BEL
        "I2C_config_storage_full_31" BEL "I2C_config_offline" BEL
        "I2C_config_storage_full_1" BEL "I2C_config_storage_full_2" BEL
        "I2C_config_cs_polarity" BEL "I2C_config_clk_polarity" BEL
        "I2C_config_clk_phase" BEL "I2C_config_lsb_first" BEL
        "I2C_config_half_duplex" BEL "I2C_config_storage_full_16" BEL
        "I2C_config_storage_full_17" BEL "I2C_config_storage_full_18" BEL
        "I2C_config_storage_full_19" BEL "I2C_config_storage_full_20" BEL
        "I2C_config_storage_full_21" BEL "I2C_config_storage_full_22" BEL
        "I2C_config_storage_full_23" BEL "I2C_config_storage_full_8" BEL
        "I2C_config_storage_full_9" BEL "I2C_config_storage_full_10" BEL
        "I2C_config_storage_full_11" BEL "I2C_config_storage_full_12" BEL
        "I2C_config_storage_full_13" BEL "I2C_config_storage_full_14" BEL
        "I2C_config_storage_full_15" BEL "I2C_xfer_storage_full_8" BEL
        "I2C_xfer_storage_full_9" BEL "I2C_xfer_storage_full_10" BEL
        "I2C_xfer_storage_full_11" BEL "I2C_xfer_storage_full_12" BEL
        "I2C_xfer_storage_full_13" BEL "I2C_xfer_storage_full_14" BEL
        "I2C_xfer_storage_full_15" BEL "I2C_xfer_storage_full_24" BEL
        "I2C_xfer_storage_full_25" BEL "I2C_xfer_storage_full_26" BEL
        "I2C_xfer_storage_full_27" BEL "I2C_xfer_storage_full_28" BEL
        "I2C_xfer_storage_full_29" BEL "I2C_xfer_storage_full_30" BEL
        "I2C_xfer_storage_full_31" BEL "I2C_xfer_storage_full_16" BEL
        "I2C_xfer_storage_full_17" BEL "I2C_xfer_storage_full_18" BEL
        "I2C_xfer_storage_full_19" BEL "I2C_xfer_storage_full_20" BEL
        "I2C_xfer_storage_full_21" BEL "I2C_xfer_storage_full_22" BEL
        "I2C_xfer_storage_full_23" BEL "I2C_xfer_storage_full_0" BEL
        "I2C_xfer_storage_full_1" BEL "I2C_xfer_storage_full_2" BEL
        "I2C_xfer_storage_full_3" BEL "I2C_xfer_storage_full_4" BEL
        "I2C_xfer_storage_full_5" BEL "I2C_xfer_storage_full_6" BEL
        "I2C_xfer_storage_full_7" BEL "I2C_mosi_data_storage_full_24" BEL
        "I2C_mosi_data_storage_full_25" BEL "I2C_mosi_data_storage_full_26"
        BEL "I2C_mosi_data_storage_full_27" BEL
        "I2C_mosi_data_storage_full_28" BEL "I2C_mosi_data_storage_full_29"
        BEL "I2C_mosi_data_storage_full_30" BEL
        "I2C_mosi_data_storage_full_31" BEL "I2C_mosi_data_storage_full_0" BEL
        "I2C_mosi_data_storage_full_1" BEL "I2C_mosi_data_storage_full_2" BEL
        "I2C_mosi_data_storage_full_3" BEL "I2C_mosi_data_storage_full_4" BEL
        "I2C_mosi_data_storage_full_5" BEL "I2C_mosi_data_storage_full_6" BEL
        "I2C_mosi_data_storage_full_7" BEL "I2C_mosi_data_storage_full_16" BEL
        "I2C_mosi_data_storage_full_17" BEL "I2C_mosi_data_storage_full_18"
        BEL "I2C_mosi_data_storage_full_19" BEL
        "I2C_mosi_data_storage_full_20" BEL "I2C_mosi_data_storage_full_21"
        BEL "I2C_mosi_data_storage_full_22" BEL
        "I2C_mosi_data_storage_full_23" BEL "I2C_mosi_data_storage_full_8" BEL
        "I2C_mosi_data_storage_full_9" BEL "I2C_mosi_data_storage_full_10" BEL
        "I2C_mosi_data_storage_full_11" BEL "I2C_mosi_data_storage_full_12"
        BEL "I2C_mosi_data_storage_full_13" BEL
        "I2C_mosi_data_storage_full_14" BEL "I2C_mosi_data_storage_full_15"
        BEL "LCD_config_storage_full_8" BEL "LCD_config_storage_full_9" BEL
        "LCD_config_storage_full_10" BEL "LCD_config_storage_full_11" BEL
        "LCD_config_storage_full_12" BEL "LCD_config_storage_full_13" BEL
        "LCD_config_storage_full_14" BEL "LCD_config_storage_full_15" BEL
        "LCD_config_storage_full_24" BEL "LCD_config_storage_full_25" BEL
        "LCD_config_storage_full_26" BEL "LCD_config_storage_full_27" BEL
        "LCD_config_storage_full_28" BEL "LCD_config_storage_full_29" BEL
        "LCD_config_storage_full_30" BEL "LCD_config_storage_full_31" BEL
        "LCD_config_storage_full_16" BEL "LCD_config_storage_full_17" BEL
        "LCD_config_storage_full_18" BEL "LCD_config_storage_full_19" BEL
        "LCD_config_storage_full_20" BEL "LCD_config_storage_full_21" BEL
        "LCD_config_storage_full_22" BEL "LCD_config_storage_full_23" BEL
        "LCD_xfer_storage_full_16" BEL "LCD_xfer_storage_full_17" BEL
        "LCD_xfer_storage_full_18" BEL "LCD_xfer_storage_full_19" BEL
        "LCD_xfer_storage_full_20" BEL "LCD_xfer_storage_full_21" BEL
        "LCD_xfer_storage_full_22" BEL "LCD_xfer_storage_full_23" BEL
        "LCD_config_offline" BEL "LCD_config_storage_full_1" BEL
        "LCD_config_storage_full_2" BEL "LCD_config_cs_polarity" BEL
        "LCD_config_clk_polarity" BEL "LCD_config_clk_phase" BEL
        "LCD_config_lsb_first" BEL "LCD_config_half_duplex" BEL
        "LCD_xfer_storage_full_24" BEL "LCD_xfer_storage_full_25" BEL
        "LCD_xfer_storage_full_26" BEL "LCD_xfer_storage_full_27" BEL
        "LCD_xfer_storage_full_28" BEL "LCD_xfer_storage_full_29" BEL
        "LCD_xfer_storage_full_30" BEL "LCD_xfer_storage_full_31" BEL
        "LCD_mosi_data_storage_full_24" BEL "LCD_mosi_data_storage_full_25"
        BEL "LCD_mosi_data_storage_full_26" BEL
        "LCD_mosi_data_storage_full_27" BEL "LCD_mosi_data_storage_full_28"
        BEL "LCD_mosi_data_storage_full_29" BEL
        "LCD_mosi_data_storage_full_30" BEL "LCD_mosi_data_storage_full_31"
        BEL "LCD_xfer_storage_full_8" BEL "LCD_xfer_storage_full_9" BEL
        "LCD_xfer_storage_full_10" BEL "LCD_xfer_storage_full_11" BEL
        "LCD_xfer_storage_full_12" BEL "LCD_xfer_storage_full_13" BEL
        "LCD_xfer_storage_full_14" BEL "LCD_xfer_storage_full_15" BEL
        "LCD_xfer_storage_full_0" BEL "LCD_xfer_storage_full_1" BEL
        "LCD_xfer_storage_full_2" BEL "LCD_xfer_storage_full_3" BEL
        "LCD_xfer_storage_full_4" BEL "LCD_xfer_storage_full_5" BEL
        "LCD_xfer_storage_full_6" BEL "LCD_xfer_storage_full_7" BEL
        "LCD_mosi_data_storage_full_0" BEL "LCD_mosi_data_storage_full_1" BEL
        "LCD_mosi_data_storage_full_2" BEL "LCD_mosi_data_storage_full_3" BEL
        "LCD_mosi_data_storage_full_4" BEL "LCD_mosi_data_storage_full_5" BEL
        "LCD_mosi_data_storage_full_6" BEL "LCD_mosi_data_storage_full_7" BEL
        "LCD_mosi_data_storage_full_16" BEL "LCD_mosi_data_storage_full_17"
        BEL "LCD_mosi_data_storage_full_18" BEL
        "LCD_mosi_data_storage_full_19" BEL "LCD_mosi_data_storage_full_20"
        BEL "LCD_mosi_data_storage_full_21" BEL
        "LCD_mosi_data_storage_full_22" BEL "LCD_mosi_data_storage_full_23"
        BEL "LCD_mosi_data_storage_full_8" BEL "LCD_mosi_data_storage_full_9"
        BEL "LCD_mosi_data_storage_full_10" BEL
        "LCD_mosi_data_storage_full_11" BEL "LCD_mosi_data_storage_full_12"
        BEL "LCD_mosi_data_storage_full_13" BEL
        "LCD_mosi_data_storage_full_14" BEL "LCD_mosi_data_storage_full_15"
        BEL "SD_config_storage_full_8" BEL "SD_config_storage_full_9" BEL
        "SD_config_storage_full_10" BEL "SD_config_storage_full_11" BEL
        "SD_config_storage_full_12" BEL "SD_config_storage_full_13" BEL
        "SD_config_storage_full_14" BEL "SD_config_storage_full_15" BEL
        "SD_config_storage_full_24" BEL "SD_config_storage_full_25" BEL
        "SD_config_storage_full_26" BEL "SD_config_storage_full_27" BEL
        "SD_config_storage_full_28" BEL "SD_config_storage_full_29" BEL
        "SD_config_storage_full_30" BEL "SD_config_storage_full_31" BEL
        "SD_config_storage_full_16" BEL "SD_config_storage_full_17" BEL
        "SD_config_storage_full_18" BEL "SD_config_storage_full_19" BEL
        "SD_config_storage_full_20" BEL "SD_config_storage_full_21" BEL
        "SD_config_storage_full_22" BEL "SD_config_storage_full_23" BEL
        "SD_xfer_storage_full_16" BEL "SD_xfer_storage_full_17" BEL
        "SD_xfer_storage_full_18" BEL "SD_xfer_storage_full_19" BEL
        "SD_xfer_storage_full_20" BEL "SD_xfer_storage_full_21" BEL
        "SD_xfer_storage_full_22" BEL "SD_xfer_storage_full_23" BEL
        "SD_config_offline" BEL "SD_config_storage_full_1" BEL
        "SD_config_storage_full_2" BEL "SD_config_cs_polarity" BEL
        "SD_config_clk_polarity" BEL "SD_config_clk_phase" BEL
        "SD_config_lsb_first" BEL "SD_config_half_duplex" BEL
        "SD_xfer_storage_full_24" BEL "SD_xfer_storage_full_25" BEL
        "SD_xfer_storage_full_26" BEL "SD_xfer_storage_full_27" BEL
        "SD_xfer_storage_full_28" BEL "SD_xfer_storage_full_29" BEL
        "SD_xfer_storage_full_30" BEL "SD_xfer_storage_full_31" BEL
        "SD_xfer_storage_full_8" BEL "SD_xfer_storage_full_9" BEL
        "SD_xfer_storage_full_10" BEL "SD_xfer_storage_full_11" BEL
        "SD_xfer_storage_full_12" BEL "SD_xfer_storage_full_13" BEL
        "SD_xfer_storage_full_14" BEL "SD_xfer_storage_full_15" BEL
        "SD_xfer_storage_full_0" BEL "SD_xfer_storage_full_1" BEL
        "SD_xfer_storage_full_2" BEL "SD_xfer_storage_full_3" BEL
        "SD_xfer_storage_full_4" BEL "SD_xfer_storage_full_5" BEL
        "SD_xfer_storage_full_6" BEL "SD_xfer_storage_full_7" BEL
        "SD_mosi_data_storage_full_8" BEL "SD_mosi_data_storage_full_9" BEL
        "SD_mosi_data_storage_full_10" BEL "SD_mosi_data_storage_full_11" BEL
        "SD_mosi_data_storage_full_12" BEL "SD_mosi_data_storage_full_13" BEL
        "SD_mosi_data_storage_full_14" BEL "SD_mosi_data_storage_full_15" BEL
        "SD_mosi_data_storage_full_24" BEL "SD_mosi_data_storage_full_25" BEL
        "SD_mosi_data_storage_full_26" BEL "SD_mosi_data_storage_full_27" BEL
        "SD_mosi_data_storage_full_28" BEL "SD_mosi_data_storage_full_29" BEL
        "SD_mosi_data_storage_full_30" BEL "SD_mosi_data_storage_full_31" BEL
        "SD_mosi_data_storage_full_16" BEL "SD_mosi_data_storage_full_17" BEL
        "SD_mosi_data_storage_full_18" BEL "SD_mosi_data_storage_full_19" BEL
        "SD_mosi_data_storage_full_20" BEL "SD_mosi_data_storage_full_21" BEL
        "SD_mosi_data_storage_full_22" BEL "SD_mosi_data_storage_full_23" BEL
        "adxl362_config_storage_full_16" BEL "adxl362_config_storage_full_17"
        BEL "adxl362_config_storage_full_18" BEL
        "adxl362_config_storage_full_19" BEL "adxl362_config_storage_full_20"
        BEL "adxl362_config_storage_full_21" BEL
        "adxl362_config_storage_full_22" BEL "adxl362_config_storage_full_23"
        BEL "SD_mosi_data_storage_full_0" BEL "SD_mosi_data_storage_full_1"
        BEL "SD_mosi_data_storage_full_2" BEL "SD_mosi_data_storage_full_3"
        BEL "SD_mosi_data_storage_full_4" BEL "SD_mosi_data_storage_full_5"
        BEL "SD_mosi_data_storage_full_6" BEL "SD_mosi_data_storage_full_7"
        BEL "adxl362_config_storage_full_24" BEL
        "adxl362_config_storage_full_25" BEL "adxl362_config_storage_full_26"
        BEL "adxl362_config_storage_full_27" BEL
        "adxl362_config_storage_full_28" BEL "adxl362_config_storage_full_29"
        BEL "adxl362_config_storage_full_30" BEL
        "adxl362_config_storage_full_31" BEL "adxl362_xfer_storage_full_24"
        BEL "adxl362_xfer_storage_full_25" BEL "adxl362_xfer_storage_full_26"
        BEL "adxl362_xfer_storage_full_27" BEL "adxl362_xfer_storage_full_28"
        BEL "adxl362_xfer_storage_full_29" BEL "adxl362_xfer_storage_full_30"
        BEL "adxl362_xfer_storage_full_31" BEL "adxl362_config_storage_full_8"
        BEL "adxl362_config_storage_full_9" BEL
        "adxl362_config_storage_full_10" BEL "adxl362_config_storage_full_11"
        BEL "adxl362_config_storage_full_12" BEL
        "adxl362_config_storage_full_13" BEL "adxl362_config_storage_full_14"
        BEL "adxl362_config_storage_full_15" BEL "adxl362_config_offline" BEL
        "adxl362_config_storage_full_1" BEL "adxl362_config_storage_full_2"
        BEL "adxl362_config_cs_polarity" BEL "adxl362_config_clk_polarity" BEL
        "adxl362_config_clk_phase" BEL "adxl362_config_lsb_first" BEL
        "adxl362_config_half_duplex" BEL "adxl362_xfer_storage_full_0" BEL
        "adxl362_xfer_storage_full_1" BEL "adxl362_xfer_storage_full_2" BEL
        "adxl362_xfer_storage_full_3" BEL "adxl362_xfer_storage_full_4" BEL
        "adxl362_xfer_storage_full_5" BEL "adxl362_xfer_storage_full_6" BEL
        "adxl362_xfer_storage_full_7" BEL "adxl362_xfer_storage_full_16" BEL
        "adxl362_xfer_storage_full_17" BEL "adxl362_xfer_storage_full_18" BEL
        "adxl362_xfer_storage_full_19" BEL "adxl362_xfer_storage_full_20" BEL
        "adxl362_xfer_storage_full_21" BEL "adxl362_xfer_storage_full_22" BEL
        "adxl362_xfer_storage_full_23" BEL "adxl362_xfer_storage_full_8" BEL
        "adxl362_xfer_storage_full_9" BEL "adxl362_xfer_storage_full_10" BEL
        "adxl362_xfer_storage_full_11" BEL "adxl362_xfer_storage_full_12" BEL
        "adxl362_xfer_storage_full_13" BEL "adxl362_xfer_storage_full_14" BEL
        "adxl362_xfer_storage_full_15" BEL "adxl362_mosi_data_storage_full_8"
        BEL "adxl362_mosi_data_storage_full_9" BEL
        "adxl362_mosi_data_storage_full_10" BEL
        "adxl362_mosi_data_storage_full_11" BEL
        "adxl362_mosi_data_storage_full_12" BEL
        "adxl362_mosi_data_storage_full_13" BEL
        "adxl362_mosi_data_storage_full_14" BEL
        "adxl362_mosi_data_storage_full_15" BEL
        "adxl362_mosi_data_storage_full_24" BEL
        "adxl362_mosi_data_storage_full_25" BEL
        "adxl362_mosi_data_storage_full_26" BEL
        "adxl362_mosi_data_storage_full_27" BEL
        "adxl362_mosi_data_storage_full_28" BEL
        "adxl362_mosi_data_storage_full_29" BEL
        "adxl362_mosi_data_storage_full_30" BEL
        "adxl362_mosi_data_storage_full_31" BEL
        "adxl362_mosi_data_storage_full_16" BEL
        "adxl362_mosi_data_storage_full_17" BEL
        "adxl362_mosi_data_storage_full_18" BEL
        "adxl362_mosi_data_storage_full_19" BEL
        "adxl362_mosi_data_storage_full_20" BEL
        "adxl362_mosi_data_storage_full_21" BEL
        "adxl362_mosi_data_storage_full_22" BEL
        "adxl362_mosi_data_storage_full_23" BEL "user_led0" BEL "user_led1"
        BEL "user_led2" BEL "user_led3" BEL "user_led4" BEL "user_led5" BEL
        "user_led6" BEL "user_led7" BEL "adxl362_mosi_data_storage_full_0" BEL
        "adxl362_mosi_data_storage_full_1" BEL
        "adxl362_mosi_data_storage_full_2" BEL
        "adxl362_mosi_data_storage_full_3" BEL
        "adxl362_mosi_data_storage_full_4" BEL
        "adxl362_mosi_data_storage_full_5" BEL
        "adxl362_mosi_data_storage_full_6" BEL
        "adxl362_mosi_data_storage_full_7" BEL "user_led8" BEL "user_led9" BEL
        "user_led10" BEL "user_led11" BEL "user_led12" BEL "user_led13" BEL
        "user_led14" BEL "user_led15" BEL "r_width_storage_full_8" BEL
        "r_width_storage_full_9" BEL "r_width_storage_full_10" BEL
        "r_width_storage_full_11" BEL "r_width_storage_full_12" BEL
        "r_width_storage_full_13" BEL "r_width_storage_full_14" BEL
        "r_width_storage_full_15" BEL "r_width_storage_full_24" BEL
        "r_width_storage_full_25" BEL "r_width_storage_full_26" BEL
        "r_width_storage_full_27" BEL "r_width_storage_full_28" BEL
        "r_width_storage_full_29" BEL "r_width_storage_full_30" BEL
        "r_width_storage_full_31" BEL "r_width_storage_full_16" BEL
        "r_width_storage_full_17" BEL "r_width_storage_full_18" BEL
        "r_width_storage_full_19" BEL "r_width_storage_full_20" BEL
        "r_width_storage_full_21" BEL "r_width_storage_full_22" BEL
        "r_width_storage_full_23" BEL "r_width_storage_full_0" BEL
        "r_width_storage_full_1" BEL "r_width_storage_full_2" BEL
        "r_width_storage_full_3" BEL "r_width_storage_full_4" BEL
        "r_width_storage_full_5" BEL "r_width_storage_full_6" BEL
        "r_width_storage_full_7" BEL "r_period_storage_full_24" BEL
        "r_period_storage_full_25" BEL "r_period_storage_full_26" BEL
        "r_period_storage_full_27" BEL "r_period_storage_full_28" BEL
        "r_period_storage_full_29" BEL "r_period_storage_full_30" BEL
        "r_period_storage_full_31" BEL "r_period_storage_full_0" BEL
        "r_period_storage_full_1" BEL "r_period_storage_full_2" BEL
        "r_period_storage_full_3" BEL "r_period_storage_full_4" BEL
        "r_period_storage_full_5" BEL "r_period_storage_full_6" BEL
        "r_period_storage_full_7" BEL "r_period_storage_full_16" BEL
        "r_period_storage_full_17" BEL "r_period_storage_full_18" BEL
        "r_period_storage_full_19" BEL "r_period_storage_full_20" BEL
        "r_period_storage_full_21" BEL "r_period_storage_full_22" BEL
        "r_period_storage_full_23" BEL "r_period_storage_full_8" BEL
        "r_period_storage_full_9" BEL "r_period_storage_full_10" BEL
        "r_period_storage_full_11" BEL "r_period_storage_full_12" BEL
        "r_period_storage_full_13" BEL "r_period_storage_full_14" BEL
        "r_period_storage_full_15" BEL "g_width_storage_full_8" BEL
        "g_width_storage_full_9" BEL "g_width_storage_full_10" BEL
        "g_width_storage_full_11" BEL "g_width_storage_full_12" BEL
        "g_width_storage_full_13" BEL "g_width_storage_full_14" BEL
        "g_width_storage_full_15" BEL "g_width_storage_full_24" BEL
        "g_width_storage_full_25" BEL "g_width_storage_full_26" BEL
        "g_width_storage_full_27" BEL "g_width_storage_full_28" BEL
        "g_width_storage_full_29" BEL "g_width_storage_full_30" BEL
        "g_width_storage_full_31" BEL "g_width_storage_full_16" BEL
        "g_width_storage_full_17" BEL "g_width_storage_full_18" BEL
        "g_width_storage_full_19" BEL "g_width_storage_full_20" BEL
        "g_width_storage_full_21" BEL "g_width_storage_full_22" BEL
        "g_width_storage_full_23" BEL "g_period_storage_full_16" BEL
        "g_period_storage_full_17" BEL "g_period_storage_full_18" BEL
        "g_period_storage_full_19" BEL "g_period_storage_full_20" BEL
        "g_period_storage_full_21" BEL "g_period_storage_full_22" BEL
        "g_period_storage_full_23" BEL "g_width_storage_full_0" BEL
        "g_width_storage_full_1" BEL "g_width_storage_full_2" BEL
        "g_width_storage_full_3" BEL "g_width_storage_full_4" BEL
        "g_width_storage_full_5" BEL "g_width_storage_full_6" BEL
        "g_width_storage_full_7" BEL "g_period_storage_full_24" BEL
        "g_period_storage_full_25" BEL "g_period_storage_full_26" BEL
        "g_period_storage_full_27" BEL "g_period_storage_full_28" BEL
        "g_period_storage_full_29" BEL "g_period_storage_full_30" BEL
        "g_period_storage_full_31" BEL "b_width_storage_full_24" BEL
        "b_width_storage_full_25" BEL "b_width_storage_full_26" BEL
        "b_width_storage_full_27" BEL "b_width_storage_full_28" BEL
        "b_width_storage_full_29" BEL "b_width_storage_full_30" BEL
        "b_width_storage_full_31" BEL "g_period_storage_full_8" BEL
        "g_period_storage_full_9" BEL "g_period_storage_full_10" BEL
        "g_period_storage_full_11" BEL "g_period_storage_full_12" BEL
        "g_period_storage_full_13" BEL "g_period_storage_full_14" BEL
        "g_period_storage_full_15" BEL "g_period_storage_full_0" BEL
        "g_period_storage_full_1" BEL "g_period_storage_full_2" BEL
        "g_period_storage_full_3" BEL "g_period_storage_full_4" BEL
        "g_period_storage_full_5" BEL "g_period_storage_full_6" BEL
        "g_period_storage_full_7" BEL "b_width_storage_full_0" BEL
        "b_width_storage_full_1" BEL "b_width_storage_full_2" BEL
        "b_width_storage_full_3" BEL "b_width_storage_full_4" BEL
        "b_width_storage_full_5" BEL "b_width_storage_full_6" BEL
        "b_width_storage_full_7" BEL "b_width_storage_full_16" BEL
        "b_width_storage_full_17" BEL "b_width_storage_full_18" BEL
        "b_width_storage_full_19" BEL "b_width_storage_full_20" BEL
        "b_width_storage_full_21" BEL "b_width_storage_full_22" BEL
        "b_width_storage_full_23" BEL "b_width_storage_full_8" BEL
        "b_width_storage_full_9" BEL "b_width_storage_full_10" BEL
        "b_width_storage_full_11" BEL "b_width_storage_full_12" BEL
        "b_width_storage_full_13" BEL "b_width_storage_full_14" BEL
        "b_width_storage_full_15" BEL "b_period_storage_full_8" BEL
        "b_period_storage_full_9" BEL "b_period_storage_full_10" BEL
        "b_period_storage_full_11" BEL "b_period_storage_full_12" BEL
        "b_period_storage_full_13" BEL "b_period_storage_full_14" BEL
        "b_period_storage_full_15" BEL "b_period_storage_full_24" BEL
        "b_period_storage_full_25" BEL "b_period_storage_full_26" BEL
        "b_period_storage_full_27" BEL "b_period_storage_full_28" BEL
        "b_period_storage_full_29" BEL "b_period_storage_full_30" BEL
        "b_period_storage_full_31" BEL "b_period_storage_full_16" BEL
        "b_period_storage_full_17" BEL "b_period_storage_full_18" BEL
        "b_period_storage_full_19" BEL "b_period_storage_full_20" BEL
        "b_period_storage_full_21" BEL "b_period_storage_full_22" BEL
        "b_period_storage_full_23" BEL "basesoc_timer0_load_storage_full_16"
        BEL "basesoc_timer0_load_storage_full_17" BEL
        "basesoc_timer0_load_storage_full_18" BEL
        "basesoc_timer0_load_storage_full_19" BEL
        "basesoc_timer0_load_storage_full_20" BEL
        "basesoc_timer0_load_storage_full_21" BEL
        "basesoc_timer0_load_storage_full_22" BEL
        "basesoc_timer0_load_storage_full_23" BEL "b_period_storage_full_0"
        BEL "b_period_storage_full_1" BEL "b_period_storage_full_2" BEL
        "b_period_storage_full_3" BEL "b_period_storage_full_4" BEL
        "b_period_storage_full_5" BEL "b_period_storage_full_6" BEL
        "b_period_storage_full_7" BEL "basesoc_timer0_load_storage_full_24"
        BEL "basesoc_timer0_load_storage_full_25" BEL
        "basesoc_timer0_load_storage_full_26" BEL
        "basesoc_timer0_load_storage_full_27" BEL
        "basesoc_timer0_load_storage_full_28" BEL
        "basesoc_timer0_load_storage_full_29" BEL
        "basesoc_timer0_load_storage_full_30" BEL
        "basesoc_timer0_load_storage_full_31" BEL
        "basesoc_timer0_load_storage_full_8" BEL
        "basesoc_timer0_load_storage_full_9" BEL
        "basesoc_timer0_load_storage_full_10" BEL
        "basesoc_timer0_load_storage_full_11" BEL
        "basesoc_timer0_load_storage_full_12" BEL
        "basesoc_timer0_load_storage_full_13" BEL
        "basesoc_timer0_load_storage_full_14" BEL
        "basesoc_timer0_load_storage_full_15" BEL
        "basesoc_timer0_load_storage_full_0" BEL
        "basesoc_timer0_load_storage_full_1" BEL
        "basesoc_timer0_load_storage_full_2" BEL
        "basesoc_timer0_load_storage_full_3" BEL
        "basesoc_timer0_load_storage_full_4" BEL
        "basesoc_timer0_load_storage_full_5" BEL
        "basesoc_timer0_load_storage_full_6" BEL
        "basesoc_timer0_load_storage_full_7" BEL
        "basesoc_timer0_reload_storage_full_8" BEL
        "basesoc_timer0_reload_storage_full_9" BEL
        "basesoc_timer0_reload_storage_full_10" BEL
        "basesoc_timer0_reload_storage_full_11" BEL
        "basesoc_timer0_reload_storage_full_12" BEL
        "basesoc_timer0_reload_storage_full_13" BEL
        "basesoc_timer0_reload_storage_full_14" BEL
        "basesoc_timer0_reload_storage_full_15" BEL
        "basesoc_timer0_reload_storage_full_24" BEL
        "basesoc_timer0_reload_storage_full_25" BEL
        "basesoc_timer0_reload_storage_full_26" BEL
        "basesoc_timer0_reload_storage_full_27" BEL
        "basesoc_timer0_reload_storage_full_28" BEL
        "basesoc_timer0_reload_storage_full_29" BEL
        "basesoc_timer0_reload_storage_full_30" BEL
        "basesoc_timer0_reload_storage_full_31" BEL
        "basesoc_timer0_reload_storage_full_16" BEL
        "basesoc_timer0_reload_storage_full_17" BEL
        "basesoc_timer0_reload_storage_full_18" BEL
        "basesoc_timer0_reload_storage_full_19" BEL
        "basesoc_timer0_reload_storage_full_20" BEL
        "basesoc_timer0_reload_storage_full_21" BEL
        "basesoc_timer0_reload_storage_full_22" BEL
        "basesoc_timer0_reload_storage_full_23" BEL
        "basesoc_timer0_reload_storage_full_0" BEL
        "basesoc_timer0_reload_storage_full_1" BEL
        "basesoc_timer0_reload_storage_full_2" BEL
        "basesoc_timer0_reload_storage_full_3" BEL
        "basesoc_timer0_reload_storage_full_4" BEL
        "basesoc_timer0_reload_storage_full_5" BEL
        "basesoc_timer0_reload_storage_full_6" BEL
        "basesoc_timer0_reload_storage_full_7" BEL
        "basesoc_uart_phy_storage_full_24" BEL
        "basesoc_uart_phy_storage_full_25" BEL
        "basesoc_uart_phy_storage_full_26" BEL
        "basesoc_uart_phy_storage_full_27" BEL
        "basesoc_uart_phy_storage_full_28" BEL
        "basesoc_uart_phy_storage_full_29" BEL
        "basesoc_uart_phy_storage_full_30" BEL
        "basesoc_uart_phy_storage_full_31" BEL "memdat_1_0" BEL "memdat_1_1"
        BEL "memdat_1_2" BEL "memdat_1_3" BEL "memdat_1_4" BEL "memdat_1_5"
        BEL "memdat_1_6" BEL "memdat_1_7" BEL "memdat_3_0" BEL "memdat_3_1"
        BEL "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5"
        BEL "memdat_3_6" BEL "memdat_3_7" BEL "adxl362_data_write_0" BEL
        "adxl362_data_write_1" BEL "adxl362_data_write_2" BEL
        "adxl362_data_write_3" BEL "adxl362_data_write_4" BEL
        "adxl362_data_write_5" BEL "adxl362_data_write_6" BEL
        "adxl362_data_write_7" BEL "adxl362_data_write_8" BEL
        "adxl362_data_write_9" BEL "adxl362_data_write_10" BEL
        "adxl362_data_write_11" BEL "adxl362_data_write_12" BEL
        "adxl362_data_write_13" BEL "adxl362_data_write_14" BEL
        "adxl362_data_write_15" BEL "adxl362_data_write_16" BEL
        "adxl362_data_write_17" BEL "adxl362_data_write_18" BEL
        "adxl362_data_write_19" BEL "adxl362_data_write_20" BEL
        "adxl362_data_write_21" BEL "adxl362_data_write_22" BEL
        "adxl362_data_write_23" BEL "adxl362_data_write_24" BEL
        "adxl362_data_write_25" BEL "adxl362_data_write_26" BEL
        "adxl362_data_write_27" BEL "adxl362_data_write_28" BEL
        "adxl362_data_write_29" BEL "adxl362_data_write_30" BEL
        "adxl362_data_write_31" BEL "display_values1_0" BEL
        "display_values1_1" BEL "display_values1_2" BEL "display_values1_3"
        BEL "display_values0_0" BEL "display_values0_1" BEL
        "display_values0_2" BEL "display_values0_3" BEL "display_values2_0"
        BEL "display_values2_1" BEL "display_values2_2" BEL
        "display_values2_3" BEL "display_values3_0" BEL "display_values3_1"
        BEL "display_values3_2" BEL "display_values3_3" BEL
        "display_values4_0" BEL "display_values4_1" BEL "display_values4_2"
        BEL "display_values4_3" BEL "display_values5_0" BEL
        "display_values5_1" BEL "display_values5_2" BEL "display_values5_3"
        BEL "SD_data_write_0" BEL "SD_data_write_1" BEL "SD_data_write_2" BEL
        "SD_data_write_3" BEL "SD_data_write_4" BEL "SD_data_write_5" BEL
        "SD_data_write_6" BEL "SD_data_write_7" BEL "SD_data_write_8" BEL
        "SD_data_write_9" BEL "SD_data_write_10" BEL "SD_data_write_11" BEL
        "SD_data_write_12" BEL "SD_data_write_13" BEL "SD_data_write_14" BEL
        "SD_data_write_15" BEL "SD_data_write_16" BEL "SD_data_write_17" BEL
        "SD_data_write_18" BEL "SD_data_write_19" BEL "SD_data_write_20" BEL
        "SD_data_write_21" BEL "SD_data_write_22" BEL "SD_data_write_23" BEL
        "SD_data_write_24" BEL "SD_data_write_25" BEL "SD_data_write_26" BEL
        "SD_data_write_27" BEL "SD_data_write_28" BEL "SD_data_write_29" BEL
        "SD_data_write_30" BEL "SD_data_write_31" BEL "LCD_data_write_0" BEL
        "LCD_data_write_1" BEL "LCD_data_write_2" BEL "LCD_data_write_3" BEL
        "LCD_data_write_4" BEL "LCD_data_write_5" BEL "LCD_data_write_6" BEL
        "LCD_data_write_7" BEL "LCD_data_write_8" BEL "LCD_data_write_9" BEL
        "LCD_data_write_10" BEL "LCD_data_write_11" BEL "LCD_data_write_12"
        BEL "LCD_data_write_13" BEL "LCD_data_write_14" BEL
        "LCD_data_write_15" BEL "LCD_data_write_16" BEL "LCD_data_write_17"
        BEL "LCD_data_write_18" BEL "LCD_data_write_19" BEL
        "LCD_data_write_20" BEL "LCD_data_write_21" BEL "LCD_data_write_22"
        BEL "LCD_data_write_23" BEL "LCD_data_write_24" BEL
        "LCD_data_write_25" BEL "LCD_data_write_26" BEL "LCD_data_write_27"
        BEL "LCD_data_write_28" BEL "LCD_data_write_29" BEL
        "LCD_data_write_30" BEL "LCD_data_write_31" BEL "I2C_data_write_0" BEL
        "I2C_data_write_1" BEL "I2C_data_write_2" BEL "I2C_data_write_3" BEL
        "I2C_data_write_4" BEL "I2C_data_write_5" BEL "I2C_data_write_6" BEL
        "I2C_data_write_7" BEL "I2C_data_write_8" BEL "I2C_data_write_9" BEL
        "I2C_data_write_10" BEL "I2C_data_write_11" BEL "I2C_data_write_12"
        BEL "I2C_data_write_13" BEL "I2C_data_write_14" BEL
        "I2C_data_write_15" BEL "I2C_data_write_16" BEL "I2C_data_write_17"
        BEL "I2C_data_write_18" BEL "I2C_data_write_19" BEL
        "I2C_data_write_20" BEL "I2C_data_write_21" BEL "I2C_data_write_22"
        BEL "I2C_data_write_23" BEL "I2C_data_write_24" BEL
        "I2C_data_write_25" BEL "I2C_data_write_26" BEL "I2C_data_write_27"
        BEL "I2C_data_write_28" BEL "I2C_data_write_29" BEL
        "I2C_data_write_30" BEL "I2C_data_write_31" BEL
        "interface10_bank_bus_dat_r_0" BEL "interface10_bank_bus_dat_r_1" BEL
        "interface10_bank_bus_dat_r_2" BEL "interface10_bank_bus_dat_r_3" BEL
        "interface10_bank_bus_dat_r_4" BEL "interface10_bank_bus_dat_r_5" BEL
        "interface10_bank_bus_dat_r_6" BEL "interface10_bank_bus_dat_r_7" BEL
        "interface14_bank_bus_dat_r_0" BEL "interface14_bank_bus_dat_r_1" BEL
        "interface14_bank_bus_dat_r_2" BEL "interface14_bank_bus_dat_r_3" BEL
        "interface14_bank_bus_dat_r_4" BEL "interface14_bank_bus_dat_r_5" BEL
        "interface14_bank_bus_dat_r_6" BEL "interface14_bank_bus_dat_r_7" BEL
        "basesoc_uart_phy_uart_clk_txen" BEL
        "basesoc_uart_phy_phase_accumulator_tx_0" BEL
        "basesoc_uart_phy_phase_accumulator_tx_1" BEL
        "basesoc_uart_phy_phase_accumulator_tx_2" BEL
        "basesoc_uart_phy_phase_accumulator_tx_3" BEL
        "basesoc_uart_phy_phase_accumulator_tx_4" BEL
        "basesoc_uart_phy_phase_accumulator_tx_5" BEL
        "basesoc_uart_phy_phase_accumulator_tx_6" BEL
        "basesoc_uart_phy_phase_accumulator_tx_7" BEL
        "basesoc_uart_phy_phase_accumulator_tx_8" BEL
        "basesoc_uart_phy_phase_accumulator_tx_9" BEL
        "basesoc_uart_phy_phase_accumulator_tx_10" BEL
        "basesoc_uart_phy_phase_accumulator_tx_11" BEL
        "basesoc_uart_phy_phase_accumulator_tx_12" BEL
        "basesoc_uart_phy_phase_accumulator_tx_13" BEL
        "basesoc_uart_phy_phase_accumulator_tx_14" BEL
        "basesoc_uart_phy_phase_accumulator_tx_15" BEL
        "basesoc_uart_phy_phase_accumulator_tx_16" BEL
        "basesoc_uart_phy_phase_accumulator_tx_17" BEL
        "basesoc_uart_phy_phase_accumulator_tx_18" BEL
        "basesoc_uart_phy_phase_accumulator_tx_19" BEL
        "basesoc_uart_phy_phase_accumulator_tx_20" BEL
        "basesoc_uart_phy_phase_accumulator_tx_21" BEL
        "basesoc_uart_phy_phase_accumulator_tx_22" BEL
        "basesoc_uart_phy_phase_accumulator_tx_23" BEL
        "basesoc_uart_phy_phase_accumulator_tx_24" BEL
        "basesoc_uart_phy_phase_accumulator_tx_25" BEL
        "basesoc_uart_phy_phase_accumulator_tx_26" BEL
        "basesoc_uart_phy_phase_accumulator_tx_27" BEL
        "basesoc_uart_phy_phase_accumulator_tx_28" BEL
        "basesoc_uart_phy_phase_accumulator_tx_29" BEL
        "basesoc_uart_phy_phase_accumulator_tx_30" BEL
        "basesoc_uart_phy_phase_accumulator_tx_31" BEL
        "basesoc_uart_phy_uart_clk_rxen" BEL "basesoc_timer0_value_0" BEL
        "basesoc_timer0_value_1" BEL "basesoc_timer0_value_2" BEL
        "basesoc_timer0_value_3" BEL "basesoc_timer0_value_4" BEL
        "basesoc_timer0_value_5" BEL "basesoc_timer0_value_6" BEL
        "basesoc_timer0_value_7" BEL "basesoc_timer0_value_8" BEL
        "basesoc_timer0_value_9" BEL "basesoc_timer0_value_10" BEL
        "basesoc_timer0_value_11" BEL "basesoc_timer0_value_12" BEL
        "basesoc_timer0_value_13" BEL "basesoc_timer0_value_14" BEL
        "basesoc_timer0_value_15" BEL "basesoc_timer0_value_16" BEL
        "basesoc_timer0_value_17" BEL "basesoc_timer0_value_18" BEL
        "basesoc_timer0_value_19" BEL "basesoc_timer0_value_20" BEL
        "basesoc_timer0_value_21" BEL "basesoc_timer0_value_22" BEL
        "basesoc_timer0_value_23" BEL "basesoc_timer0_value_24" BEL
        "basesoc_timer0_value_25" BEL "basesoc_timer0_value_26" BEL
        "basesoc_timer0_value_27" BEL "basesoc_timer0_value_28" BEL
        "basesoc_timer0_value_29" BEL "basesoc_timer0_value_30" BEL
        "basesoc_timer0_value_31" BEL "interface6_bank_bus_dat_r_0" BEL
        "interface6_bank_bus_dat_r_1" BEL "interface6_bank_bus_dat_r_2" BEL
        "interface6_bank_bus_dat_r_3" BEL "interface5_bank_bus_dat_r_0" BEL
        "interface5_bank_bus_dat_r_1" BEL "interface5_bank_bus_dat_r_2" BEL
        "interface5_bank_bus_dat_r_3" BEL "interface5_bank_bus_dat_r_4" BEL
        "interface5_bank_bus_dat_r_5" BEL "interface5_bank_bus_dat_r_6" BEL
        "interface5_bank_bus_dat_r_7" BEL "interface7_bank_bus_dat_r_0" BEL
        "interface7_bank_bus_dat_r_1" BEL "interface7_bank_bus_dat_r_2" BEL
        "interface7_bank_bus_dat_r_3" BEL "interface7_bank_bus_dat_r_4" BEL
        "interface7_bank_bus_dat_r_5" BEL "interface7_bank_bus_dat_r_6" BEL
        "interface7_bank_bus_dat_r_7" BEL "interface8_bank_bus_dat_r_0" BEL
        "interface8_bank_bus_dat_r_1" BEL "interface8_bank_bus_dat_r_2" BEL
        "interface8_bank_bus_dat_r_3" BEL "interface8_bank_bus_dat_r_4" BEL
        "interface8_bank_bus_dat_r_5" BEL "interface8_bank_bus_dat_r_6" BEL
        "interface8_bank_bus_dat_r_7" BEL "interface9_bank_bus_dat_r_0" BEL
        "interface9_bank_bus_dat_r_1" BEL "interface9_bank_bus_dat_r_2" BEL
        "interface9_bank_bus_dat_r_3" BEL "interface9_bank_bus_dat_r_4" BEL
        "interface9_bank_bus_dat_r_5" BEL "interface9_bank_bus_dat_r_6" BEL
        "interface9_bank_bus_dat_r_7" BEL "interface13_bank_bus_dat_r_0" BEL
        "interface13_bank_bus_dat_r_1" BEL "interface13_bank_bus_dat_r_2" BEL
        "interface13_bank_bus_dat_r_3" BEL "interface13_bank_bus_dat_r_4" BEL
        "interface13_bank_bus_dat_r_5" BEL "interface13_bank_bus_dat_r_6" BEL
        "interface13_bank_bus_dat_r_7" BEL "basesoc_uart_phy_tx_reg_0" BEL
        "basesoc_uart_phy_tx_reg_1" BEL "basesoc_uart_phy_tx_reg_2" BEL
        "basesoc_uart_phy_tx_reg_3" BEL "basesoc_uart_phy_tx_reg_4" BEL
        "basesoc_uart_phy_tx_reg_5" BEL "basesoc_uart_phy_tx_reg_6" BEL
        "basesoc_uart_phy_tx_reg_7" BEL "adxl362_machine_n_write_0" BEL
        "adxl362_machine_n_write_1" BEL "adxl362_machine_n_write_2" BEL
        "adxl362_machine_n_write_3" BEL "adxl362_machine_n_write_4" BEL
        "adxl362_machine_n_write_5" BEL "SD_machine_n_write_0" BEL
        "SD_machine_n_write_1" BEL "SD_machine_n_write_2" BEL
        "SD_machine_n_write_3" BEL "SD_machine_n_write_4" BEL
        "SD_machine_n_write_5" BEL "LCD_machine_n_write_0" BEL
        "LCD_machine_n_write_1" BEL "LCD_machine_n_write_2" BEL
        "LCD_machine_n_write_3" BEL "LCD_machine_n_write_4" BEL
        "LCD_machine_n_write_5" BEL "I2C_machine_n_write_0" BEL
        "I2C_machine_n_write_1" BEL "I2C_machine_n_write_2" BEL
        "I2C_machine_n_write_3" BEL "I2C_machine_n_write_4" BEL
        "I2C_machine_n_write_5" BEL "interface12_bank_bus_dat_r_0" BEL
        "interface12_bank_bus_dat_r_1" BEL "interface12_bank_bus_dat_r_2" BEL
        "interface12_bank_bus_dat_r_3" BEL "interface12_bank_bus_dat_r_4" BEL
        "interface12_bank_bus_dat_r_5" BEL "interface12_bank_bus_dat_r_6" BEL
        "interface12_bank_bus_dat_r_7" BEL "basesoc_timer0_value_status_0" BEL
        "basesoc_timer0_value_status_1" BEL "basesoc_timer0_value_status_2"
        BEL "basesoc_timer0_value_status_3" BEL
        "basesoc_timer0_value_status_4" BEL "basesoc_timer0_value_status_5"
        BEL "basesoc_timer0_value_status_6" BEL
        "basesoc_timer0_value_status_7" BEL "basesoc_timer0_value_status_8"
        BEL "basesoc_timer0_value_status_9" BEL
        "basesoc_timer0_value_status_10" BEL "basesoc_timer0_value_status_11"
        BEL "basesoc_timer0_value_status_12" BEL
        "basesoc_timer0_value_status_13" BEL "basesoc_timer0_value_status_14"
        BEL "basesoc_timer0_value_status_15" BEL
        "basesoc_timer0_value_status_16" BEL "basesoc_timer0_value_status_17"
        BEL "basesoc_timer0_value_status_18" BEL
        "basesoc_timer0_value_status_19" BEL "basesoc_timer0_value_status_20"
        BEL "basesoc_timer0_value_status_21" BEL
        "basesoc_timer0_value_status_22" BEL "basesoc_timer0_value_status_23"
        BEL "basesoc_timer0_value_status_24" BEL
        "basesoc_timer0_value_status_25" BEL "basesoc_timer0_value_status_26"
        BEL "basesoc_timer0_value_status_27" BEL
        "basesoc_timer0_value_status_28" BEL "basesoc_timer0_value_status_29"
        BEL "basesoc_timer0_value_status_30" BEL
        "basesoc_timer0_value_status_31" BEL "adxl362_machine_n_read_0" BEL
        "adxl362_machine_n_read_1" BEL "adxl362_machine_n_read_2" BEL
        "adxl362_machine_n_read_3" BEL "adxl362_machine_n_read_4" BEL
        "adxl362_machine_n_read_5" BEL "SD_machine_n_read_0" BEL
        "SD_machine_n_read_1" BEL "SD_machine_n_read_2" BEL
        "SD_machine_n_read_3" BEL "SD_machine_n_read_4" BEL
        "SD_machine_n_read_5" BEL "LCD_machine_n_read_0" BEL
        "LCD_machine_n_read_1" BEL "LCD_machine_n_read_2" BEL
        "LCD_machine_n_read_3" BEL "LCD_machine_n_read_4" BEL
        "LCD_machine_n_read_5" BEL "I2C_machine_n_read_0" BEL
        "I2C_machine_n_read_1" BEL "I2C_machine_n_read_2" BEL
        "I2C_machine_n_read_3" BEL "I2C_machine_n_read_4" BEL
        "I2C_machine_n_read_5" BEL "r_count_0" BEL "r_count_1" BEL "r_count_2"
        BEL "r_count_3" BEL "r_count_4" BEL "r_count_5" BEL "r_count_6" BEL
        "r_count_7" BEL "r_count_8" BEL "r_count_9" BEL "r_count_10" BEL
        "r_count_11" BEL "r_count_12" BEL "r_count_13" BEL "r_count_14" BEL
        "r_count_15" BEL "r_count_16" BEL "r_count_17" BEL "r_count_18" BEL
        "r_count_19" BEL "r_count_20" BEL "r_count_21" BEL "r_count_22" BEL
        "r_count_23" BEL "r_count_24" BEL "r_count_25" BEL "r_count_26" BEL
        "r_count_27" BEL "r_count_28" BEL "r_count_29" BEL "r_count_30" BEL
        "r_count_31" BEL "b_count_0" BEL "b_count_1" BEL "b_count_2" BEL
        "b_count_3" BEL "b_count_4" BEL "b_count_5" BEL "b_count_6" BEL
        "b_count_7" BEL "b_count_8" BEL "b_count_9" BEL "b_count_10" BEL
        "b_count_11" BEL "b_count_12" BEL "b_count_13" BEL "b_count_14" BEL
        "b_count_15" BEL "b_count_16" BEL "b_count_17" BEL "b_count_18" BEL
        "b_count_19" BEL "b_count_20" BEL "b_count_21" BEL "b_count_22" BEL
        "b_count_23" BEL "b_count_24" BEL "b_count_25" BEL "b_count_26" BEL
        "b_count_27" BEL "b_count_28" BEL "b_count_29" BEL "b_count_30" BEL
        "b_count_31" BEL "g_count_0" BEL "g_count_1" BEL "g_count_2" BEL
        "g_count_3" BEL "g_count_4" BEL "g_count_5" BEL "g_count_6" BEL
        "g_count_7" BEL "g_count_8" BEL "g_count_9" BEL "g_count_10" BEL
        "g_count_11" BEL "g_count_12" BEL "g_count_13" BEL "g_count_14" BEL
        "g_count_15" BEL "g_count_16" BEL "g_count_17" BEL "g_count_18" BEL
        "g_count_19" BEL "g_count_20" BEL "g_count_21" BEL "g_count_22" BEL
        "g_count_23" BEL "g_count_24" BEL "g_count_25" BEL "g_count_26" BEL
        "g_count_27" BEL "g_count_28" BEL "g_count_29" BEL "g_count_30" BEL
        "g_count_31" BEL "basesoc_uart_phy_source_valid" BEL
        "adxl362_machine_data_0" BEL "adxl362_machine_data_1" BEL
        "adxl362_machine_data_2" BEL "adxl362_machine_data_3" BEL
        "adxl362_machine_data_4" BEL "adxl362_machine_data_5" BEL
        "adxl362_machine_data_6" BEL "adxl362_machine_data_7" BEL
        "adxl362_machine_data_8" BEL "adxl362_machine_data_9" BEL
        "adxl362_machine_data_10" BEL "adxl362_machine_data_11" BEL
        "adxl362_machine_data_12" BEL "adxl362_machine_data_13" BEL
        "adxl362_machine_data_14" BEL "adxl362_machine_data_15" BEL
        "adxl362_machine_data_16" BEL "adxl362_machine_data_17" BEL
        "adxl362_machine_data_18" BEL "adxl362_machine_data_19" BEL
        "adxl362_machine_data_20" BEL "adxl362_machine_data_21" BEL
        "adxl362_machine_data_22" BEL "adxl362_machine_data_23" BEL
        "adxl362_machine_data_24" BEL "adxl362_machine_data_25" BEL
        "adxl362_machine_data_26" BEL "adxl362_machine_data_27" BEL
        "adxl362_machine_data_28" BEL "adxl362_machine_data_29" BEL
        "adxl362_machine_data_30" BEL "adxl362_machine_data_31" BEL
        "SD_machine_data_0" BEL "SD_machine_data_1" BEL "SD_machine_data_2"
        BEL "SD_machine_data_3" BEL "SD_machine_data_4" BEL
        "SD_machine_data_5" BEL "SD_machine_data_6" BEL "SD_machine_data_7"
        BEL "SD_machine_data_8" BEL "SD_machine_data_9" BEL
        "SD_machine_data_10" BEL "SD_machine_data_11" BEL "SD_machine_data_12"
        BEL "SD_machine_data_13" BEL "SD_machine_data_14" BEL
        "SD_machine_data_15" BEL "SD_machine_data_16" BEL "SD_machine_data_17"
        BEL "SD_machine_data_18" BEL "SD_machine_data_19" BEL
        "SD_machine_data_20" BEL "SD_machine_data_21" BEL "SD_machine_data_22"
        BEL "SD_machine_data_23" BEL "SD_machine_data_24" BEL
        "SD_machine_data_25" BEL "SD_machine_data_26" BEL "SD_machine_data_27"
        BEL "SD_machine_data_28" BEL "SD_machine_data_29" BEL
        "SD_machine_data_30" BEL "SD_machine_data_31" BEL "LCD_machine_data_0"
        BEL "LCD_machine_data_1" BEL "LCD_machine_data_2" BEL
        "LCD_machine_data_3" BEL "LCD_machine_data_4" BEL "LCD_machine_data_5"
        BEL "LCD_machine_data_6" BEL "LCD_machine_data_7" BEL
        "LCD_machine_data_8" BEL "LCD_machine_data_9" BEL
        "LCD_machine_data_10" BEL "LCD_machine_data_11" BEL
        "LCD_machine_data_12" BEL "LCD_machine_data_13" BEL
        "LCD_machine_data_14" BEL "LCD_machine_data_15" BEL
        "LCD_machine_data_16" BEL "LCD_machine_data_17" BEL
        "LCD_machine_data_18" BEL "LCD_machine_data_19" BEL
        "LCD_machine_data_20" BEL "LCD_machine_data_21" BEL
        "LCD_machine_data_22" BEL "LCD_machine_data_23" BEL
        "LCD_machine_data_24" BEL "LCD_machine_data_25" BEL
        "LCD_machine_data_26" BEL "LCD_machine_data_27" BEL
        "LCD_machine_data_28" BEL "LCD_machine_data_29" BEL
        "LCD_machine_data_30" BEL "LCD_machine_data_31" BEL
        "I2C_machine_data_0" BEL "I2C_machine_data_1" BEL "I2C_machine_data_2"
        BEL "I2C_machine_data_3" BEL "I2C_machine_data_4" BEL
        "I2C_machine_data_5" BEL "I2C_machine_data_6" BEL "I2C_machine_data_7"
        BEL "I2C_machine_data_8" BEL "I2C_machine_data_9" BEL
        "I2C_machine_data_10" BEL "I2C_machine_data_11" BEL
        "I2C_machine_data_12" BEL "I2C_machine_data_13" BEL
        "I2C_machine_data_14" BEL "I2C_machine_data_15" BEL
        "I2C_machine_data_16" BEL "I2C_machine_data_17" BEL
        "I2C_machine_data_18" BEL "I2C_machine_data_19" BEL
        "I2C_machine_data_20" BEL "I2C_machine_data_21" BEL
        "I2C_machine_data_22" BEL "I2C_machine_data_23" BEL
        "I2C_machine_data_24" BEL "I2C_machine_data_25" BEL
        "I2C_machine_data_26" BEL "I2C_machine_data_27" BEL
        "I2C_machine_data_28" BEL "I2C_machine_data_29" BEL
        "I2C_machine_data_30" BEL "I2C_machine_data_31" BEL
        "interface11_bank_bus_dat_r_0" BEL "interface11_bank_bus_dat_r_1" BEL
        "interface11_bank_bus_dat_r_2" BEL "interface11_bank_bus_dat_r_3" BEL
        "interface11_bank_bus_dat_r_4" BEL "interface11_bank_bus_dat_r_5" BEL
        "interface11_bank_bus_dat_r_6" BEL "interface11_bank_bus_dat_r_7" BEL
        "user_rgb_led0_r" BEL "user_rgb_led0_g" BEL "user_rgb_led0_b" BEL
        "adxl362_data_read_0" BEL "adxl362_data_read_1" BEL
        "adxl362_data_read_2" BEL "adxl362_data_read_3" BEL
        "adxl362_data_read_4" BEL "adxl362_data_read_5" BEL
        "adxl362_data_read_6" BEL "adxl362_data_read_7" BEL
        "adxl362_data_read_8" BEL "adxl362_data_read_9" BEL
        "adxl362_data_read_10" BEL "adxl362_data_read_11" BEL
        "adxl362_data_read_12" BEL "adxl362_data_read_13" BEL
        "adxl362_data_read_14" BEL "adxl362_data_read_15" BEL
        "adxl362_data_read_16" BEL "adxl362_data_read_17" BEL
        "adxl362_data_read_18" BEL "adxl362_data_read_19" BEL
        "adxl362_data_read_20" BEL "adxl362_data_read_21" BEL
        "adxl362_data_read_22" BEL "adxl362_data_read_23" BEL
        "adxl362_data_read_24" BEL "adxl362_data_read_25" BEL
        "adxl362_data_read_26" BEL "adxl362_data_read_27" BEL
        "adxl362_data_read_28" BEL "adxl362_data_read_29" BEL
        "adxl362_data_read_30" BEL "adxl362_data_read_31" BEL "SD_data_read_0"
        BEL "SD_data_read_1" BEL "SD_data_read_2" BEL "SD_data_read_3" BEL
        "SD_data_read_4" BEL "SD_data_read_5" BEL "SD_data_read_6" BEL
        "SD_data_read_7" BEL "SD_data_read_8" BEL "SD_data_read_9" BEL
        "SD_data_read_10" BEL "SD_data_read_11" BEL "SD_data_read_12" BEL
        "SD_data_read_13" BEL "SD_data_read_14" BEL "SD_data_read_15" BEL
        "SD_data_read_16" BEL "SD_data_read_17" BEL "SD_data_read_18" BEL
        "SD_data_read_19" BEL "SD_data_read_20" BEL "SD_data_read_21" BEL
        "SD_data_read_22" BEL "SD_data_read_23" BEL "SD_data_read_24" BEL
        "SD_data_read_25" BEL "SD_data_read_26" BEL "SD_data_read_27" BEL
        "SD_data_read_28" BEL "SD_data_read_29" BEL "SD_data_read_30" BEL
        "SD_data_read_31" BEL "LCD_data_read_0" BEL "LCD_data_read_1" BEL
        "LCD_data_read_2" BEL "LCD_data_read_3" BEL "LCD_data_read_4" BEL
        "LCD_data_read_5" BEL "LCD_data_read_6" BEL "LCD_data_read_7" BEL
        "LCD_data_read_8" BEL "LCD_data_read_9" BEL "LCD_data_read_10" BEL
        "LCD_data_read_11" BEL "LCD_data_read_12" BEL "LCD_data_read_13" BEL
        "LCD_data_read_14" BEL "LCD_data_read_15" BEL "LCD_data_read_16" BEL
        "LCD_data_read_17" BEL "LCD_data_read_18" BEL "LCD_data_read_19" BEL
        "LCD_data_read_20" BEL "LCD_data_read_21" BEL "LCD_data_read_22" BEL
        "LCD_data_read_23" BEL "LCD_data_read_24" BEL "LCD_data_read_25" BEL
        "LCD_data_read_26" BEL "LCD_data_read_27" BEL "LCD_data_read_28" BEL
        "LCD_data_read_29" BEL "LCD_data_read_30" BEL "LCD_data_read_31" BEL
        "I2C_data_read_0" BEL "I2C_data_read_1" BEL "I2C_data_read_2" BEL
        "I2C_data_read_3" BEL "I2C_data_read_4" BEL "I2C_data_read_5" BEL
        "I2C_data_read_6" BEL "I2C_data_read_7" BEL "I2C_data_read_8" BEL
        "I2C_data_read_9" BEL "I2C_data_read_10" BEL "I2C_data_read_11" BEL
        "I2C_data_read_12" BEL "I2C_data_read_13" BEL "I2C_data_read_14" BEL
        "I2C_data_read_15" BEL "I2C_data_read_16" BEL "I2C_data_read_17" BEL
        "I2C_data_read_18" BEL "I2C_data_read_19" BEL "I2C_data_read_20" BEL
        "I2C_data_read_21" BEL "I2C_data_read_22" BEL "I2C_data_read_23" BEL
        "I2C_data_read_24" BEL "I2C_data_read_25" BEL "I2C_data_read_26" BEL
        "I2C_data_read_27" BEL "I2C_data_read_28" BEL "I2C_data_read_29" BEL
        "I2C_data_read_30" BEL "I2C_data_read_31" BEL
        "interface0_bank_bus_dat_r_0" BEL "interface0_bank_bus_dat_r_1" BEL
        "interface0_bank_bus_dat_r_2" BEL "interface0_bank_bus_dat_r_3" BEL
        "interface0_bank_bus_dat_r_4" BEL "interface0_bank_bus_dat_r_5" BEL
        "interface0_bank_bus_dat_r_6" BEL "interface0_bank_bus_dat_r_7" BEL
        "interface3_bank_bus_dat_r_0" BEL "interface3_bank_bus_dat_r_1" BEL
        "interface3_bank_bus_dat_r_2" BEL "interface3_bank_bus_dat_r_3" BEL
        "interface3_bank_bus_dat_r_4" BEL "interface3_bank_bus_dat_r_5" BEL
        "interface3_bank_bus_dat_r_6" BEL "interface3_bank_bus_dat_r_7" BEL
        "interface1_bank_bus_dat_r_0" BEL "interface1_bank_bus_dat_r_1" BEL
        "interface1_bank_bus_dat_r_2" BEL "interface1_bank_bus_dat_r_3" BEL
        "interface1_bank_bus_dat_r_4" BEL "interface1_bank_bus_dat_r_5" BEL
        "interface1_bank_bus_dat_r_6" BEL "interface1_bank_bus_dat_r_7" BEL
        "interface2_bank_bus_dat_r_0" BEL "interface2_bank_bus_dat_r_1" BEL
        "interface2_bank_bus_dat_r_2" BEL "interface2_bank_bus_dat_r_3" BEL
        "interface2_bank_bus_dat_r_4" BEL "interface2_bank_bus_dat_r_5" BEL
        "interface2_bank_bus_dat_r_6" BEL "interface2_bank_bus_dat_r_7" BEL
        "spimaster0_state_FSM_FFd2" BEL "spimaster0_state_FSM_FFd1" BEL
        "sd_state_FSM_FFd2" BEL "sd_state_FSM_FFd1" BEL
        "spimaster1_state_FSM_FFd2" BEL "spimaster1_state_FSM_FFd1" BEL
        "spimaster2_state_FSM_FFd2" BEL "spimaster2_state_FSM_FFd1" BEL
        "display_counter_0" BEL "display_counter_1" BEL "display_counter_2"
        BEL "display_counter_3" BEL "display_counter_4" BEL
        "display_counter_5" BEL "display_counter_6" BEL "display_counter_7"
        BEL "display_counter_8" BEL "display_counter_9" BEL
        "display_counter_10" BEL "display_counter_11" BEL "display_counter_12"
        BEL "display_counter_13" BEL "display_counter_14" BEL
        "display_counter_15" BEL "display_counter_16" BEL "basesoc_counter_0"
        BEL "basesoc_counter_1" BEL "basesoc_uart_phy_tx_bitcount_0" BEL
        "basesoc_uart_phy_tx_bitcount_1" BEL "basesoc_uart_phy_tx_bitcount_2"
        BEL "basesoc_uart_phy_tx_bitcount_3" BEL
        "basesoc_uart_tx_fifo_produce_0" BEL "basesoc_uart_tx_fifo_produce_1"
        BEL "basesoc_uart_tx_fifo_produce_2" BEL
        "basesoc_uart_tx_fifo_produce_3" BEL "basesoc_uart_phy_rx_bitcount_0"
        BEL "basesoc_uart_phy_rx_bitcount_1" BEL
        "basesoc_uart_phy_rx_bitcount_2" BEL "basesoc_uart_phy_rx_bitcount_3"
        BEL "basesoc_uart_tx_fifo_consume_0" BEL
        "basesoc_uart_tx_fifo_consume_1" BEL "basesoc_uart_tx_fifo_consume_2"
        BEL "basesoc_uart_tx_fifo_consume_3" BEL
        "basesoc_uart_rx_fifo_produce_0" BEL "basesoc_uart_rx_fifo_produce_1"
        BEL "basesoc_uart_rx_fifo_produce_2" BEL
        "basesoc_uart_rx_fifo_produce_3" BEL "basesoc_uart_rx_fifo_level0_0"
        BEL "basesoc_uart_rx_fifo_level0_1" BEL
        "basesoc_uart_rx_fifo_level0_2" BEL "basesoc_uart_rx_fifo_level0_3"
        BEL "basesoc_uart_rx_fifo_level0_4" BEL
        "basesoc_uart_tx_fifo_level0_0" BEL "basesoc_uart_tx_fifo_level0_1"
        BEL "basesoc_uart_tx_fifo_level0_2" BEL
        "basesoc_uart_tx_fifo_level0_3" BEL "basesoc_uart_tx_fifo_level0_4"
        BEL "basesoc_uart_rx_fifo_consume_0" BEL
        "basesoc_uart_rx_fifo_consume_1" BEL "basesoc_uart_rx_fifo_consume_2"
        BEL "basesoc_uart_rx_fifo_consume_3" BEL "count_0" BEL "count_1" BEL
        "count_2" BEL "count_5" BEL "count_3" BEL "count_4" BEL "count_6" BEL
        "count_7" BEL "count_10" BEL "count_8" BEL "count_9" BEL "count_11"
        BEL "count_12" BEL "count_13" BEL "count_14" BEL "count_15" BEL
        "count_16" BEL "LCD_machine_cnt_0" BEL "LCD_machine_cnt_1" BEL
        "LCD_machine_cnt_2" BEL "LCD_machine_cnt_3" BEL "LCD_machine_cnt_4"
        BEL "LCD_machine_cnt_5" BEL "LCD_machine_cnt_6" BEL
        "adxl362_machine_cnt_0" BEL "adxl362_machine_cnt_1" BEL
        "adxl362_machine_cnt_2" BEL "adxl362_machine_cnt_3" BEL
        "adxl362_machine_cnt_4" BEL "adxl362_machine_cnt_5" BEL
        "adxl362_machine_cnt_6" BEL "SD_machine_cnt_0" BEL "SD_machine_cnt_1"
        BEL "SD_machine_cnt_2" BEL "SD_machine_cnt_3" BEL "SD_machine_cnt_4"
        BEL "SD_machine_cnt_5" BEL "SD_machine_cnt_6" BEL "I2C_machine_cnt_0"
        BEL "I2C_machine_cnt_1" BEL "I2C_machine_cnt_2" BEL
        "I2C_machine_cnt_3" BEL "I2C_machine_cnt_4" BEL "I2C_machine_cnt_5"
        BEL "I2C_machine_cnt_6" BEL "basesoc_ctrl_bus_errors_0" BEL
        "basesoc_ctrl_bus_errors_1" BEL "basesoc_ctrl_bus_errors_2" BEL
        "basesoc_ctrl_bus_errors_3" BEL "basesoc_ctrl_bus_errors_4" BEL
        "basesoc_ctrl_bus_errors_5" BEL "basesoc_ctrl_bus_errors_6" BEL
        "basesoc_ctrl_bus_errors_7" BEL "basesoc_ctrl_bus_errors_8" BEL
        "basesoc_ctrl_bus_errors_9" BEL "basesoc_ctrl_bus_errors_10" BEL
        "basesoc_ctrl_bus_errors_11" BEL "basesoc_ctrl_bus_errors_12" BEL
        "basesoc_ctrl_bus_errors_13" BEL "basesoc_ctrl_bus_errors_14" BEL
        "basesoc_ctrl_bus_errors_15" BEL "basesoc_ctrl_bus_errors_16" BEL
        "basesoc_ctrl_bus_errors_17" BEL "basesoc_ctrl_bus_errors_18" BEL
        "basesoc_ctrl_bus_errors_19" BEL "basesoc_ctrl_bus_errors_20" BEL
        "basesoc_ctrl_bus_errors_21" BEL "basesoc_ctrl_bus_errors_22" BEL
        "basesoc_ctrl_bus_errors_23" BEL "basesoc_ctrl_bus_errors_24" BEL
        "basesoc_ctrl_bus_errors_25" BEL "basesoc_ctrl_bus_errors_26" BEL
        "basesoc_ctrl_bus_errors_27" BEL "basesoc_ctrl_bus_errors_28" BEL
        "basesoc_ctrl_bus_errors_29" BEL "basesoc_ctrl_bus_errors_30" BEL
        "basesoc_ctrl_bus_errors_31" BEL "dna_cnt_0" BEL "dna_cnt_1" BEL
        "dna_cnt_2" BEL "dna_cnt_3" BEL "dna_cnt_4" BEL "dna_cnt_5" BEL
        "dna_cnt_6" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" PIN
        "XADC_pins<14>" BEL "lm32_cpu/cc_31" BEL "lm32_cpu/cc_30" BEL
        "lm32_cpu/cc_29" BEL "lm32_cpu/cc_28" BEL "lm32_cpu/cc_27" BEL
        "lm32_cpu/cc_26" BEL "lm32_cpu/cc_25" BEL "lm32_cpu/cc_24" BEL
        "lm32_cpu/cc_23" BEL "lm32_cpu/cc_22" BEL "lm32_cpu/cc_21" BEL
        "lm32_cpu/cc_20" BEL "lm32_cpu/cc_19" BEL "lm32_cpu/cc_18" BEL
        "lm32_cpu/cc_17" BEL "lm32_cpu/cc_16" BEL "lm32_cpu/cc_15" BEL
        "lm32_cpu/cc_14" BEL "lm32_cpu/cc_13" BEL "lm32_cpu/cc_12" BEL
        "lm32_cpu/cc_11" BEL "lm32_cpu/cc_10" BEL "lm32_cpu/cc_9" BEL
        "lm32_cpu/cc_8" BEL "lm32_cpu/cc_7" BEL "lm32_cpu/cc_6" BEL
        "lm32_cpu/cc_5" BEL "lm32_cpu/cc_4" BEL "lm32_cpu/cc_3" BEL
        "lm32_cpu/cc_2" BEL "lm32_cpu/cc_1" BEL "lm32_cpu/cc_0" BEL
        "lm32_cpu/write_enable_w" BEL "lm32_cpu/m_bypass_enable_m" BEL
        "lm32_cpu/branch_m" BEL "lm32_cpu/csr_write_enable_x" BEL
        "lm32_cpu/eret_x" BEL "lm32_cpu/scall_x" BEL "lm32_cpu/csr_x_2" BEL
        "lm32_cpu/csr_x_1" BEL "lm32_cpu/csr_x_0" BEL
        "lm32_cpu/write_enable_x" BEL "lm32_cpu/x_bypass_enable_x" BEL
        "lm32_cpu/branch_target_m_31" BEL "lm32_cpu/branch_target_m_30" BEL
        "lm32_cpu/branch_target_m_29" BEL "lm32_cpu/branch_target_m_28" BEL
        "lm32_cpu/branch_target_m_27" BEL "lm32_cpu/branch_target_m_26" BEL
        "lm32_cpu/branch_target_m_25" BEL "lm32_cpu/branch_target_m_24" BEL
        "lm32_cpu/branch_target_m_23" BEL "lm32_cpu/branch_target_m_22" BEL
        "lm32_cpu/branch_target_m_21" BEL "lm32_cpu/branch_target_m_20" BEL
        "lm32_cpu/branch_target_m_19" BEL "lm32_cpu/branch_target_m_18" BEL
        "lm32_cpu/branch_target_m_17" BEL "lm32_cpu/branch_target_m_16" BEL
        "lm32_cpu/branch_target_m_15" BEL "lm32_cpu/branch_target_m_14" BEL
        "lm32_cpu/branch_target_m_13" BEL "lm32_cpu/branch_target_m_12" BEL
        "lm32_cpu/branch_target_m_11" BEL "lm32_cpu/branch_target_m_10" BEL
        "lm32_cpu/branch_target_m_9" BEL "lm32_cpu/branch_target_m_8" BEL
        "lm32_cpu/branch_target_m_7" BEL "lm32_cpu/branch_target_m_6" BEL
        "lm32_cpu/branch_target_m_5" BEL "lm32_cpu/branch_target_m_4" BEL
        "lm32_cpu/branch_target_m_3" BEL "lm32_cpu/branch_target_m_2" BEL
        "lm32_cpu/branch_target_x_31" BEL "lm32_cpu/branch_target_x_30" BEL
        "lm32_cpu/branch_target_x_29" BEL "lm32_cpu/branch_target_x_28" BEL
        "lm32_cpu/branch_target_x_27" BEL "lm32_cpu/branch_target_x_26" BEL
        "lm32_cpu/branch_target_x_25" BEL "lm32_cpu/branch_target_x_24" BEL
        "lm32_cpu/branch_target_x_23" BEL "lm32_cpu/branch_target_x_22" BEL
        "lm32_cpu/branch_target_x_21" BEL "lm32_cpu/branch_target_x_20" BEL
        "lm32_cpu/branch_target_x_19" BEL "lm32_cpu/branch_target_x_18" BEL
        "lm32_cpu/branch_target_x_17" BEL "lm32_cpu/branch_target_x_16" BEL
        "lm32_cpu/branch_target_x_15" BEL "lm32_cpu/branch_target_x_14" BEL
        "lm32_cpu/branch_target_x_13" BEL "lm32_cpu/branch_target_x_12" BEL
        "lm32_cpu/branch_target_x_11" BEL "lm32_cpu/branch_target_x_10" BEL
        "lm32_cpu/branch_target_x_9" BEL "lm32_cpu/branch_target_x_8" BEL
        "lm32_cpu/branch_target_x_7" BEL "lm32_cpu/branch_target_x_6" BEL
        "lm32_cpu/branch_target_x_5" BEL "lm32_cpu/branch_target_x_4" BEL
        "lm32_cpu/branch_target_x_3" BEL "lm32_cpu/branch_target_x_2" BEL
        "lm32_cpu/operand_w_31" BEL "lm32_cpu/operand_w_30" BEL
        "lm32_cpu/operand_w_29" BEL "lm32_cpu/operand_w_28" BEL
        "lm32_cpu/operand_w_27" BEL "lm32_cpu/operand_w_26" BEL
        "lm32_cpu/operand_w_25" BEL "lm32_cpu/operand_w_24" BEL
        "lm32_cpu/operand_w_23" BEL "lm32_cpu/operand_w_22" BEL
        "lm32_cpu/operand_w_21" BEL "lm32_cpu/operand_w_20" BEL
        "lm32_cpu/operand_w_19" BEL "lm32_cpu/operand_w_18" BEL
        "lm32_cpu/operand_w_17" BEL "lm32_cpu/operand_w_16" BEL
        "lm32_cpu/operand_w_15" BEL "lm32_cpu/operand_w_14" BEL
        "lm32_cpu/operand_w_13" BEL "lm32_cpu/operand_w_12" BEL
        "lm32_cpu/operand_w_11" BEL "lm32_cpu/operand_w_10" BEL
        "lm32_cpu/operand_w_9" BEL "lm32_cpu/operand_w_8" BEL
        "lm32_cpu/operand_w_7" BEL "lm32_cpu/operand_w_6" BEL
        "lm32_cpu/operand_w_5" BEL "lm32_cpu/operand_w_4" BEL
        "lm32_cpu/operand_w_3" BEL "lm32_cpu/operand_w_2" BEL
        "lm32_cpu/operand_w_1" BEL "lm32_cpu/operand_w_0" BEL
        "lm32_cpu/operand_m_31" BEL "lm32_cpu/operand_m_30" BEL
        "lm32_cpu/operand_m_29" BEL "lm32_cpu/operand_m_28" BEL
        "lm32_cpu/operand_m_27" BEL "lm32_cpu/operand_m_26" BEL
        "lm32_cpu/operand_m_25" BEL "lm32_cpu/operand_m_24" BEL
        "lm32_cpu/operand_m_23" BEL "lm32_cpu/operand_m_22" BEL
        "lm32_cpu/operand_m_21" BEL "lm32_cpu/operand_m_20" BEL
        "lm32_cpu/operand_m_19" BEL "lm32_cpu/operand_m_18" BEL
        "lm32_cpu/operand_m_17" BEL "lm32_cpu/operand_m_16" BEL
        "lm32_cpu/operand_m_15" BEL "lm32_cpu/operand_m_14" BEL
        "lm32_cpu/operand_m_13" BEL "lm32_cpu/operand_m_12" BEL
        "lm32_cpu/operand_m_11" BEL "lm32_cpu/operand_m_10" BEL
        "lm32_cpu/operand_m_9" BEL "lm32_cpu/operand_m_8" BEL
        "lm32_cpu/operand_m_7" BEL "lm32_cpu/operand_m_6" BEL
        "lm32_cpu/operand_m_5" BEL "lm32_cpu/operand_m_4" BEL
        "lm32_cpu/operand_m_3" BEL "lm32_cpu/operand_m_2" BEL
        "lm32_cpu/operand_m_1" BEL "lm32_cpu/operand_m_0" BEL
        "lm32_cpu/condition_met_m" BEL "lm32_cpu/eba_31" BEL "lm32_cpu/eba_30"
        BEL "lm32_cpu/eba_29" BEL "lm32_cpu/eba_28" BEL "lm32_cpu/eba_27" BEL
        "lm32_cpu/eba_26" BEL "lm32_cpu/eba_25" BEL "lm32_cpu/eba_24" BEL
        "lm32_cpu/eba_23" BEL "lm32_cpu/eba_22" BEL "lm32_cpu/eba_21" BEL
        "lm32_cpu/eba_20" BEL "lm32_cpu/eba_19" BEL "lm32_cpu/eba_18" BEL
        "lm32_cpu/eba_17" BEL "lm32_cpu/eba_16" BEL "lm32_cpu/eba_15" BEL
        "lm32_cpu/eba_14" BEL "lm32_cpu/eba_13" BEL "lm32_cpu/eba_12" BEL
        "lm32_cpu/eba_11" BEL "lm32_cpu/eba_10" BEL "lm32_cpu/eba_9" BEL
        "lm32_cpu/operand_1_x_31" BEL "lm32_cpu/operand_1_x_30" BEL
        "lm32_cpu/operand_1_x_29" BEL "lm32_cpu/operand_1_x_28" BEL
        "lm32_cpu/operand_1_x_27" BEL "lm32_cpu/operand_1_x_26" BEL
        "lm32_cpu/operand_1_x_25" BEL "lm32_cpu/operand_1_x_24" BEL
        "lm32_cpu/operand_1_x_23" BEL "lm32_cpu/operand_1_x_22" BEL
        "lm32_cpu/operand_1_x_21" BEL "lm32_cpu/operand_1_x_20" BEL
        "lm32_cpu/operand_1_x_19" BEL "lm32_cpu/operand_1_x_18" BEL
        "lm32_cpu/operand_1_x_17" BEL "lm32_cpu/operand_1_x_16" BEL
        "lm32_cpu/operand_1_x_15" BEL "lm32_cpu/operand_1_x_14" BEL
        "lm32_cpu/operand_1_x_13" BEL "lm32_cpu/operand_1_x_12" BEL
        "lm32_cpu/operand_1_x_11" BEL "lm32_cpu/operand_1_x_10" BEL
        "lm32_cpu/operand_1_x_9" BEL "lm32_cpu/operand_1_x_8" BEL
        "lm32_cpu/operand_1_x_7" BEL "lm32_cpu/operand_1_x_6" BEL
        "lm32_cpu/operand_1_x_5" BEL "lm32_cpu/operand_1_x_4" BEL
        "lm32_cpu/operand_1_x_3" BEL "lm32_cpu/operand_1_x_2" BEL
        "lm32_cpu/operand_1_x_1" BEL "lm32_cpu/operand_1_x_0" BEL
        "lm32_cpu/store_operand_x_31" BEL "lm32_cpu/store_operand_x_30" BEL
        "lm32_cpu/store_operand_x_29" BEL "lm32_cpu/store_operand_x_28" BEL
        "lm32_cpu/store_operand_x_27" BEL "lm32_cpu/store_operand_x_26" BEL
        "lm32_cpu/store_operand_x_25" BEL "lm32_cpu/store_operand_x_24" BEL
        "lm32_cpu/store_operand_x_23" BEL "lm32_cpu/store_operand_x_22" BEL
        "lm32_cpu/store_operand_x_21" BEL "lm32_cpu/store_operand_x_20" BEL
        "lm32_cpu/store_operand_x_19" BEL "lm32_cpu/store_operand_x_18" BEL
        "lm32_cpu/store_operand_x_17" BEL "lm32_cpu/store_operand_x_16" BEL
        "lm32_cpu/store_operand_x_15" BEL "lm32_cpu/store_operand_x_14" BEL
        "lm32_cpu/store_operand_x_13" BEL "lm32_cpu/store_operand_x_12" BEL
        "lm32_cpu/store_operand_x_11" BEL "lm32_cpu/store_operand_x_10" BEL
        "lm32_cpu/store_operand_x_9" BEL "lm32_cpu/store_operand_x_8" BEL
        "lm32_cpu/store_operand_x_7" BEL "lm32_cpu/store_operand_x_6" BEL
        "lm32_cpu/store_operand_x_5" BEL "lm32_cpu/store_operand_x_4" BEL
        "lm32_cpu/store_operand_x_3" BEL "lm32_cpu/store_operand_x_2" BEL
        "lm32_cpu/store_operand_x_1" BEL "lm32_cpu/store_operand_x_0" BEL
        "lm32_cpu/branch_predict_taken_m" BEL "lm32_cpu/write_idx_w_4" BEL
        "lm32_cpu/write_idx_w_3" BEL "lm32_cpu/write_idx_w_2" BEL
        "lm32_cpu/write_idx_w_1" BEL "lm32_cpu/write_idx_w_0" BEL
        "lm32_cpu/w_result_sel_mul_w" BEL "lm32_cpu/w_result_sel_load_w" BEL
        "lm32_cpu/write_idx_m_4" BEL "lm32_cpu/write_idx_m_3" BEL
        "lm32_cpu/write_idx_m_2" BEL "lm32_cpu/write_idx_m_1" BEL
        "lm32_cpu/write_idx_m_0" BEL "lm32_cpu/branch_predict_taken_x" BEL
        "lm32_cpu/load_m" BEL "lm32_cpu/store_m" BEL
        "lm32_cpu/m_result_sel_shift_m" BEL "lm32_cpu/m_result_sel_compare_m"
        BEL "lm32_cpu/operand_0_x_31" BEL "lm32_cpu/operand_0_x_30" BEL
        "lm32_cpu/operand_0_x_29" BEL "lm32_cpu/operand_0_x_28" BEL
        "lm32_cpu/operand_0_x_27" BEL "lm32_cpu/operand_0_x_26" BEL
        "lm32_cpu/operand_0_x_25" BEL "lm32_cpu/operand_0_x_24" BEL
        "lm32_cpu/operand_0_x_23" BEL "lm32_cpu/operand_0_x_22" BEL
        "lm32_cpu/operand_0_x_21" BEL "lm32_cpu/operand_0_x_20" BEL
        "lm32_cpu/operand_0_x_19" BEL "lm32_cpu/operand_0_x_18" BEL
        "lm32_cpu/operand_0_x_17" BEL "lm32_cpu/operand_0_x_16" BEL
        "lm32_cpu/operand_0_x_15" BEL "lm32_cpu/operand_0_x_14" BEL
        "lm32_cpu/operand_0_x_13" BEL "lm32_cpu/operand_0_x_12" BEL
        "lm32_cpu/operand_0_x_11" BEL "lm32_cpu/operand_0_x_10" BEL
        "lm32_cpu/operand_0_x_9" BEL "lm32_cpu/operand_0_x_8" BEL
        "lm32_cpu/operand_0_x_7" BEL "lm32_cpu/operand_0_x_6" BEL
        "lm32_cpu/operand_0_x_5" BEL "lm32_cpu/operand_0_x_4" BEL
        "lm32_cpu/operand_0_x_3" BEL "lm32_cpu/operand_0_x_2" BEL
        "lm32_cpu/operand_0_x_1" BEL "lm32_cpu/operand_0_x_0" BEL
        "lm32_cpu/exception_w" BEL "lm32_cpu/valid_w" BEL
        "lm32_cpu/exception_m" BEL "lm32_cpu/condition_x_2" BEL
        "lm32_cpu/condition_x_1" BEL "lm32_cpu/condition_x_0" BEL
        "lm32_cpu/direction_x" BEL "lm32_cpu/branch_predict_x" BEL
        "lm32_cpu/adder_op_x_n" BEL "lm32_cpu/adder_op_x" BEL
        "lm32_cpu/store_x" BEL "lm32_cpu/load_x" BEL "lm32_cpu/write_idx_x_4"
        BEL "lm32_cpu/write_idx_x_3" BEL "lm32_cpu/write_idx_x_2" BEL
        "lm32_cpu/write_idx_x_1" BEL "lm32_cpu/write_idx_x_0" BEL
        "lm32_cpu/x_result_sel_add_x" BEL "lm32_cpu/x_result_sel_mc_arith_x"
        BEL "lm32_cpu/x_result_sel_csr_x" BEL "lm32_cpu/x_result_sel_sext_x"
        BEL "lm32_cpu/interrupt_unit/im_31" BEL
        "lm32_cpu/interrupt_unit/im_30" BEL "lm32_cpu/interrupt_unit/im_29"
        BEL "lm32_cpu/interrupt_unit/im_28" BEL
        "lm32_cpu/interrupt_unit/im_27" BEL "lm32_cpu/interrupt_unit/im_26"
        BEL "lm32_cpu/interrupt_unit/im_25" BEL
        "lm32_cpu/interrupt_unit/im_24" BEL "lm32_cpu/interrupt_unit/im_23"
        BEL "lm32_cpu/interrupt_unit/im_22" BEL
        "lm32_cpu/interrupt_unit/im_21" BEL "lm32_cpu/interrupt_unit/im_20"
        BEL "lm32_cpu/interrupt_unit/im_19" BEL
        "lm32_cpu/interrupt_unit/im_18" BEL "lm32_cpu/interrupt_unit/im_17"
        BEL "lm32_cpu/interrupt_unit/im_16" BEL
        "lm32_cpu/interrupt_unit/im_15" BEL "lm32_cpu/interrupt_unit/im_14"
        BEL "lm32_cpu/interrupt_unit/im_13" BEL
        "lm32_cpu/interrupt_unit/im_12" BEL "lm32_cpu/interrupt_unit/im_11"
        BEL "lm32_cpu/interrupt_unit/im_10" BEL "lm32_cpu/interrupt_unit/im_9"
        BEL "lm32_cpu/interrupt_unit/im_8" BEL "lm32_cpu/interrupt_unit/im_7"
        BEL "lm32_cpu/interrupt_unit/im_6" BEL "lm32_cpu/interrupt_unit/im_5"
        BEL "lm32_cpu/interrupt_unit/im_4" BEL "lm32_cpu/interrupt_unit/im_3"
        BEL "lm32_cpu/interrupt_unit/im_2" BEL "lm32_cpu/interrupt_unit/im_1"
        BEL "lm32_cpu/interrupt_unit/im_0" BEL
        "lm32_cpu/instruction_unit/pc_f_31" BEL
        "lm32_cpu/instruction_unit/pc_f_30" BEL
        "lm32_cpu/instruction_unit/pc_f_29" BEL
        "lm32_cpu/instruction_unit/pc_f_28" BEL
        "lm32_cpu/instruction_unit/pc_f_27" BEL
        "lm32_cpu/instruction_unit/pc_f_26" BEL
        "lm32_cpu/instruction_unit/pc_f_25" BEL
        "lm32_cpu/instruction_unit/pc_f_24" BEL
        "lm32_cpu/instruction_unit/pc_f_23" BEL
        "lm32_cpu/instruction_unit/pc_f_22" BEL
        "lm32_cpu/instruction_unit/pc_f_21" BEL
        "lm32_cpu/instruction_unit/pc_f_20" BEL
        "lm32_cpu/instruction_unit/pc_f_19" BEL
        "lm32_cpu/instruction_unit/pc_f_18" BEL
        "lm32_cpu/instruction_unit/pc_f_17" BEL
        "lm32_cpu/instruction_unit/pc_f_16" BEL
        "lm32_cpu/instruction_unit/pc_f_15" BEL
        "lm32_cpu/instruction_unit/pc_f_14" BEL
        "lm32_cpu/instruction_unit/pc_f_13" BEL
        "lm32_cpu/instruction_unit/pc_f_12" BEL
        "lm32_cpu/instruction_unit/pc_f_11" BEL
        "lm32_cpu/instruction_unit/pc_f_10" BEL
        "lm32_cpu/instruction_unit/pc_f_9" BEL
        "lm32_cpu/instruction_unit/pc_f_8" BEL
        "lm32_cpu/instruction_unit/pc_f_7" BEL
        "lm32_cpu/instruction_unit/pc_f_6" BEL
        "lm32_cpu/instruction_unit/pc_f_5" BEL
        "lm32_cpu/instruction_unit/pc_f_4" BEL
        "lm32_cpu/instruction_unit/pc_f_3" BEL
        "lm32_cpu/instruction_unit/pc_f_2" BEL
        "lm32_cpu/instruction_unit/i_adr_o_30" BEL
        "lm32_cpu/instruction_unit/i_adr_o_29" BEL
        "lm32_cpu/instruction_unit/i_adr_o_28" BEL
        "lm32_cpu/instruction_unit/i_adr_o_15" BEL
        "lm32_cpu/instruction_unit/i_adr_o_14" BEL
        "lm32_cpu/instruction_unit/i_adr_o_13" BEL
        "lm32_cpu/instruction_unit/i_adr_o_12" BEL
        "lm32_cpu/instruction_unit/i_adr_o_11" BEL
        "lm32_cpu/instruction_unit/i_adr_o_10" BEL
        "lm32_cpu/instruction_unit/i_adr_o_9" BEL
        "lm32_cpu/instruction_unit/i_adr_o_8" BEL
        "lm32_cpu/instruction_unit/i_adr_o_7" BEL
        "lm32_cpu/instruction_unit/i_adr_o_6" BEL
        "lm32_cpu/instruction_unit/i_adr_o_5" BEL
        "lm32_cpu/instruction_unit/i_adr_o_4" BEL
        "lm32_cpu/instruction_unit/i_adr_o_3" BEL
        "lm32_cpu/instruction_unit/i_adr_o_2" BEL
        "lm32_cpu/instruction_unit/restart_address_31" BEL
        "lm32_cpu/instruction_unit/restart_address_30" BEL
        "lm32_cpu/instruction_unit/restart_address_29" BEL
        "lm32_cpu/instruction_unit/restart_address_28" BEL
        "lm32_cpu/instruction_unit/restart_address_27" BEL
        "lm32_cpu/instruction_unit/restart_address_26" BEL
        "lm32_cpu/instruction_unit/restart_address_25" BEL
        "lm32_cpu/instruction_unit/restart_address_24" BEL
        "lm32_cpu/instruction_unit/restart_address_23" BEL
        "lm32_cpu/instruction_unit/restart_address_22" BEL
        "lm32_cpu/instruction_unit/restart_address_21" BEL
        "lm32_cpu/instruction_unit/restart_address_20" BEL
        "lm32_cpu/instruction_unit/restart_address_19" BEL
        "lm32_cpu/instruction_unit/restart_address_18" BEL
        "lm32_cpu/instruction_unit/restart_address_17" BEL
        "lm32_cpu/instruction_unit/restart_address_16" BEL
        "lm32_cpu/instruction_unit/restart_address_15" BEL
        "lm32_cpu/instruction_unit/restart_address_14" BEL
        "lm32_cpu/instruction_unit/restart_address_13" BEL
        "lm32_cpu/instruction_unit/restart_address_12" BEL
        "lm32_cpu/instruction_unit/restart_address_11" BEL
        "lm32_cpu/instruction_unit/restart_address_10" BEL
        "lm32_cpu/instruction_unit/restart_address_9" BEL
        "lm32_cpu/instruction_unit/restart_address_8" BEL
        "lm32_cpu/instruction_unit/restart_address_7" BEL
        "lm32_cpu/instruction_unit/restart_address_6" BEL
        "lm32_cpu/instruction_unit/restart_address_5" BEL
        "lm32_cpu/instruction_unit/restart_address_4" BEL
        "lm32_cpu/instruction_unit/restart_address_3" BEL
        "lm32_cpu/instruction_unit/restart_address_2" BEL
        "lm32_cpu/instruction_unit/instruction_d_31" BEL
        "lm32_cpu/instruction_unit/instruction_d_30" BEL
        "lm32_cpu/instruction_unit/instruction_d_29" BEL
        "lm32_cpu/instruction_unit/instruction_d_28" BEL
        "lm32_cpu/instruction_unit/instruction_d_27" BEL
        "lm32_cpu/instruction_unit/instruction_d_26" BEL
        "lm32_cpu/instruction_unit/instruction_d_25" BEL
        "lm32_cpu/instruction_unit/instruction_d_24" BEL
        "lm32_cpu/instruction_unit/instruction_d_23" BEL
        "lm32_cpu/instruction_unit/instruction_d_22" BEL
        "lm32_cpu/instruction_unit/instruction_d_21" BEL
        "lm32_cpu/instruction_unit/instruction_d_20" BEL
        "lm32_cpu/instruction_unit/instruction_d_19" BEL
        "lm32_cpu/instruction_unit/instruction_d_18" BEL
        "lm32_cpu/instruction_unit/instruction_d_17" BEL
        "lm32_cpu/instruction_unit/instruction_d_16" BEL
        "lm32_cpu/instruction_unit/instruction_d_15" BEL
        "lm32_cpu/instruction_unit/instruction_d_14" BEL
        "lm32_cpu/instruction_unit/instruction_d_13" BEL
        "lm32_cpu/instruction_unit/instruction_d_12" BEL
        "lm32_cpu/instruction_unit/instruction_d_11" BEL
        "lm32_cpu/instruction_unit/instruction_d_10" BEL
        "lm32_cpu/instruction_unit/instruction_d_9" BEL
        "lm32_cpu/instruction_unit/instruction_d_8" BEL
        "lm32_cpu/instruction_unit/instruction_d_7" BEL
        "lm32_cpu/instruction_unit/instruction_d_6" BEL
        "lm32_cpu/instruction_unit/instruction_d_5" BEL
        "lm32_cpu/instruction_unit/instruction_d_4" BEL
        "lm32_cpu/instruction_unit/instruction_d_3" BEL
        "lm32_cpu/instruction_unit/instruction_d_2" BEL
        "lm32_cpu/instruction_unit/instruction_d_1" BEL
        "lm32_cpu/instruction_unit/instruction_d_0" BEL
        "lm32_cpu/instruction_unit/pc_w_31" BEL
        "lm32_cpu/instruction_unit/pc_w_30" BEL
        "lm32_cpu/instruction_unit/pc_w_29" BEL
        "lm32_cpu/instruction_unit/pc_w_28" BEL
        "lm32_cpu/instruction_unit/pc_w_27" BEL
        "lm32_cpu/instruction_unit/pc_w_26" BEL
        "lm32_cpu/instruction_unit/pc_w_25" BEL
        "lm32_cpu/instruction_unit/pc_w_24" BEL
        "lm32_cpu/instruction_unit/pc_w_23" BEL
        "lm32_cpu/instruction_unit/pc_w_22" BEL
        "lm32_cpu/instruction_unit/pc_w_21" BEL
        "lm32_cpu/instruction_unit/pc_w_20" BEL
        "lm32_cpu/instruction_unit/pc_w_19" BEL
        "lm32_cpu/instruction_unit/pc_w_18" BEL
        "lm32_cpu/instruction_unit/pc_w_17" BEL
        "lm32_cpu/instruction_unit/pc_w_16" BEL
        "lm32_cpu/instruction_unit/pc_w_15" BEL
        "lm32_cpu/instruction_unit/pc_w_14" BEL
        "lm32_cpu/instruction_unit/pc_w_13" BEL
        "lm32_cpu/instruction_unit/pc_w_12" BEL
        "lm32_cpu/instruction_unit/pc_w_11" BEL
        "lm32_cpu/instruction_unit/pc_w_10" BEL
        "lm32_cpu/instruction_unit/pc_w_9" BEL
        "lm32_cpu/instruction_unit/pc_w_8" BEL
        "lm32_cpu/instruction_unit/pc_w_7" BEL
        "lm32_cpu/instruction_unit/pc_w_6" BEL
        "lm32_cpu/instruction_unit/pc_w_5" BEL
        "lm32_cpu/instruction_unit/pc_w_4" BEL
        "lm32_cpu/instruction_unit/pc_w_3" BEL
        "lm32_cpu/instruction_unit/pc_w_2" BEL
        "lm32_cpu/instruction_unit/pc_m_31" BEL
        "lm32_cpu/instruction_unit/pc_m_30" BEL
        "lm32_cpu/instruction_unit/pc_m_29" BEL
        "lm32_cpu/instruction_unit/pc_m_28" BEL
        "lm32_cpu/instruction_unit/pc_m_27" BEL
        "lm32_cpu/instruction_unit/pc_m_26" BEL
        "lm32_cpu/instruction_unit/pc_m_25" BEL
        "lm32_cpu/instruction_unit/pc_m_24" BEL
        "lm32_cpu/instruction_unit/pc_m_23" BEL
        "lm32_cpu/instruction_unit/pc_m_22" BEL
        "lm32_cpu/instruction_unit/pc_m_21" BEL
        "lm32_cpu/instruction_unit/pc_m_20" BEL
        "lm32_cpu/instruction_unit/pc_m_19" BEL
        "lm32_cpu/instruction_unit/pc_m_18" BEL
        "lm32_cpu/instruction_unit/pc_m_17" BEL
        "lm32_cpu/instruction_unit/pc_m_16" BEL
        "lm32_cpu/instruction_unit/pc_m_15" BEL
        "lm32_cpu/instruction_unit/pc_m_14" BEL
        "lm32_cpu/instruction_unit/pc_m_13" BEL
        "lm32_cpu/instruction_unit/pc_m_12" BEL
        "lm32_cpu/instruction_unit/pc_m_11" BEL
        "lm32_cpu/instruction_unit/pc_m_10" BEL
        "lm32_cpu/instruction_unit/pc_m_9" BEL
        "lm32_cpu/instruction_unit/pc_m_8" BEL
        "lm32_cpu/instruction_unit/pc_m_7" BEL
        "lm32_cpu/instruction_unit/pc_m_6" BEL
        "lm32_cpu/instruction_unit/pc_m_5" BEL
        "lm32_cpu/instruction_unit/pc_m_4" BEL
        "lm32_cpu/instruction_unit/pc_m_3" BEL
        "lm32_cpu/instruction_unit/pc_m_2" BEL
        "lm32_cpu/instruction_unit/icache_refill_ready" BEL
        "lm32_cpu/instruction_unit/pc_x_31" BEL
        "lm32_cpu/instruction_unit/pc_x_30" BEL
        "lm32_cpu/instruction_unit/pc_x_29" BEL
        "lm32_cpu/instruction_unit/pc_x_28" BEL
        "lm32_cpu/instruction_unit/pc_x_27" BEL
        "lm32_cpu/instruction_unit/pc_x_26" BEL
        "lm32_cpu/instruction_unit/pc_x_25" BEL
        "lm32_cpu/instruction_unit/pc_x_24" BEL
        "lm32_cpu/instruction_unit/pc_x_23" BEL
        "lm32_cpu/instruction_unit/pc_x_22" BEL
        "lm32_cpu/instruction_unit/pc_x_21" BEL
        "lm32_cpu/instruction_unit/pc_x_20" BEL
        "lm32_cpu/instruction_unit/pc_x_19" BEL
        "lm32_cpu/instruction_unit/pc_x_18" BEL
        "lm32_cpu/instruction_unit/pc_x_17" BEL
        "lm32_cpu/instruction_unit/pc_x_16" BEL
        "lm32_cpu/instruction_unit/pc_x_15" BEL
        "lm32_cpu/instruction_unit/pc_x_14" BEL
        "lm32_cpu/instruction_unit/pc_x_13" BEL
        "lm32_cpu/instruction_unit/pc_x_12" BEL
        "lm32_cpu/instruction_unit/pc_x_11" BEL
        "lm32_cpu/instruction_unit/pc_x_10" BEL
        "lm32_cpu/instruction_unit/pc_x_9" BEL
        "lm32_cpu/instruction_unit/pc_x_8" BEL
        "lm32_cpu/instruction_unit/pc_x_7" BEL
        "lm32_cpu/instruction_unit/pc_x_6" BEL
        "lm32_cpu/instruction_unit/pc_x_5" BEL
        "lm32_cpu/instruction_unit/pc_x_4" BEL
        "lm32_cpu/instruction_unit/pc_x_3" BEL
        "lm32_cpu/instruction_unit/pc_x_2" BEL
        "lm32_cpu/instruction_unit/pc_d_31" BEL
        "lm32_cpu/instruction_unit/pc_d_30" BEL
        "lm32_cpu/instruction_unit/pc_d_29" BEL
        "lm32_cpu/instruction_unit/pc_d_28" BEL
        "lm32_cpu/instruction_unit/pc_d_27" BEL
        "lm32_cpu/instruction_unit/pc_d_26" BEL
        "lm32_cpu/instruction_unit/pc_d_25" BEL
        "lm32_cpu/instruction_unit/pc_d_24" BEL
        "lm32_cpu/instruction_unit/pc_d_23" BEL
        "lm32_cpu/instruction_unit/pc_d_22" BEL
        "lm32_cpu/instruction_unit/pc_d_21" BEL
        "lm32_cpu/instruction_unit/pc_d_20" BEL
        "lm32_cpu/instruction_unit/pc_d_19" BEL
        "lm32_cpu/instruction_unit/pc_d_18" BEL
        "lm32_cpu/instruction_unit/pc_d_17" BEL
        "lm32_cpu/instruction_unit/pc_d_16" BEL
        "lm32_cpu/instruction_unit/pc_d_15" BEL
        "lm32_cpu/instruction_unit/pc_d_14" BEL
        "lm32_cpu/instruction_unit/pc_d_13" BEL
        "lm32_cpu/instruction_unit/pc_d_12" BEL
        "lm32_cpu/instruction_unit/pc_d_11" BEL
        "lm32_cpu/instruction_unit/pc_d_10" BEL
        "lm32_cpu/instruction_unit/pc_d_9" BEL
        "lm32_cpu/instruction_unit/pc_d_8" BEL
        "lm32_cpu/instruction_unit/pc_d_7" BEL
        "lm32_cpu/instruction_unit/pc_d_6" BEL
        "lm32_cpu/instruction_unit/pc_d_5" BEL
        "lm32_cpu/instruction_unit/pc_d_4" BEL
        "lm32_cpu/instruction_unit/pc_d_3" BEL
        "lm32_cpu/instruction_unit/pc_d_2" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_31" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_30" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_29" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_28" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_27" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_26" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_25" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_24" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_23" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_22" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_21" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_20" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_19" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_18" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_17" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_16" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_15" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_14" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_13" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_12" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_11" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_10" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_9" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_8" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_7" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_6" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_5" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_4" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_3" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_2" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_1" BEL
        "lm32_cpu/instruction_unit/icache_refill_data_0" BEL
        "lm32_cpu/instruction_unit/icache/flush_set_7" BEL
        "lm32_cpu/instruction_unit/icache/flush_set_6" BEL
        "lm32_cpu/instruction_unit/icache/flush_set_5" BEL
        "lm32_cpu/instruction_unit/icache/flush_set_4" BEL
        "lm32_cpu/instruction_unit/icache/flush_set_3" BEL
        "lm32_cpu/instruction_unit/icache/flush_set_2" BEL
        "lm32_cpu/instruction_unit/icache/flush_set_1" BEL
        "lm32_cpu/instruction_unit/icache/flush_set_0" BEL
        "lm32_cpu/instruction_unit/icache/state_FSM_FFd1" BEL
        "lm32_cpu/instruction_unit/icache/state_FSM_FFd2" BEL
        "lm32_cpu/instruction_unit/icache/refilling" BEL
        "lm32_cpu/instruction_unit/icache/refill_offset_3" BEL
        "lm32_cpu/instruction_unit/icache/refill_offset_2" BEL
        "lm32_cpu/instruction_unit/icache/restart_request" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_31" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_30" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_29" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_28" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_27" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_26" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_25" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_24" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_23" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_22" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_21" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_20" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_19" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_18" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_17" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_16" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_15" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_14" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_13" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_12" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_11" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_10" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_9" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_8" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_7" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_6" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_5" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_4" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_3" BEL
        "lm32_cpu/instruction_unit/icache/refill_address_2" BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9" BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8" BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7" BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6" BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5" BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4" BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3" BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2" BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_1" BEL
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_0" BEL
        "lm32_cpu/load_store_unit/d_adr_o_30" BEL
        "lm32_cpu/load_store_unit/d_adr_o_29" BEL
        "lm32_cpu/load_store_unit/d_adr_o_28" BEL
        "lm32_cpu/load_store_unit/d_adr_o_15" BEL
        "lm32_cpu/load_store_unit/d_adr_o_14" BEL
        "lm32_cpu/load_store_unit/d_adr_o_13" BEL
        "lm32_cpu/load_store_unit/d_adr_o_12" BEL
        "lm32_cpu/load_store_unit/d_adr_o_11" BEL
        "lm32_cpu/load_store_unit/d_adr_o_10" BEL
        "lm32_cpu/load_store_unit/d_adr_o_9" BEL
        "lm32_cpu/load_store_unit/d_adr_o_8" BEL
        "lm32_cpu/load_store_unit/d_adr_o_7" BEL
        "lm32_cpu/load_store_unit/d_adr_o_6" BEL
        "lm32_cpu/load_store_unit/d_adr_o_5" BEL
        "lm32_cpu/load_store_unit/d_adr_o_4" BEL
        "lm32_cpu/load_store_unit/d_adr_o_3" BEL
        "lm32_cpu/load_store_unit/d_adr_o_2" BEL
        "lm32_cpu/load_store_unit/data_w_31" BEL
        "lm32_cpu/load_store_unit/data_w_30" BEL
        "lm32_cpu/load_store_unit/data_w_29" BEL
        "lm32_cpu/load_store_unit/data_w_28" BEL
        "lm32_cpu/load_store_unit/data_w_27" BEL
        "lm32_cpu/load_store_unit/data_w_26" BEL
        "lm32_cpu/load_store_unit/data_w_25" BEL
        "lm32_cpu/load_store_unit/data_w_24" BEL
        "lm32_cpu/load_store_unit/data_w_23" BEL
        "lm32_cpu/load_store_unit/data_w_22" BEL
        "lm32_cpu/load_store_unit/data_w_21" BEL
        "lm32_cpu/load_store_unit/data_w_20" BEL
        "lm32_cpu/load_store_unit/data_w_19" BEL
        "lm32_cpu/load_store_unit/data_w_18" BEL
        "lm32_cpu/load_store_unit/data_w_17" BEL
        "lm32_cpu/load_store_unit/data_w_16" BEL
        "lm32_cpu/load_store_unit/data_w_15" BEL
        "lm32_cpu/load_store_unit/data_w_14" BEL
        "lm32_cpu/load_store_unit/data_w_13" BEL
        "lm32_cpu/load_store_unit/data_w_12" BEL
        "lm32_cpu/load_store_unit/data_w_11" BEL
        "lm32_cpu/load_store_unit/data_w_10" BEL
        "lm32_cpu/load_store_unit/data_w_9" BEL
        "lm32_cpu/load_store_unit/data_w_8" BEL
        "lm32_cpu/load_store_unit/data_w_7" BEL
        "lm32_cpu/load_store_unit/data_w_6" BEL
        "lm32_cpu/load_store_unit/data_w_5" BEL
        "lm32_cpu/load_store_unit/data_w_4" BEL
        "lm32_cpu/load_store_unit/data_w_3" BEL
        "lm32_cpu/load_store_unit/data_w_2" BEL
        "lm32_cpu/load_store_unit/data_w_1" BEL
        "lm32_cpu/load_store_unit/data_w_0" BEL
        "lm32_cpu/load_store_unit/d_dat_o_31" BEL
        "lm32_cpu/load_store_unit/d_dat_o_30" BEL
        "lm32_cpu/load_store_unit/d_dat_o_29" BEL
        "lm32_cpu/load_store_unit/d_dat_o_28" BEL
        "lm32_cpu/load_store_unit/d_dat_o_27" BEL
        "lm32_cpu/load_store_unit/d_dat_o_26" BEL
        "lm32_cpu/load_store_unit/d_dat_o_25" BEL
        "lm32_cpu/load_store_unit/d_dat_o_24" BEL
        "lm32_cpu/load_store_unit/d_dat_o_23" BEL
        "lm32_cpu/load_store_unit/d_dat_o_22" BEL
        "lm32_cpu/load_store_unit/d_dat_o_21" BEL
        "lm32_cpu/load_store_unit/d_dat_o_20" BEL
        "lm32_cpu/load_store_unit/d_dat_o_19" BEL
        "lm32_cpu/load_store_unit/d_dat_o_18" BEL
        "lm32_cpu/load_store_unit/d_dat_o_17" BEL
        "lm32_cpu/load_store_unit/d_dat_o_16" BEL
        "lm32_cpu/load_store_unit/d_dat_o_15" BEL
        "lm32_cpu/load_store_unit/d_dat_o_14" BEL
        "lm32_cpu/load_store_unit/d_dat_o_13" BEL
        "lm32_cpu/load_store_unit/d_dat_o_12" BEL
        "lm32_cpu/load_store_unit/d_dat_o_11" BEL
        "lm32_cpu/load_store_unit/d_dat_o_10" BEL
        "lm32_cpu/load_store_unit/d_dat_o_9" BEL
        "lm32_cpu/load_store_unit/d_dat_o_8" BEL
        "lm32_cpu/load_store_unit/d_dat_o_7" BEL
        "lm32_cpu/load_store_unit/d_dat_o_6" BEL
        "lm32_cpu/load_store_unit/d_dat_o_5" BEL
        "lm32_cpu/load_store_unit/d_dat_o_4" BEL
        "lm32_cpu/load_store_unit/d_dat_o_3" BEL
        "lm32_cpu/load_store_unit/d_dat_o_2" BEL
        "lm32_cpu/load_store_unit/d_dat_o_1" BEL
        "lm32_cpu/load_store_unit/d_dat_o_0" BEL
        "lm32_cpu/load_store_unit/dcache_refill_ready" BEL
        "lm32_cpu/load_store_unit/wb_select_m" BEL
        "lm32_cpu/load_store_unit/store_data_m_31" BEL
        "lm32_cpu/load_store_unit/store_data_m_30" BEL
        "lm32_cpu/load_store_unit/store_data_m_29" BEL
        "lm32_cpu/load_store_unit/store_data_m_28" BEL
        "lm32_cpu/load_store_unit/store_data_m_27" BEL
        "lm32_cpu/load_store_unit/store_data_m_26" BEL
        "lm32_cpu/load_store_unit/store_data_m_25" BEL
        "lm32_cpu/load_store_unit/store_data_m_24" BEL
        "lm32_cpu/load_store_unit/store_data_m_23" BEL
        "lm32_cpu/load_store_unit/store_data_m_22" BEL
        "lm32_cpu/load_store_unit/store_data_m_21" BEL
        "lm32_cpu/load_store_unit/store_data_m_20" BEL
        "lm32_cpu/load_store_unit/store_data_m_19" BEL
        "lm32_cpu/load_store_unit/store_data_m_18" BEL
        "lm32_cpu/load_store_unit/store_data_m_17" BEL
        "lm32_cpu/load_store_unit/store_data_m_16" BEL
        "lm32_cpu/load_store_unit/store_data_m_15" BEL
        "lm32_cpu/load_store_unit/store_data_m_14" BEL
        "lm32_cpu/load_store_unit/store_data_m_13" BEL
        "lm32_cpu/load_store_unit/store_data_m_12" BEL
        "lm32_cpu/load_store_unit/store_data_m_11" BEL
        "lm32_cpu/load_store_unit/store_data_m_10" BEL
        "lm32_cpu/load_store_unit/store_data_m_9" BEL
        "lm32_cpu/load_store_unit/store_data_m_8" BEL
        "lm32_cpu/load_store_unit/store_data_m_7" BEL
        "lm32_cpu/load_store_unit/store_data_m_6" BEL
        "lm32_cpu/load_store_unit/store_data_m_5" BEL
        "lm32_cpu/load_store_unit/store_data_m_4" BEL
        "lm32_cpu/load_store_unit/store_data_m_3" BEL
        "lm32_cpu/load_store_unit/store_data_m_2" BEL
        "lm32_cpu/load_store_unit/store_data_m_1" BEL
        "lm32_cpu/load_store_unit/store_data_m_0" BEL
        "lm32_cpu/load_store_unit/sign_extend_w" BEL
        "lm32_cpu/load_store_unit/size_w_1" BEL
        "lm32_cpu/load_store_unit/size_w_0" BEL
        "lm32_cpu/load_store_unit/dcache_select_m" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_3" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_2" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_1" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_0" BEL
        "lm32_cpu/load_store_unit/sign_extend_m" BEL
        "lm32_cpu/load_store_unit/wb_data_m_31" BEL
        "lm32_cpu/load_store_unit/wb_data_m_30" BEL
        "lm32_cpu/load_store_unit/wb_data_m_29" BEL
        "lm32_cpu/load_store_unit/wb_data_m_28" BEL
        "lm32_cpu/load_store_unit/wb_data_m_27" BEL
        "lm32_cpu/load_store_unit/wb_data_m_26" BEL
        "lm32_cpu/load_store_unit/wb_data_m_25" BEL
        "lm32_cpu/load_store_unit/wb_data_m_24" BEL
        "lm32_cpu/load_store_unit/wb_data_m_23" BEL
        "lm32_cpu/load_store_unit/wb_data_m_22" BEL
        "lm32_cpu/load_store_unit/wb_data_m_21" BEL
        "lm32_cpu/load_store_unit/wb_data_m_20" BEL
        "lm32_cpu/load_store_unit/wb_data_m_19" BEL
        "lm32_cpu/load_store_unit/wb_data_m_18" BEL
        "lm32_cpu/load_store_unit/wb_data_m_17" BEL
        "lm32_cpu/load_store_unit/wb_data_m_16" BEL
        "lm32_cpu/load_store_unit/wb_data_m_15" BEL
        "lm32_cpu/load_store_unit/wb_data_m_14" BEL
        "lm32_cpu/load_store_unit/wb_data_m_13" BEL
        "lm32_cpu/load_store_unit/wb_data_m_12" BEL
        "lm32_cpu/load_store_unit/wb_data_m_11" BEL
        "lm32_cpu/load_store_unit/wb_data_m_10" BEL
        "lm32_cpu/load_store_unit/wb_data_m_9" BEL
        "lm32_cpu/load_store_unit/wb_data_m_8" BEL
        "lm32_cpu/load_store_unit/wb_data_m_7" BEL
        "lm32_cpu/load_store_unit/wb_data_m_6" BEL
        "lm32_cpu/load_store_unit/wb_data_m_5" BEL
        "lm32_cpu/load_store_unit/wb_data_m_4" BEL
        "lm32_cpu/load_store_unit/wb_data_m_3" BEL
        "lm32_cpu/load_store_unit/wb_data_m_2" BEL
        "lm32_cpu/load_store_unit/wb_data_m_1" BEL
        "lm32_cpu/load_store_unit/wb_data_m_0" BEL
        "lm32_cpu/load_store_unit/size_m_1" BEL
        "lm32_cpu/load_store_unit/size_m_0" BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0" BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1" BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2" BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3" BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4" BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5" BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6" BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7" BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_0"
        BEL
        "lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_1"
        BEL "lm32_cpu/load_store_unit/dcache/flush_set_7" BEL
        "lm32_cpu/load_store_unit/dcache/flush_set_6" BEL
        "lm32_cpu/load_store_unit/dcache/flush_set_5" BEL
        "lm32_cpu/load_store_unit/dcache/flush_set_4" BEL
        "lm32_cpu/load_store_unit/dcache/flush_set_3" BEL
        "lm32_cpu/load_store_unit/dcache/flush_set_2" BEL
        "lm32_cpu/load_store_unit/dcache/flush_set_1" BEL
        "lm32_cpu/load_store_unit/dcache/flush_set_0" BEL
        "lm32_cpu/load_store_unit/dcache/state_FSM_FFd1" BEL
        "lm32_cpu/load_store_unit/dcache/state_FSM_FFd2" BEL
        "lm32_cpu/load_store_unit/dcache/refilling" BEL
        "lm32_cpu/load_store_unit/dcache/refill_offset_3" BEL
        "lm32_cpu/load_store_unit/dcache/refill_offset_2" BEL
        "lm32_cpu/load_store_unit/dcache/refill_request" BEL
        "lm32_cpu/load_store_unit/dcache/restart_request" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_31" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_30" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_29" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_28" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_27" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_26" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_25" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_24" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_23" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_22" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_21" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_20" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_19" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_18" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_17" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_16" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_15" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_14" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_13" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_12" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_11" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_10" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_9" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_8" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_7" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_6" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_5" BEL
        "lm32_cpu/load_store_unit/dcache/refill_address_4" BEL
        "lm32_cpu/shifter/right_shift_result_31" BEL
        "lm32_cpu/shifter/right_shift_result_30" BEL
        "lm32_cpu/shifter/right_shift_result_29" BEL
        "lm32_cpu/shifter/right_shift_result_28" BEL
        "lm32_cpu/shifter/right_shift_result_27" BEL
        "lm32_cpu/shifter/right_shift_result_26" BEL
        "lm32_cpu/shifter/right_shift_result_25" BEL
        "lm32_cpu/shifter/right_shift_result_24" BEL
        "lm32_cpu/shifter/right_shift_result_23" BEL
        "lm32_cpu/shifter/right_shift_result_22" BEL
        "lm32_cpu/shifter/right_shift_result_21" BEL
        "lm32_cpu/shifter/right_shift_result_20" BEL
        "lm32_cpu/shifter/right_shift_result_19" BEL
        "lm32_cpu/shifter/right_shift_result_18" BEL
        "lm32_cpu/shifter/right_shift_result_17" BEL
        "lm32_cpu/shifter/right_shift_result_16" BEL
        "lm32_cpu/shifter/right_shift_result_15" BEL
        "lm32_cpu/shifter/right_shift_result_14" BEL
        "lm32_cpu/shifter/right_shift_result_13" BEL
        "lm32_cpu/shifter/right_shift_result_12" BEL
        "lm32_cpu/shifter/right_shift_result_11" BEL
        "lm32_cpu/shifter/right_shift_result_10" BEL
        "lm32_cpu/shifter/right_shift_result_9" BEL
        "lm32_cpu/shifter/right_shift_result_8" BEL
        "lm32_cpu/shifter/right_shift_result_7" BEL
        "lm32_cpu/shifter/right_shift_result_6" BEL
        "lm32_cpu/shifter/right_shift_result_5" BEL
        "lm32_cpu/shifter/right_shift_result_4" BEL
        "lm32_cpu/shifter/right_shift_result_3" BEL
        "lm32_cpu/shifter/right_shift_result_2" BEL
        "lm32_cpu/shifter/right_shift_result_1" BEL
        "lm32_cpu/shifter/right_shift_result_0" BEL
        "lm32_cpu/shifter/direction_m" BEL
        "lm32_cpu/multiplier/Mmult_n00234_0" BEL
        "lm32_cpu/multiplier/Mmult_n00234_1" BEL
        "lm32_cpu/multiplier/Mmult_n00234_2" BEL
        "lm32_cpu/multiplier/Mmult_n00234_3" BEL
        "lm32_cpu/multiplier/Mmult_n00234_4" BEL
        "lm32_cpu/multiplier/Mmult_n00234_5" BEL
        "lm32_cpu/multiplier/Mmult_n00234_6" BEL
        "lm32_cpu/multiplier/Mmult_n00234_7" BEL
        "lm32_cpu/multiplier/Mmult_n00234_8" BEL
        "lm32_cpu/multiplier/Mmult_n00234_9" BEL
        "lm32_cpu/multiplier/Mmult_n00234_10" BEL
        "lm32_cpu/multiplier/Mmult_n00234_11" BEL
        "lm32_cpu/multiplier/Mmult_n00234_12" BEL
        "lm32_cpu/multiplier/Mmult_n00234_13" BEL
        "lm32_cpu/multiplier/Mmult_n00234_14" BEL
        "lm32_cpu/multiplier/Mmult_n00234_15" BEL
        "lm32_cpu/multiplier/Mmult_n00234_16" PIN
        "lm32_cpu/multiplier/Mmult_n00232_pins<117>" PIN
        "lm32_cpu/multiplier/Mmult_n00231_pins<147>" PIN
        "lm32_cpu/multiplier/Mmult_n0023_pins<147>" BEL
        "lm32_cpu/multiplier/result_31" BEL "lm32_cpu/multiplier/result_30"
        BEL "lm32_cpu/multiplier/result_29" BEL
        "lm32_cpu/multiplier/result_28" BEL "lm32_cpu/multiplier/result_27"
        BEL "lm32_cpu/multiplier/result_26" BEL
        "lm32_cpu/multiplier/result_25" BEL "lm32_cpu/multiplier/result_24"
        BEL "lm32_cpu/multiplier/result_23" BEL
        "lm32_cpu/multiplier/result_22" BEL "lm32_cpu/multiplier/result_21"
        BEL "lm32_cpu/multiplier/result_20" BEL
        "lm32_cpu/multiplier/result_19" BEL "lm32_cpu/multiplier/result_18"
        BEL "lm32_cpu/multiplier/result_17" BEL
        "lm32_cpu/multiplier/result_16" BEL "lm32_cpu/multiplier/result_15"
        BEL "lm32_cpu/multiplier/result_14" BEL
        "lm32_cpu/multiplier/result_13" BEL "lm32_cpu/multiplier/result_12"
        BEL "lm32_cpu/multiplier/result_11" BEL
        "lm32_cpu/multiplier/result_10" BEL "lm32_cpu/multiplier/result_9" BEL
        "lm32_cpu/multiplier/result_8" BEL "lm32_cpu/multiplier/result_7" BEL
        "lm32_cpu/multiplier/result_6" BEL "lm32_cpu/multiplier/result_5" BEL
        "lm32_cpu/multiplier/result_4" BEL "lm32_cpu/multiplier/result_3" BEL
        "lm32_cpu/multiplier/result_2" BEL "lm32_cpu/multiplier/result_1" BEL
        "lm32_cpu/multiplier/result_0" BEL "lm32_cpu/mc_arithmetic/cycles_5"
        BEL "lm32_cpu/mc_arithmetic/cycles_4" BEL
        "lm32_cpu/mc_arithmetic/cycles_3" BEL
        "lm32_cpu/mc_arithmetic/cycles_2" BEL
        "lm32_cpu/mc_arithmetic/cycles_1" BEL
        "lm32_cpu/mc_arithmetic/cycles_0" BEL
        "lm32_cpu/mc_arithmetic/state_FSM_FFd1" BEL
        "lm32_cpu/mc_arithmetic/state_FSM_FFd2" BEL
        "lm32_cpu/mc_arithmetic/result_x_31" BEL
        "lm32_cpu/mc_arithmetic/result_x_30" BEL
        "lm32_cpu/mc_arithmetic/result_x_29" BEL
        "lm32_cpu/mc_arithmetic/result_x_28" BEL
        "lm32_cpu/mc_arithmetic/result_x_27" BEL
        "lm32_cpu/mc_arithmetic/result_x_26" BEL
        "lm32_cpu/mc_arithmetic/result_x_25" BEL
        "lm32_cpu/mc_arithmetic/result_x_24" BEL
        "lm32_cpu/mc_arithmetic/result_x_23" BEL
        "lm32_cpu/mc_arithmetic/result_x_22" BEL
        "lm32_cpu/mc_arithmetic/result_x_21" BEL
        "lm32_cpu/mc_arithmetic/result_x_20" BEL
        "lm32_cpu/mc_arithmetic/result_x_19" BEL
        "lm32_cpu/mc_arithmetic/result_x_18" BEL
        "lm32_cpu/mc_arithmetic/result_x_17" BEL
        "lm32_cpu/mc_arithmetic/result_x_16" BEL
        "lm32_cpu/mc_arithmetic/result_x_15" BEL
        "lm32_cpu/mc_arithmetic/result_x_14" BEL
        "lm32_cpu/mc_arithmetic/result_x_13" BEL
        "lm32_cpu/mc_arithmetic/result_x_12" BEL
        "lm32_cpu/mc_arithmetic/result_x_11" BEL
        "lm32_cpu/mc_arithmetic/result_x_10" BEL
        "lm32_cpu/mc_arithmetic/result_x_9" BEL
        "lm32_cpu/mc_arithmetic/result_x_8" BEL
        "lm32_cpu/mc_arithmetic/result_x_7" BEL
        "lm32_cpu/mc_arithmetic/result_x_6" BEL
        "lm32_cpu/mc_arithmetic/result_x_5" BEL
        "lm32_cpu/mc_arithmetic/result_x_4" BEL
        "lm32_cpu/mc_arithmetic/result_x_3" BEL
        "lm32_cpu/mc_arithmetic/result_x_2" BEL
        "lm32_cpu/mc_arithmetic/result_x_1" BEL
        "lm32_cpu/mc_arithmetic/result_x_0" BEL "lm32_cpu/mc_arithmetic/p_31"
        BEL "lm32_cpu/mc_arithmetic/p_30" BEL "lm32_cpu/mc_arithmetic/p_29"
        BEL "lm32_cpu/mc_arithmetic/p_28" BEL "lm32_cpu/mc_arithmetic/p_27"
        BEL "lm32_cpu/mc_arithmetic/p_26" BEL "lm32_cpu/mc_arithmetic/p_25"
        BEL "lm32_cpu/mc_arithmetic/p_24" BEL "lm32_cpu/mc_arithmetic/p_23"
        BEL "lm32_cpu/mc_arithmetic/p_22" BEL "lm32_cpu/mc_arithmetic/p_21"
        BEL "lm32_cpu/mc_arithmetic/p_20" BEL "lm32_cpu/mc_arithmetic/p_19"
        BEL "lm32_cpu/mc_arithmetic/p_18" BEL "lm32_cpu/mc_arithmetic/p_17"
        BEL "lm32_cpu/mc_arithmetic/p_16" BEL "lm32_cpu/mc_arithmetic/p_15"
        BEL "lm32_cpu/mc_arithmetic/p_14" BEL "lm32_cpu/mc_arithmetic/p_13"
        BEL "lm32_cpu/mc_arithmetic/p_12" BEL "lm32_cpu/mc_arithmetic/p_11"
        BEL "lm32_cpu/mc_arithmetic/p_10" BEL "lm32_cpu/mc_arithmetic/p_9" BEL
        "lm32_cpu/mc_arithmetic/p_8" BEL "lm32_cpu/mc_arithmetic/p_7" BEL
        "lm32_cpu/mc_arithmetic/p_6" BEL "lm32_cpu/mc_arithmetic/p_5" BEL
        "lm32_cpu/mc_arithmetic/p_4" BEL "lm32_cpu/mc_arithmetic/p_3" BEL
        "lm32_cpu/mc_arithmetic/p_2" BEL "lm32_cpu/mc_arithmetic/p_1" BEL
        "lm32_cpu/mc_arithmetic/p_0" BEL
        "lm32_cpu/mc_arithmetic/divide_by_zero_x" BEL
        "lm32_cpu/mc_arithmetic/a_22" BEL "lm32_cpu/mc_arithmetic/a_21" BEL
        "lm32_cpu/mc_arithmetic/a_20" BEL "lm32_cpu/mc_arithmetic/a_19" BEL
        "lm32_cpu/mc_arithmetic/a_18" BEL "lm32_cpu/mc_arithmetic/a_17" BEL
        "lm32_cpu/mc_arithmetic/a_16" BEL "lm32_cpu/mc_arithmetic/a_15" BEL
        "lm32_cpu/mc_arithmetic/a_14" BEL "lm32_cpu/mc_arithmetic/a_13" BEL
        "lm32_cpu/mc_arithmetic/a_12" BEL "lm32_cpu/mc_arithmetic/a_11" BEL
        "lm32_cpu/mc_arithmetic/a_10" BEL "lm32_cpu/mc_arithmetic/a_9" BEL
        "lm32_cpu/mc_arithmetic/a_8" BEL "lm32_cpu/mc_arithmetic/a_7" BEL
        "lm32_cpu/mc_arithmetic/a_6" BEL "lm32_cpu/mc_arithmetic/a_5" BEL
        "lm32_cpu/mc_arithmetic/a_4" BEL "lm32_cpu/mc_arithmetic/a_3" BEL
        "lm32_cpu/mc_arithmetic/a_2" BEL "lm32_cpu/mc_arithmetic/a_1" BEL
        "lm32_cpu/mc_arithmetic/a_0" BEL "lm32_cpu/mc_arithmetic/b_31" BEL
        "lm32_cpu/mc_arithmetic/b_30" BEL "lm32_cpu/mc_arithmetic/b_29" BEL
        "lm32_cpu/mc_arithmetic/b_28" BEL "lm32_cpu/mc_arithmetic/b_27" BEL
        "lm32_cpu/mc_arithmetic/b_26" BEL "lm32_cpu/mc_arithmetic/b_25" BEL
        "lm32_cpu/mc_arithmetic/b_24" BEL "lm32_cpu/mc_arithmetic/b_23" BEL
        "lm32_cpu/mc_arithmetic/b_22" BEL "lm32_cpu/mc_arithmetic/b_21" BEL
        "lm32_cpu/mc_arithmetic/b_20" BEL "lm32_cpu/mc_arithmetic/b_19" BEL
        "lm32_cpu/mc_arithmetic/b_18" BEL "lm32_cpu/mc_arithmetic/b_17" BEL
        "lm32_cpu/mc_arithmetic/b_16" BEL "lm32_cpu/mc_arithmetic/b_15" BEL
        "lm32_cpu/mc_arithmetic/b_14" BEL "lm32_cpu/mc_arithmetic/b_13" BEL
        "lm32_cpu/mc_arithmetic/b_12" BEL "lm32_cpu/mc_arithmetic/b_11" BEL
        "lm32_cpu/mc_arithmetic/b_10" BEL "lm32_cpu/mc_arithmetic/b_9" BEL
        "lm32_cpu/mc_arithmetic/b_8" BEL "lm32_cpu/mc_arithmetic/b_7" BEL
        "lm32_cpu/mc_arithmetic/b_6" BEL "lm32_cpu/mc_arithmetic/b_5" BEL
        "lm32_cpu/mc_arithmetic/b_4" BEL "lm32_cpu/mc_arithmetic/b_3" BEL
        "lm32_cpu/mc_arithmetic/b_2" BEL "lm32_cpu/mc_arithmetic/b_1" BEL
        "lm32_cpu/mc_arithmetic/b_0" BEL "basesoc_uart_phy_rx_busy" BEL
        "basesoc_uart_phy_tx_busy" BEL "basesoc_uart_tx_pending" BEL
        "basesoc_uart_rx_pending" BEL "adxl362_pending1" BEL
        "basesoc_uart_rx_fifo_readable" BEL "basesoc_timer0_zero_pending" BEL
        "I2C_pending1" BEL "SD_pending1" BEL "LCD_pending1" BEL "grant" BEL
        "basesoc_uart_tx_fifo_readable" BEL "serial_tx" BEL
        "lm32_cpu/write_enable_m" BEL "lm32_cpu/instruction_unit/i_cyc_o" BEL
        "lm32_cpu/load_store_unit/d_sel_o_3" BEL
        "lm32_cpu/load_store_unit/d_sel_o_2" BEL
        "lm32_cpu/load_store_unit/d_sel_o_1" BEL
        "lm32_cpu/load_store_unit/d_sel_o_0" BEL
        "lm32_cpu/load_store_unit/d_cyc_o" BEL
        "lm32_cpu/load_store_unit/stall_wb_load" BEL
        "lm32_cpu/load_store_unit/d_we_o" BEL "adxl362_machine_write0" BEL
        "adxl362_machine_bias1" BEL "SD_machine_bias1" BEL "SD_machine_write0"
        BEL "LCD_machine_write0" BEL "LCD_machine_bias1" BEL
        "I2C_machine_write0" BEL "I2C_machine_bias1" BEL "adxl362_machine_clk"
        BEL "I2C_machine_clk" BEL "SD_machine_clk" BEL "LCD_machine_clk" BEL
        "basesoc_bus_wishbone_ack" BEL "SD_out_storage_full" BEL
        "r_enable_storage_full" BEL "basesoc_timer0_en_storage_full" BEL
        "g_enable_storage_full" BEL "b_enable_storage_full" BEL
        "basesoc_timer0_eventmanager_storage_full" BEL "adxl362_cs_0" BEL
        "SD_cs_0" BEL "LCD_cs_0" BEL "I2C_cs_0" BEL "lm32_cpu/valid_m" BEL
        "lm32_cpu/valid_d" BEL "lm32_cpu/valid_x" BEL
        "lm32_cpu/interrupt_unit/ie" BEL "lm32_cpu/interrupt_unit/eie" BEL
        "lm32_cpu/load_store_unit/wb_load_complete" BEL
        "basesoc_main_ram_bus_ack" BEL "basesoc_sram_bus_ack" BEL
        "basesoc_interface_we" BEL "lm32_cpu/dflush_m" BEL
        "lm32_cpu/branch_mispredict_taken_m1_FRB" BEL
        "basesoc_timer0_irq1_FRB" BEL "lm32_cpu/w_result_sel_mul_m_BRB0" BEL
        "lm32_cpu/w_result_sel_mul_m_BRB1" BEL
        "lm32_cpu/w_result_sel_load_m_BRB1" BEL
        "lm32_cpu/mc_arithmetic/a_31_BRB0" BEL
        "lm32_cpu/mc_arithmetic/a_31_BRB1" BEL
        "lm32_cpu/mc_arithmetic/a_31_BRB2" BEL
        "lm32_cpu/mc_arithmetic/a_31_BRB3" BEL
        "lm32_cpu/mc_arithmetic/a_30_BRB0" BEL
        "lm32_cpu/mc_arithmetic/a_30_BRB3" BEL
        "lm32_cpu/mc_arithmetic/a_29_BRB0" BEL
        "lm32_cpu/mc_arithmetic/a_29_BRB3" BEL
        "lm32_cpu/mc_arithmetic/a_28_BRB0" BEL
        "lm32_cpu/mc_arithmetic/a_28_BRB3" BEL
        "lm32_cpu/mc_arithmetic/a_27_BRB0" BEL
        "lm32_cpu/mc_arithmetic/a_27_BRB3" BEL
        "lm32_cpu/mc_arithmetic/a_26_BRB0" BEL
        "lm32_cpu/mc_arithmetic/a_26_BRB3" BEL
        "lm32_cpu/mc_arithmetic/a_25_BRB0" BEL
        "lm32_cpu/mc_arithmetic/a_25_BRB3" BEL
        "lm32_cpu/mc_arithmetic/a_24_BRB0" BEL
        "lm32_cpu/mc_arithmetic/a_24_BRB3" BEL
        "lm32_cpu/mc_arithmetic/a_23_BRB0" BEL
        "lm32_cpu/mc_arithmetic/a_23_BRB3" BEL
        "lm32_cpu/m_result_sel_shift_x_BRB0" BEL
        "lm32_cpu/m_result_sel_shift_x_BRB1" BEL
        "lm32_cpu/m_result_sel_shift_x_BRB2" BEL
        "lm32_cpu/m_result_sel_shift_x_BRB3" BEL
        "lm32_cpu/m_result_sel_shift_x_BRB4" BEL
        "lm32_cpu/m_result_sel_compare_x_BRB1" BEL "lm32_cpu/branch_x_BRB0"
        BEL "lm32_cpu/branch_x_BRB1" BEL "lm32_cpu/m_bypass_enable_x_BRB4" BEL
        "lm32_cpu/w_result_sel_mul_x_BRB0" BEL
        "lm32_cpu/w_result_sel_mul_x_BRB1" BEL "lm32_cpu/valid_f" BEL
        "clk100_BUFGP/BUFG" BEL "lm32_cpu/Mram_registers40/SP" BEL
        "lm32_cpu/Mram_registers40/DP" BEL "lm32_cpu/Mram_registers39/SP" BEL
        "lm32_cpu/Mram_registers39/DP" BEL "lm32_cpu/Mram_registers41/SP" BEL
        "lm32_cpu/Mram_registers41/DP" BEL "lm32_cpu/Mram_registers37/SP" BEL
        "lm32_cpu/Mram_registers37/DP" BEL "lm32_cpu/Mram_registers36/SP" BEL
        "lm32_cpu/Mram_registers36/DP" BEL "lm32_cpu/Mram_registers38/SP" BEL
        "lm32_cpu/Mram_registers38/DP" BEL "lm32_cpu/Mram_registers34/SP" BEL
        "lm32_cpu/Mram_registers34/DP" BEL "lm32_cpu/Mram_registers33/SP" BEL
        "lm32_cpu/Mram_registers33/DP" BEL "lm32_cpu/Mram_registers35/SP" BEL
        "lm32_cpu/Mram_registers35/DP" BEL "lm32_cpu/Mram_registers32/SP" BEL
        "lm32_cpu/Mram_registers32/DP" BEL "lm32_cpu/Mram_registers31/SP" BEL
        "lm32_cpu/Mram_registers31/DP" BEL "lm32_cpu/Mram_registers30/SP" BEL
        "lm32_cpu/Mram_registers30/DP" BEL "lm32_cpu/Mram_registers29/SP" BEL
        "lm32_cpu/Mram_registers29/DP" BEL "lm32_cpu/Mram_registers27/SP" BEL
        "lm32_cpu/Mram_registers27/DP" BEL "lm32_cpu/Mram_registers26/SP" BEL
        "lm32_cpu/Mram_registers26/DP" BEL "lm32_cpu/Mram_registers28/SP" BEL
        "lm32_cpu/Mram_registers28/DP" BEL "lm32_cpu/Mram_registers25/SP" BEL
        "lm32_cpu/Mram_registers25/DP" BEL "lm32_cpu/Mram_registers24/SP" BEL
        "lm32_cpu/Mram_registers24/DP" BEL "lm32_cpu/Mram_registers23/SP" BEL
        "lm32_cpu/Mram_registers23/DP" BEL "lm32_cpu/Mram_registers22/SP" BEL
        "lm32_cpu/Mram_registers22/DP" BEL "lm32_cpu/Mram_registers20/SP" BEL
        "lm32_cpu/Mram_registers20/DP" BEL "lm32_cpu/Mram_registers10/SP" BEL
        "lm32_cpu/Mram_registers10/DP" BEL "lm32_cpu/Mram_registers21/SP" BEL
        "lm32_cpu/Mram_registers21/DP" BEL "lm32_cpu/Mram_registers9/SP" BEL
        "lm32_cpu/Mram_registers9/DP" BEL "lm32_cpu/Mram_registers8/SP" BEL
        "lm32_cpu/Mram_registers8/DP" BEL "lm32_cpu/Mram_registers7/SP" BEL
        "lm32_cpu/Mram_registers7/DP" BEL "lm32_cpu/Mram_registers6/SP" BEL
        "lm32_cpu/Mram_registers6/DP" BEL "lm32_cpu/Mram_registers4/SP" BEL
        "lm32_cpu/Mram_registers4/DP" BEL "lm32_cpu/Mram_registers3/SP" BEL
        "lm32_cpu/Mram_registers3/DP" BEL "lm32_cpu/Mram_registers5/SP" BEL
        "lm32_cpu/Mram_registers5/DP" BEL "lm32_cpu/Mram_registers2/SP" BEL
        "lm32_cpu/Mram_registers2/DP" BEL "lm32_cpu/Mram_registers133/SP" BEL
        "lm32_cpu/Mram_registers133/DP" BEL "lm32_cpu/Mram_registers132/SP"
        BEL "lm32_cpu/Mram_registers132/DP" BEL
        "lm32_cpu/Mram_registers131/SP" BEL "lm32_cpu/Mram_registers131/DP"
        BEL "lm32_cpu/Mram_registers129/SP" BEL
        "lm32_cpu/Mram_registers129/DP" BEL "lm32_cpu/Mram_registers128/SP"
        BEL "lm32_cpu/Mram_registers128/DP" BEL
        "lm32_cpu/Mram_registers130/SP" BEL "lm32_cpu/Mram_registers130/DP"
        BEL "lm32_cpu/Mram_registers127/SP" BEL
        "lm32_cpu/Mram_registers127/DP" BEL "lm32_cpu/Mram_registers126/SP"
        BEL "lm32_cpu/Mram_registers126/DP" BEL
        "lm32_cpu/Mram_registers125/SP" BEL "lm32_cpu/Mram_registers125/DP"
        BEL "lm32_cpu/Mram_registers124/SP" BEL
        "lm32_cpu/Mram_registers124/DP" BEL "lm32_cpu/Mram_registers122/SP"
        BEL "lm32_cpu/Mram_registers122/DP" BEL
        "lm32_cpu/Mram_registers121/SP" BEL "lm32_cpu/Mram_registers121/DP"
        BEL "lm32_cpu/Mram_registers123/SP" BEL
        "lm32_cpu/Mram_registers123/DP" BEL "lm32_cpu/Mram_registers120/SP"
        BEL "lm32_cpu/Mram_registers120/DP" BEL
        "lm32_cpu/Mram_registers119/SP" BEL "lm32_cpu/Mram_registers119/DP"
        BEL "lm32_cpu/Mram_registers118/SP" BEL
        "lm32_cpu/Mram_registers118/DP" BEL "lm32_cpu/Mram_registers117/SP"
        BEL "lm32_cpu/Mram_registers117/DP" BEL
        "lm32_cpu/Mram_registers115/SP" BEL "lm32_cpu/Mram_registers115/DP"
        BEL "lm32_cpu/Mram_registers114/SP" BEL
        "lm32_cpu/Mram_registers114/DP" BEL "lm32_cpu/Mram_registers116/SP"
        BEL "lm32_cpu/Mram_registers116/DP" BEL
        "lm32_cpu/Mram_registers113/SP" BEL "lm32_cpu/Mram_registers113/DP"
        BEL "lm32_cpu/Mram_registers112/SP" BEL
        "lm32_cpu/Mram_registers112/DP" BEL "lm32_cpu/Mram_registers111/SP"
        BEL "lm32_cpu/Mram_registers111/DP" BEL
        "lm32_cpu/Mram_registers110/SP" BEL "lm32_cpu/Mram_registers110/DP"
        BEL "lm32_cpu/Mram_registers18/SP" BEL "lm32_cpu/Mram_registers18/DP"
        BEL "lm32_cpu/Mram_registers17/SP" BEL "lm32_cpu/Mram_registers17/DP"
        BEL "lm32_cpu/Mram_registers19/SP" BEL "lm32_cpu/Mram_registers19/DP"
        BEL "lm32_cpu/Mram_registers16/SP" BEL "lm32_cpu/Mram_registers16/DP"
        BEL "lm32_cpu/Mram_registers15/SP" BEL "lm32_cpu/Mram_registers15/DP"
        BEL "lm32_cpu/Mram_registers14/SP" BEL "lm32_cpu/Mram_registers14/DP"
        BEL "lm32_cpu/Mram_registers13/SP" BEL "lm32_cpu/Mram_registers13/DP"
        BEL "lm32_cpu/Mram_registers11/SP" BEL "lm32_cpu/Mram_registers11/DP"
        BEL "lm32_cpu/Mram_registers12/SP" BEL "lm32_cpu/Mram_registers12/DP"
        PIN
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_pins<32>"
        PIN
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_pins<33>"
        PIN
        "lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_pins<32>"
        PIN
        "lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_pins<33>"
        PIN "Mram_mem1_pins<63>" PIN "Mram_mem1_pins<62>" PIN
        "Mram_mem2_pins<63>" PIN "Mram_mem2_pins<62>" PIN "Mram_mem3_pins<63>"
        PIN "Mram_mem3_pins<62>" PIN "Mram_mem4_pins<63>" PIN
        "Mram_mem4_pins<62>" PIN "Mram_mem5_pins<63>" PIN "Mram_mem5_pins<62>"
        PIN "Mram_mem6_pins<63>" PIN "Mram_mem6_pins<62>" PIN
        "Mram_mem7_pins<63>" PIN "Mram_mem7_pins<62>" PIN "Mram_mem8_pins<63>"
        PIN "Mram_mem8_pins<62>" PIN "Mram_mem_1_pins<63>" PIN
        "Mram_mem_1_pins<62>" PIN "Mram_mem_21_pins<63>" PIN
        "Mram_mem_21_pins<62>" PIN "Mram_mem_22_pins<63>" PIN
        "Mram_mem_22_pins<62>" PIN "Mram_mem_23_pins<63>" PIN
        "Mram_mem_23_pins<62>" PIN "Mram_mem_24_pins<63>" PIN
        "Mram_mem_24_pins<62>" PIN
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem_pins<63>"
        PIN
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem_pins<62>"
        PIN
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem_pins<65>"
        PIN
        "lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem_pins<64>"
        PIN
        "lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem_pins<63>"
        PIN
        "lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem_pins<62>"
        PIN
        "lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem_pins<65>"
        PIN
        "lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem_pins<64>"
        BEL "Mram_storage_11/DP" BEL "Mram_storage_11/SP" BEL
        "Mram_storage_12/DP" BEL "Mram_storage_12/SP" BEL "Mram_storage_13/DP"
        BEL "Mram_storage_13/SP" BEL "Mram_storage_14/DP" BEL
        "Mram_storage_14/SP" BEL "Mram_storage_15/DP" BEL "Mram_storage_15/SP"
        BEL "Mram_storage_16/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_17/DP" BEL "Mram_storage_17/SP" BEL "Mram_storage_18/DP"
        BEL "Mram_storage_18/SP" BEL "Mram_storage_21/DP" BEL
        "Mram_storage_21/SP" BEL "Mram_storage_22/DP" BEL "Mram_storage_22/SP"
        BEL "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL
        "Mram_storage_24/DP" BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP"
        BEL "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL
        "Mram_storage_26/SP" BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP"
        BEL "Mram_storage_28/DP" BEL "Mram_storage_28/SP";
TSclk100 = PERIOD TIMEGRP "PRDclk100" 10 ns HIGH 50%;
SCHEMATIC END;

