{
  "module_name": "amlogic,meson8b-reset.h",
  "hash_id": "b9324c34345ba437d4564ba343d3b03b7212c1be192acce27221f5642aa90754",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/amlogic,meson8b-reset.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_AMLOGIC_MESON8B_RESET_H\n#define _DT_BINDINGS_AMLOGIC_MESON8B_RESET_H\n\n \n#define RESET_HIU\t\t\t0\n#define RESET_VLD\t\t\t1\n#define RESET_IQIDCT\t\t\t2\n#define RESET_MC\t\t\t3\n \n#define RESET_VIU\t\t\t5\n#define RESET_AIU\t\t\t6\n#define RESET_MCPU\t\t\t7\n#define RESET_CCPU\t\t\t8\n#define RESET_PMUX\t\t\t9\n#define RESET_VENC\t\t\t10\n#define RESET_ASSIST\t\t\t11\n#define RESET_AFIFO2\t\t\t12\n#define RESET_MDEC\t\t\t13\n#define RESET_VLD_PART\t\t\t14\n#define RESET_VIFIFO\t\t\t15\n \n \n \n#define RESET_DEMUX\t\t\t33\n#define RESET_USB_OTG\t\t\t34\n#define RESET_DDR\t\t\t35\n#define RESET_VDAC_1\t\t\t36\n#define RESET_BT656\t\t\t37\n#define RESET_AHB_SRAM\t\t\t38\n#define RESET_AHB_BRIDGE\t\t39\n#define RESET_PARSER\t\t\t40\n#define RESET_BLKMV\t\t\t41\n#define RESET_ISA\t\t\t42\n#define RESET_ETHERNET\t\t\t43\n#define RESET_ABUF\t\t\t44\n#define RESET_AHB_DATA\t\t\t45\n#define RESET_AHB_CNTL\t\t\t46\n#define RESET_ROM_BOOT\t\t\t47\n \n \n#define RESET_VD_RMEM\t\t\t64\n#define RESET_AUDIN\t\t\t65\n#define RESET_DBLK\t\t\t66\n#define RESET_PIC_DC\t\t\t67\n#define RESET_PSC\t\t\t68\n#define RESET_NAND\t\t\t69\n#define RESET_GE2D\t\t\t70\n#define RESET_PARSER_REG\t\t71\n#define RESET_PARSER_FETCH\t\t72\n#define RESET_PARSER_CTL\t\t73\n#define RESET_PARSER_TOP\t\t74\n#define RESET_HDMI_APB\t\t\t75\n#define RESET_AUDIO_APB\t\t\t76\n#define RESET_MEDIA_CPU\t\t\t77\n#define RESET_MALI\t\t\t78\n#define RESET_HDMI_SYSTEM_RESET\t\t79\n \n \n#define RESET_RING_OSCILLATOR\t\t96\n#define RESET_SYS_CPU_0\t\t\t97\n#define RESET_EFUSE\t\t\t98\n#define RESET_SYS_CPU_BVCI\t\t99\n#define RESET_AIFIFO\t\t\t100\n#define RESET_AUDIO_PLL_MODULATOR\t101\n#define RESET_AHB_BRIDGE_CNTL\t\t102\n#define RESET_SYS_CPU_1\t\t\t103\n#define RESET_AUDIO_DAC\t\t\t104\n#define RESET_DEMUX_TOP\t\t\t105\n#define RESET_DEMUX_DES\t\t\t106\n#define RESET_DEMUX_S2P_0\t\t107\n#define RESET_DEMUX_S2P_1\t\t108\n#define RESET_DEMUX_RESET_0\t\t109\n#define RESET_DEMUX_RESET_1\t\t110\n#define RESET_DEMUX_RESET_2\t\t111\n \n \n#define RESET_PL310\t\t\t128\n#define RESET_A5_APB\t\t\t129\n#define RESET_A5_AXI\t\t\t130\n#define RESET_A5\t\t\t131\n#define RESET_DVIN\t\t\t132\n#define RESET_RDMA\t\t\t133\n#define RESET_VENCI\t\t\t134\n#define RESET_VENCP\t\t\t135\n#define RESET_VENCT\t\t\t136\n#define RESET_VDAC_4\t\t\t137\n#define RESET_RTC\t\t\t138\n#define RESET_A5_DEBUG\t\t\t139\n#define RESET_VDI6\t\t\t140\n#define RESET_VENCL\t\t\t141\n \n \n#define RESET_DDR_PLL\t\t\t160\n#define RESET_MISC_PLL\t\t\t161\n#define RESET_SYS_PLL\t\t\t162\n#define RESET_HPLL_PLL\t\t\t163\n#define RESET_AUDIO_PLL\t\t\t164\n#define RESET_VID2_PLL\t\t\t165\n \n \n#define RESET_PERIPHS_GENERAL\t\t192\n#define RESET_PERIPHS_IR_REMOTE\t\t193\n#define RESET_PERIPHS_SMART_CARD\t194\n#define RESET_PERIPHS_SAR_ADC\t\t195\n#define RESET_PERIPHS_I2C_MASTER_0\t196\n#define RESET_PERIPHS_I2C_MASTER_1\t197\n#define RESET_PERIPHS_I2C_SLAVE\t\t198\n#define RESET_PERIPHS_STREAM_INTERFACE\t199\n#define RESET_PERIPHS_SDIO\t\t200\n#define RESET_PERIPHS_UART_0\t\t201\n#define RESET_PERIPHS_UART_1\t\t202\n#define RESET_PERIPHS_ASYNC_0\t\t203\n#define RESET_PERIPHS_ASYNC_1\t\t204\n#define RESET_PERIPHS_SPI_0\t\t205\n#define RESET_PERIPHS_SPI_1\t\t206\n#define RESET_PERIPHS_LED_PWM\t\t207\n \n \n \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}