// Seed: 500677822
module module_0 (
    input supply1 id_0,
    input supply1 id_1
);
  if (1'b0) supply0 id_3;
  wire id_4 = -1'd0;
  always ++id_3;
  wire id_5;
endmodule
module module_1 (
    input logic id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor void id_4,
    input wire id_5,
    input uwire id_6,
    output wor id_7,
    output logic id_8
);
  wire id_10;
  assign id_8 = id_0 ^ 1;
  always_ff id_8 <= id_0;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_11;
  wire id_12, id_13, id_14;
  wire id_15;
  xor primCall (id_7, id_2, id_6, id_1, id_4, id_3);
endmodule
