// Seed: 1020980583
module module_0 (
    output logic id_0,
    input  tri   id_1,
    input  tri   id_2,
    input  wor   id_3
);
  always if (1) id_0 = -1;
  wire id_5;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    output logic id_4
);
  parameter id_6 = 1;
  initial begin : LABEL_0
    id_4 = 1;
  end
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output logic [7:0] id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  logic id_20;
  ;
  assign id_19[-1'h0] = id_11 || id_2[1];
endmodule
module module_3 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input uwire id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input uwire id_7,
    input supply0 id_8,
    input wire id_9,
    output wor id_10
);
  logic [7:0] id_12;
  assign id_12[1] = -1;
  wire id_13;
  module_2 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_12
  );
  bit id_14;
  ;
  always id_14 = -1;
endmodule
