/*
Developer   - Sriram Venkata Krishna
Date        - 11-08-2025
Platform    - HDL Bits
*/

//001. Step One

module top_module(output one);

    assign one = 1'b1;

endmodule
