Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat May 18 03:54:55 2024
| Host         : DESKTOP-NIPFRBE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_TOP_control_sets_placed.rpt
| Design       : VGA_TOP
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           26 |
| No           | No                    | Yes                    |              17 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1142 |          417 |
| Yes          | No                    | Yes                    |              89 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------------------------+------------------+------------------+----------------+
|           Clock Signal           |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------+-------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                   |                                           | rst_IBUF         |                2 |              3 |
|  clk_IBUF_BUFG                   | encoder_decoder0/next_chunk[1][7]_i_1_n_0 |                  |                2 |              4 |
|  clk_IBUF_BUFG                   | encoder_decoder0/next_chunk               |                  |                2 |              5 |
| ~encoder_decoder0/idx[7]_i_3_n_0 |                                           |                  |                3 |              6 |
|  clk_IBUF_BUFG                   | encoder_decoder0/run[5]_i_1_n_0           | rst_IBUF         |                3 |              6 |
|  clk_IBUF_BUFG                   | encoder_decoder0/write_data[7]_i_1_n_0    |                  |                3 |              6 |
|  clk_IBUF_BUFG                   | encoder_decoder0/run_counter[5]_i_1_n_0   |                  |                2 |              6 |
|  clk_IBUF_BUFG                   | encoder_decoder0/index[0][23]_i_1_n_0     |                  |                2 |              8 |
|  clk_IBUF_BUFG                   | encoder_decoder0/index[32][23]_i_1_n_0    |                  |                3 |              8 |
|  clk_IBUF_BUFG                   | encoder_decoder0/prev_b[7]_i_1_n_0        | rst_IBUF         |                3 |              8 |
|  clk_wiz_0_0/inst/clk_out1       |                                           |                  |                6 |             10 |
|  clk_wiz_0_0/inst/clk_out1       | vga_ctrl_0/vcount[9]_i_1_n_0              | rst_IBUF         |                3 |             10 |
|  clk_wiz_0_0/inst/clk_out1       |                                           | rst_IBUF         |                6 |             14 |
|  clk_IBUF_BUFG                   | encoder_decoder0/addr[18]_i_1_n_0         | rst_IBUF         |                4 |             19 |
|  clk_wiz_0_0/inst/clk_out1       | vga_ctrl_0/E[0]                           | rst_IBUF         |                6 |             19 |
|  clk_IBUF_BUFG                   |                                           |                  |               17 |             22 |
|  clk_IBUF_BUFG                   | encoder_decoder0/idx[7]_i_1_n_0           | rst_IBUF         |               10 |             27 |
|  clk_IBUF_BUFG                   | encoder_decoder0/chunk_buff[1][7]_i_1_n_0 |                  |              403 |           1105 |
+----------------------------------+-------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 6      |                     4 |
| 8      |                     3 |
| 10     |                     2 |
| 14     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


