// Seed: 1748940071
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13;
  assign id_13 = id_12;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    output wire id_2,
    input uwire id_3,
    input uwire id_4,
    input tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input uwire id_8,
    output uwire id_9,
    input wand id_10,
    output supply1 id_11,
    output supply1 id_12,
    input tri id_13,
    inout uwire id_14,
    input tri0 id_15,
    input wire id_16,
    output tri1 id_17,
    output uwire id_18,
    output uwire id_19,
    input wire id_20,
    input wand id_21,
    output supply1 id_22,
    input supply1 id_23,
    input supply1 id_24,
    inout wand id_25,
    output tri0 id_26,
    input tri1 id_27,
    input wire id_28,
    output tri1 id_29,
    output tri0 id_30,
    output supply0 id_31,
    input tri1 id_32,
    output tri0 id_33,
    output tri id_34
    , id_40, id_41,
    input tri0 id_35,
    input wand id_36,
    input wor id_37,
    input tri id_38
);
  module_0(
      id_41, id_40, id_41, id_41, id_40, id_41, id_41, id_41, id_41, id_40, id_41, id_41
  );
  wire id_42;
  assign id_34 = {1{id_25}} == id_21 - id_37;
  assign id_14 = id_27;
endmodule
