# ===================== Global blocks / clocks =====================
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
BLOCK JTAGPATHS ;
BLOCK RD_DURING_WR_PATHS ;
BLOCK INTERCLOCKDOMAIN PATHS ;

# 时钟频率声明（按你之前给的）
FREQUENCY NET "FPGA_CLK_c" 25.000000 MHz ;
FREQUENCY NET "clk_a"       125.000000 MHz ;
FREQUENCY NET "clk_a_90"    125.000000 MHz ;
FREQUENCY NET "clk_b"        25.000000 MHz ;
FREQUENCY NET "clk_b_90"     25.000000 MHz ;

# ===================== 参考时钟 & 复位 & LED =====================
# 25 MHz 板载输入时钟
LOCATE COMP "FPGA_CLK" SITE "K1" ;
IOBUF  PORT "FPGA_CLK" IO_TYPE=LVCMOS25 ;

# 复位（顶层端口名：rest，低有效在逻辑里已取反为 reset_n）
LOCATE COMP "rest" SITE "F3" ;
IOBUF  PORT "rest"  PULLMODE=UP IO_TYPE=LVCMOS25 ;

# 三个状态 LED（顶层端口名：FPGA_LED[2:0]）
LOCATE COMP "FPGA_LED[0]" SITE "M5" ;
LOCATE COMP "FPGA_LED[1]" SITE "M6" ;
LOCATE COMP "FPGA_LED[2]" SITE "N6" ;
IOBUF  PORT "FPGA_LED[0]" IO_TYPE=LVCMOS25 ;
IOBUF  PORT "FPGA_LED[1]" IO_TYPE=LVCMOS25 ;
IOBUF  PORT "FPGA_LED[2]" IO_TYPE=LVCMOS25 ;

# ===================== PHY1 RGMII（RTL8211FI，含 MDIO） =====================
# MDIO/MDC
LOCATE COMP "PHY1_MDC"  SITE "J3" ;
LOCATE COMP "PHY1_MDIO" SITE "J4" ;
IOBUF  PORT "PHY1_MDIO" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY1_MDC"  SLEWRATE=FAST IO_TYPE=LVCMOS25 ;

# TX（FPGA -> PHY）
LOCATE COMP "PHY1_TXD[0]"  SITE "G2" ;
LOCATE COMP "PHY1_TXD[1]"  SITE "G1" ;
LOCATE COMP "PHY1_TXD[2]"  SITE "H2" ;
LOCATE COMP "PHY1_TXD[3]"  SITE "J2" ;
LOCATE COMP "PHY1_TX_CLK"  SITE "F1" ;
LOCATE COMP "PHY1_TX_CTL"  SITE "G3" ;
IOBUF  PORT "PHY1_TXD[0]"  SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY1_TXD[1]"  SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY1_TXD[2]"  SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY1_TXD[3]"  SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY1_TX_CLK"  SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY1_TX_CTL"  SLEWRATE=FAST IO_TYPE=LVCMOS25 ;

# RX（PHY -> FPGA）
LOCATE COMP "PHY1_RXD[0]"  SITE "D1" ;
LOCATE COMP "PHY1_RXD[1]"  SITE "E2" ;
LOCATE COMP "PHY1_RXD[2]"  SITE "E1" ;
LOCATE COMP "PHY1_RXD[3]"  SITE "F2" ;
LOCATE COMP "PHY1_RX_CLK"  SITE "J1" ;
LOCATE COMP "PHY1_RX_CTL"  SITE "C1" ;
IOBUF  PORT "PHY1_RXD[0]"  IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY1_RXD[1]"  IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY1_RXD[2]"  IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY1_RXD[3]"  IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY1_RX_CLK"  IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY1_RX_CTL"  IO_TYPE=LVCMOS25 ;

# ===================== PHY2 RGMII（无 MDIO，收发管脚） =====================
# TX（若当前设计不发，可保持驱动 0；仍需约束）
LOCATE COMP "PHY2_TXD[0]"  SITE "R1" ;
LOCATE COMP "PHY2_TXD[1]"  SITE "R2" ;
LOCATE COMP "PHY2_TXD[2]"  SITE "T2" ;
LOCATE COMP "PHY2_TXD[3]"  SITE "T3" ;
LOCATE COMP "PHY2_TX_CLK"  SITE "P1" ;
LOCATE COMP "PHY2_TX_CTL"  SITE "P2" ;
IOBUF  PORT "PHY2_TXD[0]"  SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY2_TXD[1]"  SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY2_TXD[2]"  SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY2_TXD[3]"  SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF  PORT "PHY2_TX_CLK"  SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
# ===== Auto-prepended frequency section (matches eth_top_full) =====
FREQUENCY  PORT "FPGA_CLK"       25.000000 MHz ;
FREQUENCY  NET  "clk_125m"      125.000000 MHz ;
FREQUENCY  NET  "clk_25m"        25.000000 MHz ;
FREQUENCY  PORT "PHY1_RX_CLK"   125.000000 MHz ;
FREQUENCY  PORT "PHY2_RX_CLK"   125.000000 MHz ;
# ===================================================================


# rvl_alias "reveal_ist_802" "eth_top_inst0/txmac_clk0";
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
##PROHIBIT PRIMARY "eth_top_inst0/sys_rstn[0]";    
LOCATE COMP "FPGA_CLK" SITE "K1" ;
LOCATE COMP "rest" SITE "F3" ;
# LOCATE COMP "FPGA_LED" SITE "N11" ;
IOBUF PORT "PHY1_RX_CLK" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY2_RX_CLK" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
LOCATE COMP "PHY1_RX_CLK" SITE "J1" ;
LOCATE COMP "PHY2_RX_CLK" SITE "L1" ;
LOCATE COMP "PHY1_TXD[0]" SITE "E2" ;
LOCATE COMP "PHY1_TXD[1]" SITE "D1" ;
LOCATE COMP "PHY1_TXD[2]" SITE "C1" ;
LOCATE COMP "PHY1_TXD[3]" SITE "C2" ;
LOCATE COMP "PHY1_TX_CLK" SITE "E1" ;
LOCATE COMP "PHY1_TX_CTL" SITE "F2" ;
# LOCATE COMP "PHY2_MDC" SITE "L3" ;
LOCATE COMP "PHY2_TXD[0]" SITE "M3" ;
LOCATE COMP "PHY2_TXD[1]" SITE "M2" ;
LOCATE COMP "PHY2_TXD[2]" SITE "M4" ;
LOCATE COMP "PHY2_TXD[3]" SITE "L2" ;
LOCATE COMP "PHY2_TX_CLK" SITE "N1" ;
LOCATE COMP "PHY2_TX_CTL" SITE "P1" ;
IOBUF PORT "PHY1_MDIO" PULLMODE=UP IO_TYPE=LVCMOS25 SLEWRATE=FAST ;
# IOBUF PORT "PHY2_MDIO" PULLMODE=UP IO_TYPE=LVCMOS25 SLEWRATE=FAST ;
IOBUF PORT "PHY1_MDC" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
# IOBUF PORT "PHY1_RESET" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
# IOBUF PORT "PHY2_RESET" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
# IOBUF PORT "PHY2_MDC" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY2_TXD[0]" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY2_TXD[1]" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY2_TXD[2]" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY2_TXD[3]" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY2_TX_CLK" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY2_TX_CTL" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY1_TXD[0]" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY1_TXD[1]" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY1_TXD[2]" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY1_TXD[3]" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY1_TX_CLK" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY1_TX_CTL" SLEWRATE=FAST IO_TYPE=LVCMOS25 ;
LOCATE COMP "PHY1_RXD[0]" SITE "G2" ;
LOCATE COMP "PHY1_RXD[1]" SITE "G1" ;
LOCATE COMP "PHY1_RXD[2]" SITE "H2" ;
LOCATE COMP "PHY1_RXD[3]" SITE "J2" ;
LOCATE COMP "PHY1_RX_CTL" SITE "F1" ;
LOCATE COMP "PHY2_RXD[0]" SITE "R1" ;
LOCATE COMP "PHY2_RXD[1]" SITE "R2" ;
LOCATE COMP "PHY2_RXD[2]" SITE "T2" ;
LOCATE COMP "PHY2_RXD[3]" SITE "T3" ;
LOCATE COMP "PHY2_RX_CTL" SITE "P2" ;
LOCATE COMP "PHY1_MDC" SITE "G5" ;
# LOCATE COMP "PHY1_RESET" SITE "G3" ;
# LOCATE COMP "PHY2_RESET" SITE "L5" ;
LOCATE COMP "PHY1_MDIO" SITE "H3" ;
# LOCATE COMP "PHY2_MDIO" SITE "L4" ;
# FREQUENCY NET "PHY2_RX_CLK_c" 125.000000 MHz ;
IOBUF PORT "PHY1_RXD[0]" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY1_RXD[1]" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY1_RXD[2]" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY1_RXD[3]" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY1_RX_CTL" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY2_RXD[0]" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY2_RXD[1]" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY2_RXD[2]" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY2_RXD[3]" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
IOBUF PORT "PHY2_RX_CTL" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
BLOCK JTAGPATHS ;
# FREQUENCY NET "PHY1_RX_CLK_c" 125.000000 MHz ;
LOCATE COMP "OUT[0]" SITE "B9" ;
LOCATE COMP "OUT[1]" SITE "A8" ;
LOCATE COMP "OUT[2]" SITE "B8" ;
LOCATE COMP "OUT[3]" SITE "A7" ;
LOCATE COMP "OUT[4]" SITE "B7" ;
LOCATE COMP "OUT[5]" SITE "D8" ;
LOCATE COMP "OUT[6]" SITE "C8" ;
LOCATE COMP "OUT[7]" SITE "E7" ;
LOCATE COMP "OUT[8]" SITE "C7" ;
LOCATE COMP "OUT[9]" SITE "D7" ;
LOCATE COMP "OUT[10]" SITE "C6" ;
LOCATE COMP "OUT[11]" SITE "A6" ;
LOCATE COMP "OUT[12]" SITE "B6" ;
LOCATE COMP "OUT[13]" SITE "A5" ;
LOCATE COMP "OUT[14]" SITE "B5" ;
LOCATE COMP "OUT[15]" SITE "A4" ;
LOCATE COMP "OUT[16]" SITE "B4" ;
LOCATE COMP "OUT[17]" SITE "A3" ;
LOCATE COMP "OUT[18]" SITE "B3" ;
LOCATE COMP "OUT[19]" SITE "A2" ;
LOCATE COMP "OUT[20]" SITE "D6" ;
LOCATE COMP "OUT[21]" SITE "C5" ;
LOCATE COMP "OUT[22]" SITE "D5" ;
LOCATE COMP "OUT[23]" SITE "C4" ;
LOCATE COMP "OUT[24]" SITE "A9" ;
LOCATE COMP "OUT[25]" SITE "B10" ;
LOCATE COMP "OUT[26]" SITE "A10" ;
LOCATE COMP "OUT[27]" SITE "B11" ;
LOCATE COMP "OUT[28]" SITE "A11" ;
LOCATE COMP "OUT[29]" SITE "A12" ;
LOCATE COMP "OUT[30]" SITE "B12" ;
LOCATE COMP "OUT[31]" SITE "A13" ;
# IOBUF PORT "EXO" IO_TYPE=LVDS ;
# IOBUF PORT "EXI" IO_TYPE=LVDS DIFFRESISTOR=100 ;
# IOBUF PORT "KEY_SPI_D" IO_TYPE=LVDS DIFFRESISTOR=100 ;
# IOBUF PORT "LCD_LED_SPI_D" IO_TYPE=LVDS DIFFRESISTOR=100 ;
# LOCATE COMP "KEY_SPI_D" SITE "P4" ;
#LOCATE COMP "KEY_SPI_D" SITE "R12" ;
# LOCATE COMP "LCD_LED_SPI_D" SITE "N4" ;
#LOCATE COMP "LCD_LED_SPI_D" SITE "L16" ;
# IOBUF PORT "I2C1_SDA" IO_TYPE=LVCMOS33 OPENDRAIN=ON ;
# LOCATE COMP "I2C1_SDA" SITE "R7" ;
# LOCATE COMP "I2C1_SCL" SITE "P7" ;
# LOCATE COMP "EXO" SITE "M6" ;
# LOCATE COMP "EXI" SITE "R5" ;
# IOBUF PORT "X_OA" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "Y_OA" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "Z_OA" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "A_OA" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
# IOBUF PORT "B_OA" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
# IOBUF PORT "C_OA" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
# IOBUF PORT "X_OB" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "Y_OB" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "Z_OB" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "A_OB" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
# IOBUF PORT "B_OB" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
# IOBUF PORT "C_OB" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
# IOBUF PORT "X_OC" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "Y_OC" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "Z_OC" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "A_OC" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
# IOBUF PORT "B_OC" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
# IOBUF PORT "C_OC" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
# IOBUF PORT "HA" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "HB" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "AD_DOUT" IO_TYPE=LVCMOS33 PULLMODE=NONE ;
# IOBUF PORT "IP[39]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[38]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[37]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[36]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[35]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[34]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[33]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[32]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[31]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[30]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[29]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[28]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[27]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[26]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[25]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[24]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[23]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[22]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[21]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[20]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[19]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[18]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[17]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[16]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[15]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[14]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[13]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[12]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[11]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[10]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[9]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[8]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[7]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[6]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[5]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[4]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[3]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[2]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[1]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# IOBUF PORT "IP[0]" PULLMODE=NONE IO_TYPE=LVCMOS33 ;
# LOCATE COMP "X_OA" SITE "E13" ;
# LOCATE COMP "Y_OA" SITE "E14" ;
# LOCATE COMP "Z_OA" SITE "G13" ;
# LOCATE COMP "A_OA" SITE "H12" ;
# LOCATE COMP "B_OA" SITE "J13" ;
# LOCATE COMP "C_OA" SITE "L13" ;
# LOCATE COMP "X_OB" SITE "D13" ;
# LOCATE COMP "Y_OB" SITE "E12" ;
# LOCATE COMP "Z_OB" SITE "F13" ;
# LOCATE COMP "A_OB" SITE "H13" ;
# LOCATE COMP "B_OB" SITE "G12" ;
# LOCATE COMP "C_OB" SITE "J12" ;
# LOCATE COMP "X_OC" SITE "D14" ;
# LOCATE COMP "Y_OC" SITE "F14" ;
# LOCATE COMP "Z_OC" SITE "G14" ;
# LOCATE COMP "A_OC" SITE "H14" ;
# LOCATE COMP "B_OC" SITE "J14" ;
# LOCATE COMP "C_OC" SITE "L14" ;
# LOCATE COMP "HA" SITE "K13" ;
# LOCATE COMP "HB" SITE "K14" ;
# LOCATE COMP "IP[39]" SITE "M13" ;
# LOCATE COMP "IP[38]" SITE "M14" ;
# LOCATE COMP "IP[37]" SITE "N13" ;
# LOCATE COMP "IP[36]" SITE "N14" ;
# LOCATE COMP "IP[35]" SITE "M12" ;
# LOCATE COMP "IP[34]" SITE "P13" ;
# LOCATE COMP "IP[33]" SITE "N12" ;
# LOCATE COMP "IP[32]" SITE "P12" ;
# LOCATE COMP "IP[31]" SITE "E16" ;
# LOCATE COMP "IP[30]" SITE "E15" ;
# LOCATE COMP "IP[29]" SITE "D16" ;
# LOCATE COMP "IP[28]" SITE "C16" ;
# LOCATE COMP "IP[27]" SITE "C15" ;
# LOCATE COMP "IP[26]" SITE "B16" ;
# LOCATE COMP "IP[25]" SITE "C14" ;
# LOCATE COMP "IP[24]" SITE "B15" ;
# LOCATE COMP "IP[23]" SITE "F15" ;
# LOCATE COMP "IP[22]" SITE "F16" ;
# LOCATE COMP "IP[21]" SITE "G15" ;
# LOCATE COMP "IP[20]" SITE "G16" ;
# LOCATE COMP "IP[19]" SITE "H15" ;
# LOCATE COMP "IP[18]" SITE "J16" ;
# LOCATE COMP "IP[17]" SITE "J15" ;
# LOCATE COMP "IP[16]" SITE "K16" ;
# LOCATE COMP "IP[15]" SITE "L16" ;
# LOCATE COMP "IP[14]" SITE "L15" ;
# LOCATE COMP "IP[13]" SITE "M16" ;
# LOCATE COMP "IP[12]" SITE "M15" ;
# LOCATE COMP "IP[11]" SITE "N16" ;
# LOCATE COMP "IP[10]" SITE "P16" ;
# LOCATE COMP "IP[9]" SITE "P15" ;
# LOCATE COMP "IP[8]" SITE "R16" ;
# LOCATE COMP "IP[7]" SITE "P14" ;
# LOCATE COMP "IP[6]" SITE "R15" ;
# LOCATE COMP "IP[5]" SITE "T15" ;
# LOCATE COMP "IP[4]" SITE "R14" ;
# LOCATE COMP "IP[3]" SITE "T14" ;
# LOCATE COMP "IP[2]" SITE "R13" ;
# LOCATE COMP "IP[1]" SITE "T13" ;
# LOCATE COMP "IP[0]" SITE "R12" ;
# LOCATE COMP "AD_DOUT" SITE "D4" ;
# LOCATE COMP "AD_DIN" SITE "E4" ;
# LOCATE COMP "AD_SCLK" SITE "E5" ;
# LOCATE COMP "AD_CS" SITE "E6" ;
# LOCATE COMP "DA_SCLK" SITE "C3" ;
# LOCATE COMP "DA_SYNC" SITE "D3" ;
# LOCATE COMP "PWM0" SITE "E3" ;
# LOCATE COMP "PWM1" SITE "F4" ;
# LOCATE COMP "DXPUL" SITE "C13" ;
# LOCATE COMP "DXDIR" SITE "D12" ;
# LOCATE COMP "DYPUL" SITE "C12" ;
# LOCATE COMP "DYDIR" SITE "E11" ;
# LOCATE COMP "DAPUL" SITE "C10" ;
# LOCATE COMP "DADIR" SITE "D10" ;
# LOCATE COMP "DBPUL" SITE "C9" ;
# LOCATE COMP "DBDIR" SITE "D9" ;
# LOCATE COMP "DCPUL" SITE "E9" ;
# LOCATE COMP "DCDIR" SITE "E8" ;
# LOCATE COMP "DA_DIN" SITE "F5" ;
#IOBUF PORT "FPGA_CLK" PULLMODE=NONE IO_TYPE=LVCMOS25 ;
# BLOCK NET "eth_top_inst0/sys_rstn[0]" ;
# BLOCK NET "*gbit_en*" ;
# BLOCK NET "*init_done*" ;
#IOBUF ALLPORTS PULLMODE=NONE ;
# IOBUF PORT "AD_CS" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "AD_DIN" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "AD_SCLK" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[1]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[3]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[4]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[7]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[8]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[9]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[10]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[11]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[12]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[13]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[14]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[15]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[16]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[17]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[18]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[19]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[20]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[21]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[22]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[23]" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "DADIR" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "DAPUL" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "DBDIR" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "DBPUL" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "DCDIR" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "DCPUL" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "DXDIR" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "DXPUL" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "DYDIR" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "DYPUL" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[0]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[2]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[5]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[6]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[24]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[25]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[26]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[27]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[28]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[29]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[30]" IO_TYPE=LVCMOS33 ;
IOBUF PORT "OUT[31]" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "FPGA_LED" IO_TYPE=LVCMOS33 ;
# IOBUF PORT "I2C1_SCL" IO_TYPE=LVCMOS33 ;
##FREQUENCY NET "eth_top_inst0/user_top_inst/CLKOS_cdr" 100.000000 MHz ;
##FREQUENCY NET "eth_top_inst0/user_top_inst/CLKOP_cdr" 400.000000 MHz ;
##FREQUENCY NET "eth_top_inst0/user_top_inst/CLKOS2_cdr" 20.000000 MHz ;
##FREQUENCY NET "eth_top_inst0/user_top_inst/rx_user_inst/soft_cdr_INST/iddr_sclk" 200.000000 MHz ;
##FREQUENCY NET "eth_top_inst0/user_top_inst/rx_user_inst/byte_clk" 20.000000 MHz ;
##BLOCK PATH FROM CLKNET "eth_top_inst0/user_top_inst/rx_user_inst/soft_cdr_INST/iddr_sclk" TO CLKNET "eth_top_inst0/user_top_inst/rx_user_inst/byte_clk" ;
##BLOCK NET "eth_top_inst0/user_top_inst/rx_user_inst/soft_cdr_inst/genblk1.iddrx2_ecp5_isnt/eclko" ;
BANK 0 VCCIO 3.3 V;
BANK 1 VCCIO 3.3 V;
BANK 2 VCCIO 3.3 V;
BANK 3 VCCIO 3.3 V;
BANK 6 VCCIO 2.5 V;
BANK 7 VCCIO 2.5 V;
# FREQUENCY NET "clk_a" 125.000000 MHz ;
#BLOCK NET "eth_top_inst0/user_top_inst/rx_user_inst0/soft_cdr_INST/genblk1.iddrx2_ecp5_isnt/eclko" ;
#BLOCK NET "eth_top_inst0/user_top_inst/rx_user_inst1/soft_cdr_INST/genblk1.iddrx2_ecp5_isnt/eclko" ;
# BLOCK PATH FROM CLKNET "eth_top_inst0/user_top_inst/CLKOS2_cdr" TO CLKNET "eth_top_inst0/user_top_inst/rx_user_inst0/soft_cdr_INST/genblk1.iddrx2_ecp5_isnt/eclko" ;
# BLOCK PATH FROM CLKNET "eth_top_inst0/user_top_inst/CLKOS2_cdr" TO CLKNET "eth_top_inst0/user_top_inst/rx_user_inst1/soft_cdr_INST/genblk1.iddrx2_ecp5_isnt/eclko" ;
# FREQUENCY NET "eth_top_inst0/udp_clk" 125.000000 MHz ;
# BLOCK PATH FROM CLKNET "eth_top_inst0/udp_clk" TO CLKNET "clk_a" ;
