# FIFO-Design
Designed an asynchronous FIFO (First In First Out) to make clock domain crossing, using enable signal for write and read operations and 2 clock domains besides using addresses to know the location of last input data (new data stored in the memory) and location of last data read.
