{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752482940328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752482940329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 09:49:00 2025 " "Processing started: Mon Jul 14 09:49:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752482940329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482940329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482940329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752482940565 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1752482940565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_counter_2sec_4i_4r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_counter_2sec_4i_4r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_counter_2sec_4I_4R-logic " "Found design unit 1: custom_counter_2sec_4I_4R-logic" {  } { { "custom_counter_2sec_4I_4R.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/custom_counter_2sec_4I_4R.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945226 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_counter_2sec_4I_4R " "Found entity 1: custom_counter_2sec_4I_4R" {  } { { "custom_counter_2sec_4I_4R.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/custom_counter_2sec_4I_4R.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelschematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelschematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevelSchematic " "Found entity 1: TopLevelSchematic" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_pulse-logic " "Found design unit 1: one_pulse-logic" {  } { { "one_pulse.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945228 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_pulse " "Found entity 1: one_pulse" {  } { { "one_pulse.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/one_pulse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_right_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_right_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_right_shift-logic " "Found design unit 1: led_right_shift-logic" {  } { { "led_right_shift.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/led_right_shift.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945228 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_right_shift " "Found entity 1: led_right_shift" {  } { { "led_right_shift.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/led_right_shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_patterns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_patterns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_Patterns-my_architecture " "Found design unit 1: LED_Patterns-my_architecture" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945229 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_Patterns " "Found entity 1: LED_Patterns" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_conditioner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button_conditioner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_conditioner-logic " "Found design unit 1: button_conditioner-logic" {  } { { "button_conditioner.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945230 ""} { "Info" "ISGN_ENTITY_NAME" "1 button_conditioner " "Found entity 1: button_conditioner" {  } { { "button_conditioner.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jandr/git/adsd/my work/lab2/files/led_patterns/tb/one_pulse_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jandr/git/adsd/my work/lab2/files/led_patterns/tb/one_pulse_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_pulse_tb-logic " "Found design unit 1: one_pulse_tb-logic" {  } { { "../tb/one_pulse_tb.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/tb/one_pulse_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945230 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_pulse_tb " "Found entity 1: one_pulse_tb" {  } { { "../tb/one_pulse_tb.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/tb/one_pulse_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevelSchematic " "Elaborating entity \"TopLevelSchematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752482945246 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW " "Pin \"SW\" not connected" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 536 144 320 552 "SW\[0\]" "" } { 552 144 320 568 "SW\[1\]" "" } { 568 144 320 584 "SW\[2\]" "" } { 584 144 320 600 "SW\[3\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1752482945246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Patterns LED_Patterns:inst " "Elaborating entity \"LED_Patterns\" for hierarchy \"LED_Patterns:inst\"" {  } { { "TopLevelSchematic.bdf" "inst" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 320 560 800 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482945247 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_freq_mhz LED_patterns.vhd(23) " "VHDL Signal Declaration warning at LED_patterns.vhd(23): used explicit default value for signal \"clk_freq_mhz\" because signal was never assigned a value" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1752482945247 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_enable_shift_left LED_patterns.vhd(27) " "Verilog HDL or VHDL warning at LED_patterns.vhd(27): object \"led_enable_shift_left\" assigned a value but never read" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752482945247 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR_SHL_pattern LED_patterns.vhd(31) " "VHDL Signal Declaration warning at LED_patterns.vhd(31): used implicit default value for signal \"LEDR_SHL_pattern\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1752482945247 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter LED_patterns.vhd(39) " "Verilog HDL or VHDL warning at LED_patterns.vhd(39): object \"counter\" assigned a value but never read" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752482945247 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset LED_patterns.vhd(97) " "VHDL Process Statement warning at LED_patterns.vhd(97): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945247 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Base_rate LED_patterns.vhd(102) " "VHDL Process Statement warning at LED_patterns.vhd(102): signal \"Base_rate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945247 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state LED_patterns.vhd(115) " "VHDL Process Statement warning at LED_patterns.vhd(115): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945247 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_enable LED_patterns.vhd(118) " "VHDL Process Statement warning at LED_patterns.vhd(118): signal \"led_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_Quarter_Base_rate_Q LED_patterns.vhd(120) " "VHDL Process Statement warning at LED_patterns.vhd(120): signal \"counter_Quarter_Base_rate_Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR_SHL_pattern LED_patterns.vhd(121) " "VHDL Process Statement warning at LED_patterns.vhd(121): signal \"LEDR_SHL_pattern\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_enable LED_patterns.vhd(125) " "VHDL Process Statement warning at LED_patterns.vhd(125): signal \"led_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_Half_Base_rate_Q LED_patterns.vhd(128) " "VHDL Process Statement warning at LED_patterns.vhd(128): signal \"counter_Half_Base_rate_Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR_SHR_pattern LED_patterns.vhd(129) " "VHDL Process Statement warning at LED_patterns.vhd(129): signal \"LEDR_SHR_pattern\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR_7 LED_patterns.vhd(138) " "VHDL Process Statement warning at LED_patterns.vhd(138): signal \"LEDR_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDR_pattern LED_patterns.vhd(138) " "VHDL Process Statement warning at LED_patterns.vhd(138): signal \"LEDR_pattern\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "base_rate_4I_4R LED_patterns.vhd(95) " "VHDL Process Statement warning at LED_patterns.vhd(95): inferring latch(es) for signal or variable \"base_rate_4I_4R\", which holds its previous value in one or more paths through the process" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR_pattern LED_patterns.vhd(95) " "VHDL Process Statement warning at LED_patterns.vhd(95): inferring latch(es) for signal or variable \"LEDR_pattern\", which holds its previous value in one or more paths through the process" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PB_signal LED_patterns.vhd(148) " "VHDL Process Statement warning at LED_patterns.vhd(148): signal \"PB_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PB_signal LED_patterns.vhd(152) " "VHDL Process Statement warning at LED_patterns.vhd(152): signal \"PB_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state LED_patterns.vhd(144) " "VHDL Process Statement warning at LED_patterns.vhd(144): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state LED_patterns.vhd(144) " "Inferred latch for \"next_state\" at LED_patterns.vhd(144)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[0\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[0\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[1\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[1\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[2\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[2\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[3\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[3\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[4\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[4\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[5\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[5\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR_pattern\[6\] LED_patterns.vhd(95) " "Inferred latch for \"LEDR_pattern\[6\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[0\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[0\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[1\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[1\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[2\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[2\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[3\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[3\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[4\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[4\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[5\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[5\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[6\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[6\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[7\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[7\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[8\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[8\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[9\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[9\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[10\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[10\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[11\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[11\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[12\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[12\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[13\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[13\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[14\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[14\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[15\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[15\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[16\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[16\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[17\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[17\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[18\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[18\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[19\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[19\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[20\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[20\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[21\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[21\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[22\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[22\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[23\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[23\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[24\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[24\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[25\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[25\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[26\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[26\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[27\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[27\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[28\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[28\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945248 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[29\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[29\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945249 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[30\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[30\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945249 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_rate_4I_4R\[31\] LED_patterns.vhd(95) " "Inferred latch for \"base_rate_4I_4R\[31\]\" at LED_patterns.vhd(95)" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482945249 "|TopLevelSchematic|LED_Patterns:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_conditioner LED_Patterns:inst\|button_conditioner:u1_button_conditioner " "Elaborating entity \"button_conditioner\" for hierarchy \"LED_Patterns:inst\|button_conditioner:u1_button_conditioner\"" {  } { { "LED_patterns.vhd" "u1_button_conditioner" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482945249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_pulse LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse " "Elaborating entity \"one_pulse\" for hierarchy \"LED_Patterns:inst\|button_conditioner:u1_button_conditioner\|one_pulse:u2_one_pulse\"" {  } { { "button_conditioner.vhd" "u2_one_pulse" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/button_conditioner.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482945249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_right_shift LED_Patterns:inst\|led_right_shift:u2_led_right_shift " "Elaborating entity \"led_right_shift\" for hierarchy \"LED_Patterns:inst\|led_right_shift:u2_led_right_shift\"" {  } { { "LED_patterns.vhd" "u2_led_right_shift" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482945250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_counter_2sec_4I_4R LED_Patterns:inst\|led_right_shift:u2_led_right_shift\|custom_counter_2sec_4I_4R:u1_counter " "Elaborating entity \"custom_counter_2sec_4I_4R\" for hierarchy \"LED_Patterns:inst\|led_right_shift:u2_led_right_shift\|custom_counter_2sec_4I_4R:u1_counter\"" {  } { { "led_right_shift.vhd" "u1_counter" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/led_right_shift.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482945251 ""}
{ "Warning" "WSGN_SEARCH_FILE" "base_rate.vhd 2 1 " "Using design file base_rate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Base_rate-logic " "Found design unit 1: Base_rate-logic" {  } { { "base_rate.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/base_rate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945256 ""} { "Info" "ISGN_ENTITY_NAME" "1 Base_rate " "Found entity 1: Base_rate" {  } { { "base_rate.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/base_rate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752482945256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752482945256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Base_rate Base_rate:inst1 " "Elaborating entity \"Base_rate\" for hierarchy \"Base_rate:inst1\"" {  } { { "TopLevelSchematic.bdf" "inst1" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 424 72 200 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482945256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[6\] " "Latch LED_Patterns:inst\|LEDR_pattern\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482945711 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482945711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[5\] " "Latch LED_Patterns:inst\|LEDR_pattern\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482945711 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482945711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[4\] " "Latch LED_Patterns:inst\|LEDR_pattern\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482945711 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482945711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[3\] " "Latch LED_Patterns:inst\|LEDR_pattern\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482945711 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482945711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[2\] " "Latch LED_Patterns:inst\|LEDR_pattern\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482945711 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482945711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[1\] " "Latch LED_Patterns:inst\|LEDR_pattern\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482945711 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482945711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_Patterns:inst\|LEDR_pattern\[0\] " "Latch LED_Patterns:inst\|LEDR_pattern\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_Patterns:inst\|current_state " "Ports D and ENA on the latch are fed by the same signal LED_Patterns:inst\|current_state" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1752482945711 ""}  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1752482945711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752482945933 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LED_Patterns:inst\|current_state High " "Register LED_Patterns:inst\|current_state will power up to High" {  } { { "LED_patterns.vhd" "" { Text "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/LED_patterns.vhd" 43 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1752482946044 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1752482946044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752482946369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752482946369 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_LED_control " "No output dependent on input pin \"HPS_LED_control\"" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 392 136 320 408 "HPS_LED_control" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752482946437 "|TopLevelSchematic|HPS_LED_control"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 536 144 320 552 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752482946437 "|TopLevelSchematic|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 536 144 320 552 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752482946437 "|TopLevelSchematic|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 536 144 320 552 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752482946437 "|TopLevelSchematic|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "TopLevelSchematic.bdf" "" { Schematic "C:/Users/jandr/Git/ADSD/My Work/Lab2/files/LED_patterns/scr/TopLevelSchematic.bdf" { { 536 144 320 552 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752482946437 "|TopLevelSchematic|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1752482946437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "475 " "Implemented 475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752482946438 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752482946438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "444 " "Implemented 444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752482946438 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "15 " "Implemented 15 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1752482946438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752482946438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5019 " "Peak virtual memory: 5019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752482946447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 14 09:49:06 2025 " "Processing ended: Mon Jul 14 09:49:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752482946447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752482946447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752482946447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752482946447 ""}
