5 12 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd always8.vcd -o always8.cdd -v always8.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always8.v 1 31 1
2 1 11 90009 2 1 1008 0 0 2 1 a
2 2 11 90009 5 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 13 40004 1 32 1004 0 0 2 1 A
2 4 12 80008 6 1 100a 0 0 2 1 a
2 5 13 0 2 2d 1106 3 4 1 18 0 1 1 0 0 0
2 6 14 40004 1 32 1008 0 0 2 1 B
2 7 14 0 2 2d 120e 6 4 1 18 0 1 1 1 0 0
2 8 15 40004 1 32 1008 0 0 2 1 C
2 9 15 0 1 2d 1206 8 4 1 18 0 1 1 0 0 0
2 10 16 40004 1 32 1008 0 0 2 1 D
2 11 16 0 1 2d 120a 10 4 1 18 0 1 0 1 0 0
2 12 16 c0013 1 0 81008 0 0 48 16 55464634 0 5354 0
2 13 16 80008 0 1 1410 0 0 49 1 b
2 14 16 80013 1 37 1a 12 13
2 15 15 c0013 0 0 81010 0 0 48 16 55464633 0 5354 0
2 16 15 80008 0 1 1410 0 0 49 1 b
2 17 15 80013 0 37 32 15 16
2 18 14 c0013 1 0 81008 0 0 48 16 55464632 0 5354 0
2 19 14 80008 0 1 1410 0 0 49 1 b
2 20 14 80013 1 37 1a 18 19
2 21 13 c0013 0 0 81010 0 0 48 16 55464631 0 5354 0
2 22 13 80008 0 1 1410 0 0 49 1 b
2 23 13 80013 0 37 32 21 22
1 a 1 8 7000e 1 0 1 0 2 17 0 3 0 2 0 0
1 b 2 9 107000e 1 0 49 1 49 17 0 ffffffff 0 4 2 0 0 1ffff 0 0 0 0
1 A 3 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 B 4 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 C 5 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 D 6 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 14 6 2 2
4 11 4 14 2
4 17 6 2 2
4 9 0 17 11
4 20 6 2 2
4 7 0 20 9
4 23 6 2 2
4 5 0 23 7
4 2 1 5 0
3 1 main.$u0 "main.$u0" always8.v 0 29 1
