v 20070216 1
P 100 2200 400 2200 1 0 0
{
T 300 2250 5 8 1 1 0 6 1
pinnumber=1
T 300 2150 5 8 0 1 0 8 1
pinseq=1
T 450 2200 9 8 1 1 0 0 1
pinlabel=LVDS_23p INIT_DONE
T 450 2200 5 8 0 1 0 2 1
pintype=io
}
P 100 2000 400 2000 1 0 0
{
T 300 2050 5 8 1 1 0 6 1
pinnumber=2
T 300 1950 5 8 0 1 0 8 1
pinseq=2
T 450 2000 9 8 1 1 0 0 1
pinlabel=LVDS_23n
T 450 2000 5 8 0 1 0 2 1
pintype=io
}
P 100 1800 400 1800 1 0 0
{
T 300 1850 5 8 1 1 0 6 1
pinnumber=3
T 300 1750 5 8 0 1 0 8 1
pinseq=3
T 450 1800 9 8 1 1 0 0 1
pinlabel=LVDS_22p CLKUSR
T 450 1800 5 8 0 1 0 2 1
pintype=io
}
P 100 1600 400 1600 1 0 0
{
T 300 1650 5 8 1 1 0 6 1
pinnumber=4
T 300 1550 5 8 0 1 0 8 1
pinseq=4
T 450 1600 9 8 1 1 0 0 1
pinlabel=LVDS_22n
T 450 1600 5 8 0 1 0 2 1
pintype=io
}
P 100 1400 400 1400 1 0 0
{
T 300 1450 5 8 1 1 0 6 1
pinnumber=5
T 300 1350 5 8 0 1 0 8 1
pinseq=5
T 450 1400 9 8 1 1 0 0 1
pinlabel=VREF_0B1
T 450 1400 5 8 0 1 0 2 1
pintype=io
}
P 100 1200 400 1200 1 0 0
{
T 300 1250 5 8 1 1 0 6 1
pinnumber=6
T 300 1150 5 8 0 1 0 8 1
pinseq=6
T 450 1200 9 8 0 1 0 0 1
pinlabel=
T 450 1200 5 8 0 1 0 2 1
pintype=io
}
P 100 1000 400 1000 1 0 0
{
T 300 1050 5 8 1 1 0 6 1
pinnumber=7
T 300 950 5 8 0 1 0 8 1
pinseq=7
T 450 1000 9 8 1 1 0 0 1
pinlabel=LVDS_21p
T 450 1000 5 8 0 1 0 2 1
pintype=io
}
P 100 800 400 800 1 0 0
{
T 300 850 5 8 1 1 0 6 1
pinnumber=8
T 300 750 5 8 0 1 0 8 1
pinseq=8
T 450 800 9 8 1 1 0 0 1
pinlabel=LVDS_21n
T 450 800 5 8 0 1 0 2 1
pintype=io
}
P 100 600 400 600 1 0 0
{
T 300 650 5 8 1 1 0 6 1
pinnumber=9
T 300 550 5 8 0 1 0 8 1
pinseq=9
T 450 600 9 8 1 1 0 0 1
pinlabel=VCCIO_1
T 450 600 5 8 0 1 0 2 1
pintype=pwr
}
P 100 400 400 400 1 0 0
{
T 300 450 5 8 1 1 0 6 1
pinnumber=10
T 300 350 5 8 0 1 0 8 1
pinseq=10
T 450 400 9 8 1 1 0 0 1
pinlabel=GND
T 450 400 5 8 0 1 0 2 1
pintype=pwr
}
P 800 3700 800 3400 1 0 0
{
T 750 3550 5 8 1 1 90 0 1
pinnumber=240
T 850 3550 5 8 0 1 90 2 1
pinseq=11
T 800 3350 9 8 1 1 90 6 1
pinlabel=LVDS_24p
T 800 3350 5 8 0 1 90 8 1
pintype=io
}
P 1000 3700 1000 3400 1 0 0
{
T 950 3550 5 8 1 1 90 0 1
pinnumber=239
T 1050 3550 5 8 0 1 90 2 1
pinseq=12
T 1000 3350 9 8 1 1 90 6 1
pinlabel=LVDS_24n
T 1000 3350 5 8 0 1 90 8 1
pintype=io
}
P 1200 3700 1200 3400 1 0 0
{
T 1150 3550 5 8 1 1 90 0 1
pinnumber=238
T 1250 3550 5 8 0 1 90 2 1
pinseq=13
T 1200 3350 9 8 1 1 90 6 1
pinlabel=LVDS_25p
T 1200 3350 5 8 0 1 90 8 1
pintype=io
}
P 1400 3700 1400 3400 1 0 0
{
T 1350 3550 5 8 1 1 90 0 1
pinnumber=237
T 1450 3550 5 8 0 1 90 2 1
pinseq=14
T 1400 3350 9 8 1 1 90 6 1
pinlabel=LVDS_25n
T 1400 3350 5 8 0 1 90 8 1
pintype=io
}
P 1600 3700 1600 3400 1 0 0
{
T 1550 3550 5 8 1 1 90 0 1
pinnumber=236
T 1650 3550 5 8 0 1 90 2 1
pinseq=15
T 1600 3350 9 8 1 1 90 6 1
pinlabel=LVDS_26p
T 1600 3350 5 8 0 1 90 8 1
pintype=io
}
P 1800 3700 1800 3400 1 0 0
{
T 1750 3550 5 8 1 1 90 0 1
pinnumber=235
T 1850 3550 5 8 0 1 90 2 1
pinseq=16
T 1800 3350 9 8 1 1 90 6 1
pinlabel=LVDS_26n
T 1800 3350 5 8 0 1 90 8 1
pintype=io
}
P 2000 3700 2000 3400 1 0 0
{
T 1950 3550 5 8 1 1 90 0 1
pinnumber=234
T 2050 3550 5 8 0 1 90 2 1
pinseq=17
T 2000 3350 9 8 1 1 90 6 1
pinlabel=LVDS_27p
T 2000 3350 5 8 0 1 90 8 1
pintype=io
}
P 2200 3700 2200 3400 1 0 0
{
T 2150 3550 5 8 1 1 90 0 1
pinnumber=233
T 2250 3550 5 8 0 1 90 2 1
pinseq=18
T 2200 3350 9 8 1 1 90 6 1
pinlabel=LVDS_27n
T 2200 3350 5 8 0 1 90 8 1
pintype=io
}
P 2400 3700 2400 3400 1 0 0
{
T 2350 3550 5 8 1 1 90 0 1
pinnumber=232
T 2450 3550 5 8 0 1 90 2 1
pinseq=19
T 2400 3350 9 8 1 1 90 6 1
pinlabel=GND
T 2400 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 2600 3700 2600 3400 1 0 0
{
T 2550 3550 5 8 1 1 90 0 1
pinnumber=231
T 2650 3550 5 8 0 1 90 2 1
pinseq=20
T 2600 3350 9 8 1 1 90 6 1
pinlabel=VCCIO_2
T 2600 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 2800 3700 2800 3400 1 0 0
{
T 2750 3550 5 8 1 1 90 0 1
pinnumber=230
T 2850 3550 5 8 0 1 90 2 1
pinseq=21
T 2800 3350 9 8 1 1 90 6 1
pinlabel=GND
T 2800 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 3000 3700 3000 3400 1 0 0
{
T 2950 3550 5 8 1 1 90 0 1
pinnumber=229
T 3050 3550 5 8 0 1 90 2 1
pinseq=22
T 3000 3350 9 8 1 1 90 6 1
pinlabel=VCCINT
T 3000 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 3200 3700 3200 3400 1 0 0
{
T 3150 3550 5 8 1 1 90 0 1
pinnumber=228
T 3250 3550 5 8 0 1 90 2 1
pinseq=23
T 3200 3350 9 8 1 1 90 6 1
pinlabel=DPCLK2
T 3200 3350 5 8 0 1 90 8 1
pintype=io
}
P 3400 3700 3400 3400 1 0 0
{
T 3350 3550 5 8 1 1 90 0 1
pinnumber=227
T 3450 3550 5 8 0 1 90 2 1
pinseq=24
T 3400 3350 9 8 1 1 90 6 1
pinlabel=VREF_2B2
T 3400 3350 5 8 0 1 90 8 1
pintype=io
}
P 3600 3700 3600 3400 1 0 0
{
T 3550 3550 5 8 1 1 90 0 1
pinnumber=226
T 3650 3550 5 8 0 1 90 2 1
pinseq=25
T 3600 3350 9 8 1 1 90 6 1
pinlabel=LVDS_28p
T 3600 3350 5 8 0 1 90 8 1
pintype=io
}
P 3800 3700 3800 3400 1 0 0
{
T 3750 3550 5 8 1 1 90 0 1
pinnumber=225
T 3850 3550 5 8 0 1 90 2 1
pinseq=26
T 3800 3350 9 8 1 1 90 6 1
pinlabel=LVDS_28n
T 3800 3350 5 8 0 1 90 8 1
pintype=io
}
P 4000 3700 4000 3400 1 0 0
{
T 3950 3550 5 8 1 1 90 0 1
pinnumber=224
T 4050 3550 5 8 0 1 90 2 1
pinseq=27
T 4000 3350 9 8 1 1 90 6 1
pinlabel=LVDS_29p
T 4000 3350 5 8 0 1 90 8 1
pintype=io
}
P 4200 3700 4200 3400 1 0 0
{
T 4150 3550 5 8 1 1 90 0 1
pinnumber=223
T 4250 3550 5 8 0 1 90 2 1
pinseq=28
T 4200 3350 9 8 1 1 90 6 1
pinlabel=LVDS_29n
T 4200 3350 5 8 0 1 90 8 1
pintype=io
}
P 4400 3700 4400 3400 1 0 0
{
T 4350 3550 5 8 1 1 90 0 1
pinnumber=222
T 4450 3550 5 8 0 1 90 2 1
pinseq=29
T 4400 3350 9 8 1 1 90 6 1
pinlabel=LVDS_30p
T 4400 3350 5 8 0 1 90 8 1
pintype=io
}
P 4600 3700 4600 3400 1 0 0
{
T 4550 3550 5 8 1 1 90 0 1
pinnumber=221
T 4650 3550 5 8 0 1 90 2 1
pinseq=30
T 4600 3350 9 8 1 1 90 6 1
pinlabel=GND
T 4600 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 4800 3700 4800 3400 1 0 0
{
T 4750 3550 5 8 1 1 90 0 1
pinnumber=220
T 4850 3550 5 8 0 1 90 2 1
pinseq=31
T 4800 3350 9 8 1 1 90 6 1
pinlabel=VCCINT
T 4800 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 5000 3700 5000 3400 1 0 0
{
T 4950 3550 5 8 1 1 90 0 1
pinnumber=219
T 5050 3550 5 8 0 1 90 2 1
pinseq=32
T 5000 3350 9 8 1 1 90 6 1
pinlabel=LVDS_31p
T 5000 3350 5 8 0 1 90 8 1
pintype=io
}
P 5200 3700 5200 3400 1 0 0
{
T 5150 3550 5 8 1 1 90 0 1
pinnumber=218
T 5250 3550 5 8 0 1 90 2 1
pinseq=33
T 5200 3350 9 8 1 1 90 6 1
pinlabel=LVDS_31n
T 5200 3350 5 8 0 1 90 8 1
pintype=io
}
P 5400 3700 5400 3400 1 0 0
{
T 5350 3550 5 8 1 1 90 0 1
pinnumber=217
T 5450 3550 5 8 0 1 90 2 1
pinseq=34
T 5400 3350 9 8 1 1 90 6 1
pinlabel=LVDS_32p
T 5400 3350 5 8 0 1 90 8 1
pintype=io
}
P 5600 3700 5600 3400 1 0 0
{
T 5550 3550 5 8 1 1 90 0 1
pinnumber=216
T 5650 3550 5 8 0 1 90 2 1
pinseq=35
T 5600 3350 9 8 1 1 90 6 1
pinlabel=LVDS_32n
T 5600 3350 5 8 0 1 90 8 1
pintype=io
}
P 5800 3700 5800 3400 1 0 0
{
T 5750 3550 5 8 1 1 90 0 1
pinnumber=215
T 5850 3550 5 8 0 1 90 2 1
pinseq=36
T 5800 3350 9 8 1 1 90 6 1
pinlabel=LVDS_33p
T 5800 3350 5 8 0 1 90 8 1
pintype=io
}
P 6000 3700 6000 3400 1 0 0
{
T 5950 3550 5 8 1 1 90 0 1
pinnumber=214
T 6050 3550 5 8 0 1 90 2 1
pinseq=37
T 6000 3350 9 8 1 1 90 6 1
pinlabel=LVDS_33n
T 6000 3350 5 8 0 1 90 8 1
pintype=io
}
P 6200 3700 6200 3400 1 0 0
{
T 6150 3550 5 8 1 1 90 0 1
pinnumber=213
T 6250 3550 5 8 0 1 90 2 1
pinseq=38
T 6200 3350 9 8 1 1 90 6 1
pinlabel=LVDS_34p
T 6200 3350 5 8 0 1 90 8 1
pintype=io
}
P 6400 3700 6400 3400 1 0 0
{
T 6350 3550 5 8 1 1 90 0 1
pinnumber=212
T 6450 3550 5 8 0 1 90 2 1
pinseq=39
T 6400 3350 9 8 1 1 90 6 1
pinlabel=GND
T 6400 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 6600 3700 6600 3400 1 0 0
{
T 6550 3550 5 8 1 1 90 0 1
pinnumber=211
T 6650 3550 5 8 0 1 90 2 1
pinseq=40
T 6600 3350 9 8 1 1 90 6 1
pinlabel=VCCINT
T 6600 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 6800 3700 6800 3400 1 0 0
{
T 6750 3550 5 8 1 1 90 0 1
pinnumber=210
T 6850 3550 5 8 0 1 90 2 1
pinseq=41
T 6800 3350 9 8 1 1 90 6 1
pinlabel=GND
T 6800 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 7000 3700 7000 3400 1 0 0
{
T 6950 3550 5 8 1 1 90 0 1
pinnumber=209
T 7050 3550 5 8 0 1 90 2 1
pinseq=42
T 7000 3350 9 8 1 1 90 6 1
pinlabel=VCCIO_2
T 7000 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 7200 3700 7200 3400 1 0 0
{
T 7150 3550 5 8 1 1 90 0 1
pinnumber=208
T 7250 3550 5 8 0 1 90 2 1
pinseq=43
T 7200 3350 9 8 1 1 90 6 1
pinlabel=VREF_1B2
T 7200 3350 5 8 0 1 90 8 1
pintype=io
}
P 7400 3700 7400 3400 1 0 0
{
T 7350 3550 5 8 1 1 90 0 1
pinnumber=207
T 7450 3550 5 8 0 1 90 2 1
pinseq=44
T 7400 3350 9 8 1 1 90 6 1
pinlabel=LVDS_39p
T 7400 3350 5 8 0 1 90 8 1
pintype=io
}
P 7600 3700 7600 3400 1 0 0
{
T 7550 3550 5 8 1 1 90 0 1
pinnumber=206
T 7650 3550 5 8 0 1 90 2 1
pinseq=45
T 7600 3350 9 8 1 1 90 6 1
pinlabel=LVDS_39n
T 7600 3350 5 8 0 1 90 8 1
pintype=io
}
P 7800 3700 7800 3400 1 0 0
{
T 7750 3550 5 8 1 1 90 0 1
pinnumber=205
T 7850 3550 5 8 0 1 90 2 1
pinseq=46
T 7800 3350 9 8 1 1 90 6 1
pinlabel=GND
T 7800 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 8000 3700 8000 3400 1 0 0
{
T 7950 3550 5 8 1 1 90 0 1
pinnumber=204
T 8050 3550 5 8 0 1 90 2 1
pinseq=47
T 8000 3350 9 8 1 1 90 6 1
pinlabel=VCCINT
T 8000 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 8200 3700 8200 3400 1 0 0
{
T 8150 3550 5 8 1 1 90 0 1
pinnumber=203
T 8250 3550 5 8 0 1 90 2 1
pinseq=48
T 8200 3350 9 8 1 1 90 6 1
pinlabel=LVDS_40p
T 8200 3350 5 8 0 1 90 8 1
pintype=io
}
P 8400 3700 8400 3400 1 0 0
{
T 8350 3550 5 8 1 1 90 0 1
pinnumber=202
T 8450 3550 5 8 0 1 90 2 1
pinseq=49
T 8400 3350 9 8 1 1 90 6 1
pinlabel=LVDS_40n
T 8400 3350 5 8 0 1 90 8 1
pintype=io
}
P 8600 3700 8600 3400 1 0 0
{
T 8550 3550 5 8 1 1 90 0 1
pinnumber=201
T 8650 3550 5 8 0 1 90 2 1
pinseq=50
T 8600 3350 9 8 1 1 90 6 1
pinlabel=LVDS_41p
T 8600 3350 5 8 0 1 90 8 1
pintype=io
}
P 8800 3700 8800 3400 1 0 0
{
T 8750 3550 5 8 1 1 90 0 1
pinnumber=200
T 8850 3550 5 8 0 1 90 2 1
pinseq=51
T 8800 3350 9 8 1 1 90 6 1
pinlabel=LVDS_41n
T 8800 3350 5 8 0 1 90 8 1
pintype=io
}
P 9000 3700 9000 3400 1 0 0
{
T 8950 3550 5 8 1 1 90 0 1
pinnumber=199
T 9050 3550 5 8 0 1 90 2 1
pinseq=52
T 9000 3350 9 8 1 1 90 6 1
pinlabel=GND
T 9000 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 9200 3700 9200 3400 1 0 0
{
T 9150 3550 5 8 1 1 90 0 1
pinnumber=198
T 9250 3550 5 8 0 1 90 2 1
pinseq=53
T 9200 3350 9 8 1 1 90 6 1
pinlabel=VCCINT
T 9200 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 9400 3700 9400 3400 1 0 0
{
T 9350 3550 5 8 1 1 90 0 1
pinnumber=197
T 9450 3550 5 8 0 1 90 2 1
pinseq=54
T 9400 3350 9 8 1 1 90 6 1
pinlabel=LVDS_46p
T 9400 3350 5 8 0 1 90 8 1
pintype=io
}
P 9600 3700 9600 3400 1 0 0
{
T 9550 3550 5 8 1 1 90 0 1
pinnumber=196
T 9650 3550 5 8 0 1 90 2 1
pinseq=55
T 9600 3350 9 8 1 1 90 6 1
pinlabel=LVDS_46n
T 9600 3350 5 8 0 1 90 8 1
pintype=io
}
P 9800 3700 9800 3400 1 0 0
{
T 9750 3550 5 8 1 1 90 0 1
pinnumber=195
T 9850 3550 5 8 0 1 90 2 1
pinseq=56
T 9800 3350 9 8 0 1 90 6 1
pinlabel=
T 9800 3350 5 8 0 1 90 8 1
pintype=io
}
P 10000 3700 10000 3400 1 0 0
{
T 9950 3550 5 8 1 1 90 0 1
pinnumber=194
T 10050 3550 5 8 0 1 90 2 1
pinseq=57
T 10000 3350 9 8 1 1 90 6 1
pinlabel=VREF_0B2
T 10000 3350 5 8 0 1 90 8 1
pintype=io
}
P 10200 3700 10200 3400 1 0 0
{
T 10150 3550 5 8 1 1 90 0 1
pinnumber=193
T 10250 3550 5 8 0 1 90 2 1
pinseq=58
T 10200 3350 9 8 1 1 90 6 1
pinlabel=DPCLK3
T 10200 3350 5 8 0 1 90 8 1
pintype=io
}
P 10400 3700 10400 3400 1 0 0
{
T 10350 3550 5 8 1 1 90 0 1
pinnumber=192
T 10450 3550 5 8 0 1 90 2 1
pinseq=59
T 10400 3350 9 8 1 1 90 6 1
pinlabel=GND
T 10400 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 10600 3700 10600 3400 1 0 0
{
T 10550 3550 5 8 1 1 90 0 1
pinnumber=191
T 10650 3550 5 8 0 1 90 2 1
pinseq=60
T 10600 3350 9 8 1 1 90 6 1
pinlabel=VCCINT
T 10600 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 10800 3700 10800 3400 1 0 0
{
T 10750 3550 5 8 1 1 90 0 1
pinnumber=190
T 10850 3550 5 8 0 1 90 2 1
pinseq=61
T 10800 3350 9 8 1 1 90 6 1
pinlabel=GND
T 10800 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 11000 3700 11000 3400 1 0 0
{
T 10950 3550 5 8 1 1 90 0 1
pinnumber=189
T 11050 3550 5 8 0 1 90 2 1
pinseq=62
T 11000 3350 9 8 1 1 90 6 1
pinlabel=VCCIO_2
T 11000 3350 5 8 0 1 90 8 1
pintype=pwr
}
P 11200 3700 11200 3400 1 0 0
{
T 11150 3550 5 8 1 1 90 0 1
pinnumber=188
T 11250 3550 5 8 0 1 90 2 1
pinseq=63
T 11200 3350 9 8 1 1 90 6 1
pinlabel=LVDS_47p
T 11200 3350 5 8 0 1 90 8 1
pintype=io
}
P 11400 3700 11400 3400 1 0 0
{
T 11350 3550 5 8 1 1 90 0 1
pinnumber=187
T 11450 3550 5 8 0 1 90 2 1
pinseq=64
T 11400 3350 9 8 1 1 90 6 1
pinlabel=LVDS_47n
T 11400 3350 5 8 0 1 90 8 1
pintype=io
}
P 11600 3700 11600 3400 1 0 0
{
T 11550 3550 5 8 1 1 90 0 1
pinnumber=186
T 11650 3550 5 8 0 1 90 2 1
pinseq=65
T 11600 3350 9 8 1 1 90 6 1
pinlabel=LVDS_48p
T 11600 3350 5 8 0 1 90 8 1
pintype=io
}
P 11800 3700 11800 3400 1 0 0
{
T 11750 3550 5 8 1 1 90 0 1
pinnumber=185
T 11850 3550 5 8 0 1 90 2 1
pinseq=66
T 11800 3350 9 8 1 1 90 6 1
pinlabel=LVDS_48n
T 11800 3350 5 8 0 1 90 8 1
pintype=io
}
P 12000 3700 12000 3400 1 0 0
{
T 11950 3550 5 8 1 1 90 0 1
pinnumber=184
T 12050 3550 5 8 0 1 90 2 1
pinseq=67
T 12000 3350 9 8 1 1 90 6 1
pinlabel=LVDS_49p
T 12000 3350 5 8 0 1 90 8 1
pintype=io
}
P 12200 3700 12200 3400 1 0 0
{
T 12150 3550 5 8 1 1 90 0 1
pinnumber=183
T 12250 3550 5 8 0 1 90 2 1
pinseq=68
T 12200 3350 9 8 1 1 90 6 1
pinlabel=LVDS_49n
T 12200 3350 5 8 0 1 90 8 1
pintype=io
}
P 12400 3700 12400 3400 1 0 0
{
T 12350 3550 5 8 1 1 90 0 1
pinnumber=182
T 12450 3550 5 8 0 1 90 2 1
pinseq=69
T 12400 3350 9 8 1 1 90 6 1
pinlabel=LVDS_50p
T 12400 3350 5 8 0 1 90 8 1
pintype=io
}
P 12600 3700 12600 3400 1 0 0
{
T 12550 3550 5 8 1 1 90 0 1
pinnumber=181
T 12650 3550 5 8 0 1 90 2 1
pinseq=70
T 12600 3350 9 8 1 1 90 6 1
pinlabel=LVDS_50n
T 12600 3350 5 8 0 1 90 8 1
pintype=io
}
P 13300 2200 13000 2200 1 0 0
{
T 13100 2250 5 8 1 1 0 0 1
pinnumber=180
T 13100 2150 5 8 0 1 0 2 1
pinseq=71
T 12950 2200 9 8 1 1 0 6 1
pinlabel=LVDS_51p
T 12950 2200 5 8 0 1 0 8 1
pintype=io
}
P 13300 2000 13000 2000 1 0 0
{
T 13100 2050 5 8 1 1 0 0 1
pinnumber=179
T 13100 1950 5 8 0 1 0 2 1
pinseq=72
T 12950 2000 9 8 1 1 0 6 1
pinlabel=LVDS_51n
T 12950 2000 5 8 0 1 0 8 1
pintype=io
}
P 13300 1800 13000 1800 1 0 0
{
T 13100 1850 5 8 1 1 0 0 1
pinnumber=178
T 13100 1750 5 8 0 1 0 2 1
pinseq=73
T 12950 1800 9 8 1 1 0 6 1
pinlabel=LVDS_52p
T 12950 1800 5 8 0 1 0 8 1
pintype=io
}
P 13300 1600 13000 1600 1 0 0
{
T 13100 1650 5 8 1 1 0 0 1
pinnumber=177
T 13100 1550 5 8 0 1 0 2 1
pinseq=74
T 12950 1600 9 8 1 1 0 6 1
pinlabel=LVDS_52n
T 12950 1600 5 8 0 1 0 8 1
pintype=io
}
P 13300 1400 13000 1400 1 0 0
{
T 13100 1450 5 8 1 1 0 0 1
pinnumber=176
T 13100 1350 5 8 0 1 0 2 1
pinseq=75
T 12950 1400 9 8 1 1 0 6 1
pinlabel=VREF_0B3
T 12950 1400 5 8 0 1 0 8 1
pintype=io
}
P 13300 1200 13000 1200 1 0 0
{
T 13100 1250 5 8 1 1 0 0 1
pinnumber=175
T 13100 1150 5 8 0 1 0 2 1
pinseq=76
T 12950 1200 9 8 0 1 0 6 1
pinlabel=
T 12950 1200 5 8 0 1 0 8 1
pintype=io
}
P 13300 1000 13000 1000 1 0 0
{
T 13100 1050 5 8 1 1 0 0 1
pinnumber=174
T 13100 950 5 8 0 1 0 2 1
pinseq=77
T 12950 1000 9 8 1 1 0 6 1
pinlabel=LVDS_53p
T 12950 1000 5 8 0 1 0 8 1
pintype=io
}
P 13300 800 13000 800 1 0 0
{
T 13100 850 5 8 1 1 0 0 1
pinnumber=173
T 13100 750 5 8 0 1 0 2 1
pinseq=78
T 12950 800 9 8 1 1 0 6 1
pinlabel=LVDS_53n
T 12950 800 5 8 0 1 0 8 1
pintype=io
}
P 13300 600 13000 600 1 0 0
{
T 13100 650 5 8 1 1 0 0 1
pinnumber=172
T 13100 550 5 8 0 1 0 2 1
pinseq=79
T 12950 600 9 8 1 1 0 6 1
pinlabel=VCCIO_3
T 12950 600 5 8 0 1 0 8 1
pintype=pwr
}
P 13300 400 13000 400 1 0 0
{
T 13100 450 5 8 1 1 0 0 1
pinnumber=171
T 13100 350 5 8 0 1 0 2 1
pinseq=80
T 12950 400 9 8 1 1 0 6 1
pinlabel=GND
T 12950 400 5 8 0 1 0 8 1
pintype=pwr
}
B 400 0 12600 3400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 3300 8 10 1 1 0 6 1
refdes=U?
T 4400 3500 9 10 1 0 0 0 1

T 400 6000 5 10 0 0 0 0 1
device=EP1C12Q240
T 400 6200 5 10 0 0 0 0 1
footprint=PQFP-240
T 400 6400 5 10 0 0 0 0 1
author=Paul Pham
T 400 6600 5 10 0 0 0 0 1
documentation=
T 400 6800 5 10 0 0 0 0 1
description="Altera Cyclone FPGA EP1C12, Package PQFP-240, Northside"
T 400 7000 5 10 0 0 0 0 1
numslots=0
T 6300 1400 9 24 1 0 0 4 1
North Coast
