<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="NAND and NOR Gates" />
<meta name="abstract" content="NAND and NOR gates are recognized and injected, unless they can potentially form a part of a complex gate, and gate recognition is enabled." />
<meta name="description" content="NAND and NOR gates are recognized and injected, unless they can potentially form a part of a complex gate, and gate recognition is enabled." />
<meta name="DC.subject" content="Gates, logic injection, simple" />
<meta name="keywords" content="Gates, logic injection, simple" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="ideecfbe1e-540c-4863-a46f-4db9655aaaf9" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>NAND and NOR Gates</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="NAND and NOR Gates" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="ideecfbe1e-540c-4863-a46f-4db9655aaaf9">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">NAND
and NOR Gates</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">NAND and
NOR gates are recognized and injected, unless they can potentially
form a part of a complex gate, and gate recognition is enabled. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="ideecfbe1e-540c-4863-a46f-4db9655aaaf9__id44b00c67-2abe-4dfa-98a8-7db2b03a84e1"><p class="p">The <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates', 'svrf_ur'); return false;">LVS Recognize Gates</a> statement controls gate recognition and is independent
of logic injection. Gates with an arbitrary number of input pins
are recognized and injected. In <a class="xref fm:Figure" href="#ideecfbe1e-540c-4863-a46f-4db9655aaaf9__idcfe2fff9-4042-4c5d-a696-86a0ea3d2a95">Figure 1</a>, there is a two-input NAND gate and
a two-input NOR gate, both with no substrate pins.</p>
<div class="fig fignone" id="ideecfbe1e-540c-4863-a46f-4db9655aaaf9__idcfe2fff9-4042-4c5d-a696-86a0ea3d2a95"><span class="figcap"><span class="fig--title-label">Figure 1. </span>_nand2v and _nor2v Gates</span><br /><div class="imagecenter"><img class="image imagecenter" height="141" src="../graphics/hier_lvs19a.png" width="468" /></div><br /></div>
<p class="p">Requirements for successful logic injection:</p>
<ul class="ul"><li class="li" id="ideecfbe1e-540c-4863-a46f-4db9655aaaf9__id9b44b1fb-9b54-49c5-8e32-2824738125bb"><p class="p">In <a class="xref fm:Figure" href="#ideecfbe1e-540c-4863-a46f-4db9655aaaf9__idcfe2fff9-4042-4c5d-a696-86a0ea3d2a95">Figure 1</a>, the names IN1, IN2, OUT, SUP1, and
SUP2 are for reference only; no text is required in the cell. These
nets may be connected to other devices not shown in the diagram.
The internal nets of the series half of the gate must not be connected
to any other devices.</p>
</li>
<li class="li" id="ideecfbe1e-540c-4863-a46f-4db9655aaaf9__id2ba0b3c3-f8ba-446f-86f4-8872596d3b6d"><p class="p">Pullup
devices (MP in the diagram) must be CMOS P-type transistors, and pulldown
devices (MN in the diagram) must be CMOS N-type transistors.</p>
</li>
<li class="li" id="ideecfbe1e-540c-4863-a46f-4db9655aaaf9__id81a4f285-50c1-4c1e-9ac7-c013ad0e38a2"><p class="p">All
MOS devices can have no more than one substrate pin. Furthermore,
if at least one MOS device has a substrate pin, the others must
have it as well.</p>
<p class="p">Substrate pins of all P-type transistors
must be connected to one net, and substrate pins of all N-type transistors
must be connected to one net. Substrate pins may be connected to
the power and ground nets marked SUP1 and SUP2, but do not have
to be.</p>
</li>
<li class="li" id="ideecfbe1e-540c-4863-a46f-4db9655aaaf9__id000ea1db-63ae-465a-8007-987710f49cc1"><p class="p">When
gate recognition is disabled, it is possible that grouping of MOS devices
into gates is topologically ambiguous, or may appear so to the logic
injection algorithm. If logic injection were to take place, and
an ambiguous gate chosen differently in layout and source, false
errors would be reported. To prevent this, potentially ambiguous
configurations are recognized, and logic injection is disabled for them.
As a result, certain gate structures may not be injected, even though
they fit the other criteria described previously.</p>
</li>
</ul>
<p class="p">Pin swappability:</p>
<ul class="ul"><li class="li" id="ideecfbe1e-540c-4863-a46f-4db9655aaaf9__idb3c19553-3469-4c53-ae92-9d4008245a0a"><p class="p">When
gate recognition is disabled, pins are not swappable.</p>
</li>
<li class="li" id="ideecfbe1e-540c-4863-a46f-4db9655aaaf9__idb55bc437-6fa7-45a6-8426-227b76aac95e"><p class="p">When
gate recognition is enabled, all input pins IN<span class="ph FontProperty LiteralSubScript">1</span> …
IN<span class="ph FontProperty VariableSubScript">n</span> are swappable.
Asymmetries such as different component types, subtypes, or properties,
do not prevent pin swappability (but are checked after matching
is completed). If nets connected to input pins are ambiguous, the
ambiguity resolution step examines types, subtypes, and properties
of devices inside the injected gate.</p>
</li>
</ul>
<p class="p">Possible configurations:</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_nand</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">v</span> —
NAND gate with n input pins IN<span class="ph FontProperty LiteralSubScript">1</span> …
IN<span class="ph FontProperty VariableSubScript">n</span>,
and pins OUT, SUP1, and SUP2 (<span class="keyword ParameterName OptionalReplaceable">n</span>+3
pins altogether) formed from three-pin and four-pin MOS devices
with substrate pins of P-type and N-type transistors connected to
nets SUP1 and SUP2, respectively.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_nand</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">b</span> —
NAND gate with <span class="keyword ParameterName OptionalReplaceable">n</span> input
pins IN<span class="ph FontProperty LiteralSubScript">1</span> …
IN<span class="ph FontProperty VariableSubScript">n</span>,
and pins OUT, SUP1, SUP2, B1, and B2 (<span class="keyword ParameterName OptionalReplaceable">n</span>+5
pins altogether) formed from four-pin MOS devices with substrate
pins not connected to nets SUP1 and SUP2. Substrate pins of P-type devices
are connected to net B1 and substrate pins of N-type devices are
connected to net B2.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_nor</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">v</span> —
NOR gate with <span class="keyword ParameterName OptionalReplaceable">n</span> input
pins IN<span class="ph FontProperty LiteralSubScript">1</span> …
IN<span class="ph FontProperty VariableSubScript">n</span>,
and pins OUT, SUP1, and SUP2 (<span class="keyword ParameterName OptionalReplaceable">n</span>+3
pins altogether) formed from three-pin and four-pin MOS devices
with substrate pins of P-type and N-type transistors connected to
nets SUP1 and SUP2, respectively.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_nor</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">b</span> —
NOR gate with <span class="keyword ParameterName OptionalReplaceable">n</span> input
pins IN<span class="ph FontProperty LiteralSubScript">1</span> …
IN<span class="ph FontProperty VariableSubScript">n</span>,
and pins OUT, SUP1, SUP2, B1, and B2 (<span class="keyword ParameterName OptionalReplaceable">n</span>+5
pins altogether) formed from four-pin MOS devices with substrate
pins not connected to nets SUP1 and SUP2. Substrate pins of P-type devices
are connected to net B1 and substrate pins of N-type devices are
connected to net B2.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">B1 and B2 are “second
class” pins and normally do not appear in LVS reports; substrate
connections are checked but discrepancies are reported at individual
transistor level.</p>
</div>
<p class="p">Memory savings:</p>
<p class="p BlockIndent">Memory savings are a function of the size of NAND and
NOR gates found. Under optimal conditions (many large hcells of
approximately equal size containing only NAND and NOR gates) memory
consumption is reduced by 2.2× for 2-input NAND and NOR gates, and
3× for 4-input NAND and NOR gates. For comparison, if the NAND and NOR
gates could be made into hcells, memory consumption would be reduced
by 2.5× for 2-input NAND and NOR gates, and 3.4× for 4-input NAND
and NOR gates.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LogicInjection_idd476cd80.html" title="Logic injection is an algorithm in hierarchical circuit comparison that is designed to reduce memory consumption by replacing common logic circuits with new, primitive elements.">Logic Injection</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_LogicInjection_idd476cd80.html" title="Logic injection is an algorithm in hierarchical circuit comparison that is designed to reduce memory consumption by replacing common logic circuits with new, primitive elements.">Logic Injection</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "NAND and NOR Gates"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_NandNorGates_ideecfbe1e.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>