;redcode
;assert 1
	SPL 0, <22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #2
	CMP <0, @2
	ADD @130, 9
	ADD @130, 9
	SUB <0, @2
	JMN <30, 9
	JMN 0, <303
	SUB -297, <-120
	SUB 0, @0
	CMP -297, <-120
	ADD 210, 30
	SPL 0, <-22
	SUB @-127, 100
	CMP -7, <-120
	CMP -7, <-120
	ADD 210, 30
	MOV -7, <-20
	SUB <0, @2
	ADD 210, 30
	ADD 210, 30
	ADD 3, @31
	ADD 3, @31
	SPL 0, <-22
	MOV -1, <-20
	SUB <0, @2
	SLT 121, 0
	SUB <0, @2
	CMP @-127, 100
	MOV -1, <-20
	SUB @121, 108
	SUB @121, 106
	MOV @130, 9
	JMN <30, 9
	SLT @30, 9
	SUB @-121, 103
	JMN <30, 9
	CMP <0, @2
	SUB 0, @12
	SPL 0, <22
	CMP <20, @2
	SPL 0, <-22
	CMP -1, <-20
	CMP -7, <-120
	CMP -7, <-20
	SUB @121, 106
	CMP -207, <-120
