Classic Timing Analyzer report for jiaotong
Wed Dec 24 09:46:06 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.996 ns                         ; k         ; state.c   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.371 ns                         ; ym~reg0   ; ym        ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -6.850 ns                        ; j         ; \cnt:nclr ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 169.26 MHz ( period = 5.908 ns ) ; \cnt:nclr ; state.c   ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C20F400C8       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 169.26 MHz ( period = 5.908 ns )               ; \cnt:nclr ; state.c   ; clk        ; clk      ; None                        ; None                      ; 5.647 ns                ;
; N/A   ; 169.32 MHz ( period = 5.906 ns )               ; \cnt:nclr ; state.a   ; clk        ; clk      ; None                        ; None                      ; 5.645 ns                ;
; N/A   ; 169.32 MHz ( period = 5.906 ns )               ; \cnt:nclr ; state.d   ; clk        ; clk      ; None                        ; None                      ; 5.645 ns                ;
; N/A   ; 169.35 MHz ( period = 5.905 ns )               ; \cnt:nclr ; state.b   ; clk        ; clk      ; None                        ; None                      ; 5.644 ns                ;
; N/A   ; 174.43 MHz ( period = 5.733 ns )               ; \cnt:nclr ; \cnt:nclr ; clk        ; clk      ; None                        ; None                      ; 5.472 ns                ;
; N/A   ; 175.44 MHz ( period = 5.700 ns )               ; \cnt:s[0] ; state.c   ; clk        ; clk      ; None                        ; None                      ; 5.439 ns                ;
; N/A   ; 175.50 MHz ( period = 5.698 ns )               ; \cnt:s[0] ; state.a   ; clk        ; clk      ; None                        ; None                      ; 5.437 ns                ;
; N/A   ; 175.50 MHz ( period = 5.698 ns )               ; \cnt:s[0] ; state.d   ; clk        ; clk      ; None                        ; None                      ; 5.437 ns                ;
; N/A   ; 175.53 MHz ( period = 5.697 ns )               ; \cnt:s[0] ; state.b   ; clk        ; clk      ; None                        ; None                      ; 5.436 ns                ;
; N/A   ; 177.81 MHz ( period = 5.624 ns )               ; \cnt:s[1] ; state.c   ; clk        ; clk      ; None                        ; None                      ; 5.363 ns                ;
; N/A   ; 177.87 MHz ( period = 5.622 ns )               ; \cnt:s[1] ; state.a   ; clk        ; clk      ; None                        ; None                      ; 5.361 ns                ;
; N/A   ; 177.87 MHz ( period = 5.622 ns )               ; \cnt:s[1] ; state.d   ; clk        ; clk      ; None                        ; None                      ; 5.361 ns                ;
; N/A   ; 177.90 MHz ( period = 5.621 ns )               ; \cnt:s[1] ; state.b   ; clk        ; clk      ; None                        ; None                      ; 5.360 ns                ;
; N/A   ; 179.15 MHz ( period = 5.582 ns )               ; \cnt:s[3] ; \cnt:nclr ; clk        ; clk      ; None                        ; None                      ; 5.321 ns                ;
; N/A   ; 181.00 MHz ( period = 5.525 ns )               ; \cnt:s[0] ; \cnt:nclr ; clk        ; clk      ; None                        ; None                      ; 5.264 ns                ;
; N/A   ; 183.52 MHz ( period = 5.449 ns )               ; \cnt:s[1] ; \cnt:nclr ; clk        ; clk      ; None                        ; None                      ; 5.188 ns                ;
; N/A   ; 185.60 MHz ( period = 5.388 ns )               ; \cnt:s[2] ; state.c   ; clk        ; clk      ; None                        ; None                      ; 5.127 ns                ;
; N/A   ; 185.67 MHz ( period = 5.386 ns )               ; \cnt:s[2] ; state.a   ; clk        ; clk      ; None                        ; None                      ; 5.125 ns                ;
; N/A   ; 185.67 MHz ( period = 5.386 ns )               ; \cnt:s[2] ; state.d   ; clk        ; clk      ; None                        ; None                      ; 5.125 ns                ;
; N/A   ; 185.70 MHz ( period = 5.385 ns )               ; \cnt:s[2] ; state.b   ; clk        ; clk      ; None                        ; None                      ; 5.124 ns                ;
; N/A   ; 187.27 MHz ( period = 5.340 ns )               ; \cnt:s[2] ; \cnt:nclr ; clk        ; clk      ; None                        ; None                      ; 5.079 ns                ;
; N/A   ; 193.27 MHz ( period = 5.174 ns )               ; \cnt:s[3] ; state.c   ; clk        ; clk      ; None                        ; None                      ; 4.913 ns                ;
; N/A   ; 193.35 MHz ( period = 5.172 ns )               ; \cnt:s[3] ; state.a   ; clk        ; clk      ; None                        ; None                      ; 4.911 ns                ;
; N/A   ; 193.35 MHz ( period = 5.172 ns )               ; \cnt:s[3] ; state.d   ; clk        ; clk      ; None                        ; None                      ; 4.911 ns                ;
; N/A   ; 193.39 MHz ( period = 5.171 ns )               ; \cnt:s[3] ; state.b   ; clk        ; clk      ; None                        ; None                      ; 4.910 ns                ;
; N/A   ; 246.12 MHz ( period = 4.063 ns )               ; state.b   ; rm~reg0   ; clk        ; clk      ; None                        ; None                      ; 3.802 ns                ;
; N/A   ; 246.49 MHz ( period = 4.057 ns )               ; \cnt:s[4] ; \cnt:nclr ; clk        ; clk      ; None                        ; None                      ; 3.796 ns                ;
; N/A   ; 251.51 MHz ( period = 3.976 ns )               ; state.a   ; rm~reg0   ; clk        ; clk      ; None                        ; None                      ; 3.715 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[4] ; state.c   ; clk        ; clk      ; None                        ; None                      ; 3.360 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[4] ; state.a   ; clk        ; clk      ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[4] ; state.d   ; clk        ; clk      ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[4] ; state.b   ; clk        ; clk      ; None                        ; None                      ; 3.357 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.b   ; rf~reg0   ; clk        ; clk      ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:nclr ; \cnt:s[3] ; clk        ; clk      ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.a   ; rf~reg0   ; clk        ; clk      ; None                        ; None                      ; 3.174 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.a   ; gm~reg0   ; clk        ; clk      ; None                        ; None                      ; 3.170 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:nclr ; \cnt:s[4] ; clk        ; clk      ; None                        ; None                      ; 3.147 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[3] ; \cnt:s[4] ; clk        ; clk      ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:nclr ; \cnt:s[2] ; clk        ; clk      ; None                        ; None                      ; 3.084 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.d   ; yf~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.916 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:nclr ; \cnt:s[1] ; clk        ; clk      ; None                        ; None                      ; 2.983 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[0] ; \cnt:s[3] ; clk        ; clk      ; None                        ; None                      ; 2.967 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[0] ; \cnt:s[4] ; clk        ; clk      ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[1] ; \cnt:s[3] ; clk        ; clk      ; None                        ; None                      ; 2.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[0] ; \cnt:s[2] ; clk        ; clk      ; None                        ; None                      ; 2.876 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[1] ; \cnt:s[4] ; clk        ; clk      ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[2] ; \cnt:s[3] ; clk        ; clk      ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[1] ; \cnt:s[2] ; clk        ; clk      ; None                        ; None                      ; 2.800 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.a   ; state.a   ; clk        ; clk      ; None                        ; None                      ; 2.797 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.b   ; ym~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.790 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[2] ; \cnt:s[4] ; clk        ; clk      ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[0] ; \cnt:s[1] ; clk        ; clk      ; None                        ; None                      ; 2.775 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.c   ; gf~reg0   ; clk        ; clk      ; None                        ; None                      ; 2.646 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[3] ; \cnt:s[3] ; clk        ; clk      ; None                        ; None                      ; 2.594 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:nclr ; \cnt:s[0] ; clk        ; clk      ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.a   ; state.b   ; clk        ; clk      ; None                        ; None                      ; 2.553 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.d   ; \cnt:nclr ; clk        ; clk      ; None                        ; None                      ; 2.514 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[0] ; \cnt:s[0] ; clk        ; clk      ; None                        ; None                      ; 2.374 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[2] ; \cnt:s[2] ; clk        ; clk      ; None                        ; None                      ; 2.199 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[1] ; \cnt:s[1] ; clk        ; clk      ; None                        ; None                      ; 2.181 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.b   ; \cnt:nclr ; clk        ; clk      ; None                        ; None                      ; 2.137 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.a   ; \cnt:nclr ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.c   ; \cnt:nclr ; clk        ; clk      ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.d   ; state.a   ; clk        ; clk      ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.d   ; state.d   ; clk        ; clk      ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; \cnt:s[4] ; \cnt:s[4] ; clk        ; clk      ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.b   ; state.b   ; clk        ; clk      ; None                        ; None                      ; 1.296 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.c   ; state.d   ; clk        ; clk      ; None                        ; None                      ; 1.282 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.c   ; state.c   ; clk        ; clk      ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.b   ; state.c   ; clk        ; clk      ; None                        ; None                      ; 1.051 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 8.996 ns   ; k    ; state.c   ; clk      ;
; N/A   ; None         ; 8.994 ns   ; k    ; state.a   ; clk      ;
; N/A   ; None         ; 8.994 ns   ; k    ; state.d   ; clk      ;
; N/A   ; None         ; 8.993 ns   ; k    ; state.b   ; clk      ;
; N/A   ; None         ; 8.821 ns   ; k    ; \cnt:nclr ; clk      ;
; N/A   ; None         ; 8.755 ns   ; i    ; state.c   ; clk      ;
; N/A   ; None         ; 8.753 ns   ; i    ; state.a   ; clk      ;
; N/A   ; None         ; 8.753 ns   ; i    ; state.d   ; clk      ;
; N/A   ; None         ; 8.752 ns   ; i    ; state.b   ; clk      ;
; N/A   ; None         ; 8.580 ns   ; i    ; \cnt:nclr ; clk      ;
; N/A   ; None         ; 7.618 ns   ; j    ; state.c   ; clk      ;
; N/A   ; None         ; 7.616 ns   ; j    ; state.a   ; clk      ;
; N/A   ; None         ; 7.616 ns   ; j    ; state.d   ; clk      ;
; N/A   ; None         ; 7.615 ns   ; j    ; state.b   ; clk      ;
; N/A   ; None         ; 7.443 ns   ; j    ; \cnt:nclr ; clk      ;
+-------+--------------+------------+------+-----------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 9.371 ns   ; ym~reg0 ; ym ; clk        ;
; N/A   ; None         ; 9.044 ns   ; rm~reg0 ; rm ; clk        ;
; N/A   ; None         ; 8.074 ns   ; gm~reg0 ; gm ; clk        ;
; N/A   ; None         ; 7.759 ns   ; rf~reg0 ; rf ; clk        ;
; N/A   ; None         ; 7.504 ns   ; yf~reg0 ; yf ; clk        ;
; N/A   ; None         ; 6.605 ns   ; gf~reg0 ; gf ; clk        ;
+-------+--------------+------------+---------+----+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; -6.850 ns ; j    ; \cnt:nclr ; clk      ;
; N/A           ; None        ; -7.022 ns ; j    ; state.b   ; clk      ;
; N/A           ; None        ; -7.023 ns ; j    ; state.a   ; clk      ;
; N/A           ; None        ; -7.023 ns ; j    ; state.d   ; clk      ;
; N/A           ; None        ; -7.025 ns ; j    ; state.c   ; clk      ;
; N/A           ; None        ; -7.818 ns ; i    ; \cnt:nclr ; clk      ;
; N/A           ; None        ; -7.984 ns ; k    ; \cnt:nclr ; clk      ;
; N/A           ; None        ; -7.990 ns ; i    ; state.b   ; clk      ;
; N/A           ; None        ; -7.991 ns ; i    ; state.a   ; clk      ;
; N/A           ; None        ; -7.991 ns ; i    ; state.d   ; clk      ;
; N/A           ; None        ; -7.993 ns ; i    ; state.c   ; clk      ;
; N/A           ; None        ; -8.156 ns ; k    ; state.b   ; clk      ;
; N/A           ; None        ; -8.157 ns ; k    ; state.a   ; clk      ;
; N/A           ; None        ; -8.157 ns ; k    ; state.d   ; clk      ;
; N/A           ; None        ; -8.159 ns ; k    ; state.c   ; clk      ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Dec 24 09:46:05 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 169.26 MHz between source register "\cnt:nclr" and destination register "state.c" (period= 5.908 ns)
    Info: + Longest register to register delay is 5.647 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X55_Y22_N0; Fanout = 14; REG Node = '\cnt:nclr'
        Info: 2: + IC(0.809 ns) + CELL(0.575 ns) = 1.384 ns; Loc. = LC_X55_Y22_N5; Fanout = 2; COMB Node = 'Add0~14COUT1_36'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.464 ns; Loc. = LC_X55_Y22_N6; Fanout = 2; COMB Node = 'Add0~20COUT1_38'
        Info: 4: + IC(0.000 ns) + CELL(0.608 ns) = 2.072 ns; Loc. = LC_X55_Y22_N7; Fanout = 3; COMB Node = 'Add0~24'
        Info: 5: + IC(0.703 ns) + CELL(0.114 ns) = 2.889 ns; Loc. = LC_X56_Y22_N5; Fanout = 1; COMB Node = 'Add0~29'
        Info: 6: + IC(0.418 ns) + CELL(0.114 ns) = 3.421 ns; Loc. = LC_X56_Y22_N0; Fanout = 1; COMB Node = 'Equal0~3'
        Info: 7: + IC(0.685 ns) + CELL(0.442 ns) = 4.548 ns; Loc. = LC_X55_Y22_N4; Fanout = 5; COMB Node = 'Equal0~4'
        Info: 8: + IC(0.790 ns) + CELL(0.309 ns) = 5.647 ns; Loc. = LC_X54_Y22_N6; Fanout = 4; REG Node = 'state.c'
        Info: Total cell delay = 2.242 ns ( 39.70 % )
        Info: Total interconnect delay = 3.405 ns ( 60.30 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.116 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'
            Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X54_Y22_N6; Fanout = 4; REG Node = 'state.c'
            Info: Total cell delay = 2.180 ns ( 69.96 % )
            Info: Total interconnect delay = 0.936 ns ( 30.04 % )
        Info: - Longest clock path from clock "clk" to source register is 3.116 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'
            Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X55_Y22_N0; Fanout = 14; REG Node = '\cnt:nclr'
            Info: Total cell delay = 2.180 ns ( 69.96 % )
            Info: Total interconnect delay = 0.936 ns ( 30.04 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "state.c" (data pin = "k", clock pin = "clk") is 8.996 ns
    Info: + Longest pin to register delay is 12.075 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_M16; Fanout = 4; PIN Node = 'k'
        Info: 2: + IC(7.593 ns) + CELL(0.590 ns) = 9.652 ns; Loc. = LC_X54_Y22_N3; Fanout = 1; COMB Node = 'Equal0~1'
        Info: 3: + IC(0.736 ns) + CELL(0.292 ns) = 10.680 ns; Loc. = LC_X55_Y22_N3; Fanout = 1; COMB Node = 'Equal0~2'
        Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 10.976 ns; Loc. = LC_X55_Y22_N4; Fanout = 5; COMB Node = 'Equal0~4'
        Info: 5: + IC(0.790 ns) + CELL(0.309 ns) = 12.075 ns; Loc. = LC_X54_Y22_N6; Fanout = 4; REG Node = 'state.c'
        Info: Total cell delay = 2.774 ns ( 22.97 % )
        Info: Total interconnect delay = 9.301 ns ( 77.03 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.116 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'
        Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X54_Y22_N6; Fanout = 4; REG Node = 'state.c'
        Info: Total cell delay = 2.180 ns ( 69.96 % )
        Info: Total interconnect delay = 0.936 ns ( 30.04 % )
Info: tco from clock "clk" to destination pin "ym" through register "ym~reg0" is 9.371 ns
    Info: + Longest clock path from clock "clk" to source register is 3.116 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'
        Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X39_Y21_N5; Fanout = 1; REG Node = 'ym~reg0'
        Info: Total cell delay = 2.180 ns ( 69.96 % )
        Info: Total interconnect delay = 0.936 ns ( 30.04 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 6.031 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y21_N5; Fanout = 1; REG Node = 'ym~reg0'
        Info: 2: + IC(3.923 ns) + CELL(2.108 ns) = 6.031 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'ym'
        Info: Total cell delay = 2.108 ns ( 34.95 % )
        Info: Total interconnect delay = 3.923 ns ( 65.05 % )
Info: th for register "\cnt:nclr" (data pin = "j", clock pin = "clk") is -6.850 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.116 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'
        Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X55_Y22_N0; Fanout = 14; REG Node = '\cnt:nclr'
        Info: Total cell delay = 2.180 ns ( 69.96 % )
        Info: Total interconnect delay = 0.936 ns ( 30.04 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 9.981 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_F14; Fanout = 4; PIN Node = 'j'
        Info: 2: + IC(6.698 ns) + CELL(0.292 ns) = 8.465 ns; Loc. = LC_X55_Y22_N2; Fanout = 1; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 8.761 ns; Loc. = LC_X55_Y22_N3; Fanout = 1; COMB Node = 'Equal0~2'
        Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 9.057 ns; Loc. = LC_X55_Y22_N4; Fanout = 5; COMB Node = 'Equal0~4'
        Info: 5: + IC(0.446 ns) + CELL(0.478 ns) = 9.981 ns; Loc. = LC_X55_Y22_N0; Fanout = 14; REG Node = '\cnt:nclr'
        Info: Total cell delay = 2.473 ns ( 24.78 % )
        Info: Total interconnect delay = 7.508 ns ( 75.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Wed Dec 24 09:46:06 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


