Analysis & Synthesis report for DE10_LITE
Fri Feb 26 14:24:41 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE10_Lite|grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|horizontal_state
 10. State Machine - |DE10_Lite|DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 18. Source assignments for DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 19. Source assignments for DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 20. Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0
 22. Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 23. Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 24. Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 25. Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 26. Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 27. Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 28. Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 29. Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 30. Parameter Settings for User Entity Instance: grafic_gen:grafic_generator|DivByTwo:DivByTwo_inst|altpll:altpll_component
 31. altpll Parameter Settings by Entity Instance
 32. scfifo Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss"
 34. Port Connectivity Checks: "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 35. Port Connectivity Checks: "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 36. Port Connectivity Checks: "DataUnit:dataFrontEnd|intADC:ADC1"
 37. Port Connectivity Checks: "DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider"
 38. Port Connectivity Checks: "DataUnit:dataFrontEnd"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 26 14:24:41 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; DE10_LITE                                   ;
; Top-level Entity Name              ; DE10_Lite                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 178                                         ;
;     Total combinational functions  ; 157                                         ;
;     Dedicated logic registers      ; 106                                         ;
; Total registers                    ; 106                                         ;
; Total pins                         ; 121                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DE10_LITE          ; DE10_LITE          ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 2                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                    ; Library ;
+-----------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; intADC/intADC/synthesis/intADC.vhd                                          ; yes             ; User VHDL File               ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/intADC.vhd                                          ; intADC  ;
; intADC/intADC/synthesis/submodules/intADC_modular_adc_0.v                   ; yes             ; User Verilog HDL File        ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/intADC_modular_adc_0.v                   ; intADC  ;
; intADC/intADC/synthesis/submodules/altera_modular_adc_control.v             ; yes             ; User Verilog HDL File        ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control.v             ; intADC  ;
; intADC/intADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; User Verilog HDL File        ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; intADC  ;
; intADC/intADC/synthesis/submodules/altera_modular_adc_control_fsm.v         ; yes             ; User Verilog HDL File        ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_fsm.v         ; intADC  ;
; intADC/intADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; User Verilog HDL File        ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; intADC  ;
; intADC/intADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; User Verilog HDL File        ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; intADC  ;
; intADC/intADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; User Verilog HDL File        ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; intADC  ;
; VGA_Interface.vhd                                                           ; yes             ; User VHDL File               ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/VGA_Interface.vhd                                                           ;         ;
; IO.vhd                                                                      ; yes             ; User VHDL File               ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/IO.vhd                                                                      ;         ;
; grafic_gen.vhd                                                              ; yes             ; User VHDL File               ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd                                                              ;         ;
; DE10_LITE_const_pkg.vhd                                                     ; yes             ; User VHDL File               ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE_const_pkg.vhd                                                     ;         ;
; DE10_LITE.vhd                                                               ; yes             ; User VHDL File               ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd                                                               ;         ;
; DataUnit.vhd                                                                ; yes             ; User VHDL File               ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DataUnit.vhd                                                                ;         ;
; DivByTwo.vhd                                                                ; yes             ; User Wizard-Generated File   ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DivByTwo.vhd                                                                ;         ;
; ADC_clock_divider.vhd                                                       ; yes             ; User Wizard-Generated File   ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/ADC_clock_divider.vhd                                                       ;         ;
; altpll.tdf                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                               ;         ;
; aglobal201.inc                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                           ;         ;
; stratix_pll.inc                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                          ;         ;
; stratixii_pll.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                        ;         ;
; cycloneii_pll.inc                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                        ;         ;
; db/adc_clock_divider_altpll.v                                               ; yes             ; Auto-Generated Megafunction  ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/adc_clock_divider_altpll.v                                               ;         ;
; altera_std_synchronizer.v                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                ;         ;
; scfifo.tdf                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                               ;         ;
; a_regfifo.inc                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                            ;         ;
; a_dpfifo.inc                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                             ;         ;
; a_i2fifo.inc                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                             ;         ;
; a_fffifo.inc                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                             ;         ;
; a_f2fifo.inc                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                             ;         ;
; db/scfifo_ds61.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/scfifo_ds61.tdf                                                          ;         ;
; db/a_dpfifo_3o41.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/a_dpfifo_3o41.tdf                                                        ;         ;
; db/a_fefifo_c6e.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/a_fefifo_c6e.tdf                                                         ;         ;
; db/cntr_337.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/cntr_337.tdf                                                             ;         ;
; db/altsyncram_rqn1.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf                                                      ;         ;
; db/cntr_n2b.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/cntr_n2b.tdf                                                             ;         ;
; db/divbytwo_altpll.v                                                        ; yes             ; Auto-Generated Megafunction  ; D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/divbytwo_altpll.v                                                        ;         ;
+-----------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 178                 ;
;                                             ;                     ;
; Total combinational functions               ; 157                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 62                  ;
;     -- 3 input functions                    ; 22                  ;
;     -- <=2 input functions                  ; 73                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 97                  ;
;     -- arithmetic mode                      ; 60                  ;
;                                             ;                     ;
; Total registers                             ; 106                 ;
;     -- Dedicated logic registers            ; 106                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 121                 ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 2                   ;
;     -- PLLs                                 ; 2                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; IO:INandOUT|LEDR[0] ;
; Maximum fan-out                             ; 108                 ;
; Total fan-out                               ; 1039                ;
; Average fan-out                             ; 1.91                ;
+---------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                            ; Entity Name                            ; Library Name ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |DE10_Lite                                                                   ; 157 (1)             ; 106 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 121  ; 0            ; 0          ; |DE10_Lite                                                                                                                                                                                                                     ; DE10_Lite                              ; work         ;
;    |DataUnit:dataFrontEnd|                                                   ; 16 (0)              ; 35 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|DataUnit:dataFrontEnd                                                                                                                                                                                               ; DataUnit                               ; work         ;
;       |ADC_clock_divider:ADC_CLK_divider|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider                                                                                                                                                             ; ADC_clock_divider                      ; work         ;
;          |altpll:altpll_component|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider|altpll:altpll_component                                                                                                                                     ; altpll                                 ; work         ;
;             |ADC_clock_divider_altpll:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider|altpll:altpll_component|ADC_clock_divider_altpll:auto_generated                                                                                             ; ADC_clock_divider_altpll               ; work         ;
;       |intADC:ADC1|                                                          ; 16 (0)              ; 35 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|DataUnit:dataFrontEnd|intADC:ADC1                                                                                                                                                                                   ; intADC                                 ; intadc       ;
;          |intADC_modular_adc_0:modular_adc_0|                                ; 16 (0)              ; 35 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0                                                                                                                                                ; intADC_modular_adc_0                   ; intADC       ;
;             |altera_modular_adc_control:control_internal|                    ; 16 (0)              ; 35 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; intADC       ;
;                |altera_modular_adc_control_fsm:u_control_fsm|                ; 16 (16)             ; 35 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; intADC       ;
;                   |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;                |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; intADC       ;
;                   |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; intADC       ;
;    |IO:INandOUT|                                                             ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|IO:INandOUT                                                                                                                                                                                                         ; IO                                     ; work         ;
;    |grafic_gen:grafic_generator|                                             ; 118 (0)             ; 71 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|grafic_gen:grafic_generator                                                                                                                                                                                         ; grafic_gen                             ; work         ;
;       |DivByTwo:DivByTwo_inst|                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|grafic_gen:grafic_generator|DivByTwo:DivByTwo_inst                                                                                                                                                                  ; DivByTwo                               ; work         ;
;          |altpll:altpll_component|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|grafic_gen:grafic_generator|DivByTwo:DivByTwo_inst|altpll:altpll_component                                                                                                                                          ; altpll                                 ; work         ;
;             |DivByTwo_altpll:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|grafic_gen:grafic_generator|DivByTwo:DivByTwo_inst|altpll:altpll_component|DivByTwo_altpll:auto_generated                                                                                                           ; DivByTwo_altpll                        ; work         ;
;       |VGA_Interface:VGA_Anschluss|                                          ; 118 (118)           ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Lite|grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss                                                                                                                                                             ; VGA_Interface                          ; work         ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                             ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                             ; IP Include File       ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+
; N/A    ; altera_modular_adc         ; 20.1    ; N/A          ; N/A          ; |DE10_Lite|DataUnit:dataFrontEnd|intADC:ADC1                                                                                ; intADC/intADC.qsys    ;
; Altera ; altera_modular_adc_control ; 20.1    ; N/A          ; N/A          ; |DE10_Lite|DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ; intADC/intADC.qsys    ;
; Altera ; ALTPLL                     ; 20.1    ; N/A          ; N/A          ; |DE10_Lite|DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider                                                          ; ADC_clock_divider.vhd ;
; Altera ; ALTPLL                     ; 20.1    ; N/A          ; N/A          ; |DE10_Lite|grafic_gen:grafic_generator|DivByTwo:DivByTwo_inst                                                               ; DivByTwo.vhd          ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Lite|grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|horizontal_state                                                   ;
+---------------------------------+---------------------------------+----------------------------+----------------------------+-------------------------+
; Name                            ; horizontal_state.display_area_h ; horizontal_state.f_porch_h ; horizontal_state.b_porch_h ; horizontal_state.sync_h ;
+---------------------------------+---------------------------------+----------------------------+----------------------------+-------------------------+
; horizontal_state.sync_h         ; 0                               ; 0                          ; 0                          ; 0                       ;
; horizontal_state.b_porch_h      ; 0                               ; 0                          ; 1                          ; 1                       ;
; horizontal_state.f_porch_h      ; 0                               ; 1                          ; 0                          ; 1                       ;
; horizontal_state.display_area_h ; 1                               ; 0                          ; 0                          ; 1                       ;
+---------------------------------+---------------------------------+----------------------------+----------------------------+-------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Lite|DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                                                                                         ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                   ;
; grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|VGA_R_out[1..3]                                                                                                                                                                                                                                                                                    ; Merged with grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|VGA_R_out[0]                                                                                                              ;
; grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|VGA_B_out[1..3]                                                                                                                                                                                                                                                                                    ; Merged with grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|VGA_B_out[0]                                                                                                              ;
; grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|VGA_G_out[0..3]                                                                                                                                                                                                                                                                                    ; Merged with grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|VGA_B_out[0]                                                                                                              ;
; grafic_gen:grafic_generator|RED_out[1..3]                                                                                                                                                                                                                                                                                                                  ; Merged with grafic_gen:grafic_generator|RED_out[0]                                                                                                                                            ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2,3]                                                                                                                                                                                   ; Merged with DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]            ;
; grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|VGA_B_out[0]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp     ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.IDLE                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_DONE                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_CH                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_SOC                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|soc                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6,7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                        ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0..5]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0,4]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                   ;
; Total Number of Removed Registers = 92                                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts       ; Stuck at GND              ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                                                    ; due to stuck port data_in ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                                                                                                                                                                    ;                           ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                                                                    ;                           ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                                                                    ;                           ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                                    ;                           ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                                                    ;                           ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd,                                                                                                                                                                                   ;
;                                                                                                                                                                                    ;                           ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                    ;                           ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|soc,                                                                                                                                                                                       ;
;                                                                                                                                                                                    ;                           ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[5],                                                                                                                                                                              ;
;                                                                                                                                                                                    ;                           ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                    ;                           ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                   ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched          ; Stuck at GND              ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6],                                                                                                                                                                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[4],                                                                                                                                                                              ;
;                                                                                                                                                                                    ;                           ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[3],                                                                                                                                                                              ;
;                                                                                                                                                                                    ;                           ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[2]                                                                                                                                                                               ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN    ; Stuck at GND              ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN                                                                                                                                                                     ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                          ;
; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_SOC ; Stuck at GND              ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7]                                                                                                                                                                               ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 106   ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 106   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Inverted Register Statistics                                                 ;
+--------------------------------------------------------------------+---------+
; Inverted Register                                                  ; Fan out ;
+--------------------------------------------------------------------+---------+
; grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|VGA_HS_out ; 2       ;
; grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|VGA_VS_out ; 2       ;
; Total number of inverted registers = 2                             ;         ;
+--------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_Lite|DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7] ;
; 8:1                ; 31 bits   ; 155 LEs       ; 31 LEs               ; 124 LEs                ; Yes        ; |DE10_Lite|grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|pt_counter[30]                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |DE10_Lite|grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss|Selector78                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider|altpll:altpll_component ;
+-------------------------------+-------------------------------------+--------------------------------------------------------+
; Parameter Name                ; Value                               ; Type                                                   ;
+-------------------------------+-------------------------------------+--------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                              ; Untyped                                                ;
; PLL_TYPE                      ; AUTO                                ; Untyped                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ADC_clock_divider ; Untyped                                                ;
; QUALIFY_CONF_DONE             ; OFF                                 ; Untyped                                                ;
; COMPENSATE_CLOCK              ; CLK0                                ; Untyped                                                ;
; SCAN_CHAIN                    ; LONG                                ; Untyped                                                ;
; PRIMARY_CLOCK                 ; INCLK0                              ; Untyped                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                               ; Signed Integer                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                                   ; Untyped                                                ;
; GATE_LOCK_SIGNAL              ; NO                                  ; Untyped                                                ;
; GATE_LOCK_COUNTER             ; 0                                   ; Untyped                                                ;
; LOCK_HIGH                     ; 1                                   ; Untyped                                                ;
; LOCK_LOW                      ; 1                                   ; Untyped                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                                   ; Untyped                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                                   ; Untyped                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                 ; Untyped                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                 ; Untyped                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                 ; Untyped                                                ;
; SKIP_VCO                      ; OFF                                 ; Untyped                                                ;
; SWITCH_OVER_COUNTER           ; 0                                   ; Untyped                                                ;
; SWITCH_OVER_TYPE              ; AUTO                                ; Untyped                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                             ; Untyped                                                ;
; BANDWIDTH                     ; 0                                   ; Untyped                                                ;
; BANDWIDTH_TYPE                ; AUTO                                ; Untyped                                                ;
; SPREAD_FREQUENCY              ; 0                                   ; Untyped                                                ;
; DOWN_SPREAD                   ; 0                                   ; Untyped                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                 ; Untyped                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                 ; Untyped                                                ;
; CLK9_MULTIPLY_BY              ; 0                                   ; Untyped                                                ;
; CLK8_MULTIPLY_BY              ; 0                                   ; Untyped                                                ;
; CLK7_MULTIPLY_BY              ; 0                                   ; Untyped                                                ;
; CLK6_MULTIPLY_BY              ; 0                                   ; Untyped                                                ;
; CLK5_MULTIPLY_BY              ; 1                                   ; Untyped                                                ;
; CLK4_MULTIPLY_BY              ; 1                                   ; Untyped                                                ;
; CLK3_MULTIPLY_BY              ; 1                                   ; Untyped                                                ;
; CLK2_MULTIPLY_BY              ; 1                                   ; Untyped                                                ;
; CLK1_MULTIPLY_BY              ; 1                                   ; Untyped                                                ;
; CLK0_MULTIPLY_BY              ; 1                                   ; Signed Integer                                         ;
; CLK9_DIVIDE_BY                ; 0                                   ; Untyped                                                ;
; CLK8_DIVIDE_BY                ; 0                                   ; Untyped                                                ;
; CLK7_DIVIDE_BY                ; 0                                   ; Untyped                                                ;
; CLK6_DIVIDE_BY                ; 0                                   ; Untyped                                                ;
; CLK5_DIVIDE_BY                ; 1                                   ; Untyped                                                ;
; CLK4_DIVIDE_BY                ; 1                                   ; Untyped                                                ;
; CLK3_DIVIDE_BY                ; 1                                   ; Untyped                                                ;
; CLK2_DIVIDE_BY                ; 1                                   ; Untyped                                                ;
; CLK1_DIVIDE_BY                ; 1                                   ; Untyped                                                ;
; CLK0_DIVIDE_BY                ; 5                                   ; Signed Integer                                         ;
; CLK9_PHASE_SHIFT              ; 0                                   ; Untyped                                                ;
; CLK8_PHASE_SHIFT              ; 0                                   ; Untyped                                                ;
; CLK7_PHASE_SHIFT              ; 0                                   ; Untyped                                                ;
; CLK6_PHASE_SHIFT              ; 0                                   ; Untyped                                                ;
; CLK5_PHASE_SHIFT              ; 0                                   ; Untyped                                                ;
; CLK4_PHASE_SHIFT              ; 0                                   ; Untyped                                                ;
; CLK3_PHASE_SHIFT              ; 0                                   ; Untyped                                                ;
; CLK2_PHASE_SHIFT              ; 0                                   ; Untyped                                                ;
; CLK1_PHASE_SHIFT              ; 0                                   ; Untyped                                                ;
; CLK0_PHASE_SHIFT              ; 0                                   ; Untyped                                                ;
; CLK5_TIME_DELAY               ; 0                                   ; Untyped                                                ;
; CLK4_TIME_DELAY               ; 0                                   ; Untyped                                                ;
; CLK3_TIME_DELAY               ; 0                                   ; Untyped                                                ;
; CLK2_TIME_DELAY               ; 0                                   ; Untyped                                                ;
; CLK1_TIME_DELAY               ; 0                                   ; Untyped                                                ;
; CLK0_TIME_DELAY               ; 0                                   ; Untyped                                                ;
; CLK9_DUTY_CYCLE               ; 50                                  ; Untyped                                                ;
; CLK8_DUTY_CYCLE               ; 50                                  ; Untyped                                                ;
; CLK7_DUTY_CYCLE               ; 50                                  ; Untyped                                                ;
; CLK6_DUTY_CYCLE               ; 50                                  ; Untyped                                                ;
; CLK5_DUTY_CYCLE               ; 50                                  ; Untyped                                                ;
; CLK4_DUTY_CYCLE               ; 50                                  ; Untyped                                                ;
; CLK3_DUTY_CYCLE               ; 50                                  ; Untyped                                                ;
; CLK2_DUTY_CYCLE               ; 50                                  ; Untyped                                                ;
; CLK1_DUTY_CYCLE               ; 50                                  ; Untyped                                                ;
; CLK0_DUTY_CYCLE               ; 50                                  ; Signed Integer                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped                                                ;
; LOCK_WINDOW_UI                ;  0.05                               ; Untyped                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                              ; Untyped                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                              ; Untyped                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                              ; Untyped                                                ;
; DPA_MULTIPLY_BY               ; 0                                   ; Untyped                                                ;
; DPA_DIVIDE_BY                 ; 1                                   ; Untyped                                                ;
; DPA_DIVIDER                   ; 0                                   ; Untyped                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                                   ; Untyped                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                                   ; Untyped                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                                   ; Untyped                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                                   ; Untyped                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                                   ; Untyped                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                                   ; Untyped                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                                   ; Untyped                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                                   ; Untyped                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                                   ; Untyped                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                                   ; Untyped                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                                   ; Untyped                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                                   ; Untyped                                                ;
; EXTCLK3_TIME_DELAY            ; 0                                   ; Untyped                                                ;
; EXTCLK2_TIME_DELAY            ; 0                                   ; Untyped                                                ;
; EXTCLK1_TIME_DELAY            ; 0                                   ; Untyped                                                ;
; EXTCLK0_TIME_DELAY            ; 0                                   ; Untyped                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                                  ; Untyped                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                                  ; Untyped                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                                  ; Untyped                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                                  ; Untyped                                                ;
; VCO_MULTIPLY_BY               ; 0                                   ; Untyped                                                ;
; VCO_DIVIDE_BY                 ; 0                                   ; Untyped                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                   ; Untyped                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                   ; Untyped                                                ;
; VCO_MIN                       ; 0                                   ; Untyped                                                ;
; VCO_MAX                       ; 0                                   ; Untyped                                                ;
; VCO_CENTER                    ; 0                                   ; Untyped                                                ;
; PFD_MIN                       ; 0                                   ; Untyped                                                ;
; PFD_MAX                       ; 0                                   ; Untyped                                                ;
; M_INITIAL                     ; 0                                   ; Untyped                                                ;
; M                             ; 0                                   ; Untyped                                                ;
; N                             ; 1                                   ; Untyped                                                ;
; M2                            ; 1                                   ; Untyped                                                ;
; N2                            ; 1                                   ; Untyped                                                ;
; SS                            ; 1                                   ; Untyped                                                ;
; C0_HIGH                       ; 0                                   ; Untyped                                                ;
; C1_HIGH                       ; 0                                   ; Untyped                                                ;
; C2_HIGH                       ; 0                                   ; Untyped                                                ;
; C3_HIGH                       ; 0                                   ; Untyped                                                ;
; C4_HIGH                       ; 0                                   ; Untyped                                                ;
; C5_HIGH                       ; 0                                   ; Untyped                                                ;
; C6_HIGH                       ; 0                                   ; Untyped                                                ;
; C7_HIGH                       ; 0                                   ; Untyped                                                ;
; C8_HIGH                       ; 0                                   ; Untyped                                                ;
; C9_HIGH                       ; 0                                   ; Untyped                                                ;
; C0_LOW                        ; 0                                   ; Untyped                                                ;
; C1_LOW                        ; 0                                   ; Untyped                                                ;
; C2_LOW                        ; 0                                   ; Untyped                                                ;
; C3_LOW                        ; 0                                   ; Untyped                                                ;
; C4_LOW                        ; 0                                   ; Untyped                                                ;
; C5_LOW                        ; 0                                   ; Untyped                                                ;
; C6_LOW                        ; 0                                   ; Untyped                                                ;
; C7_LOW                        ; 0                                   ; Untyped                                                ;
; C8_LOW                        ; 0                                   ; Untyped                                                ;
; C9_LOW                        ; 0                                   ; Untyped                                                ;
; C0_INITIAL                    ; 0                                   ; Untyped                                                ;
; C1_INITIAL                    ; 0                                   ; Untyped                                                ;
; C2_INITIAL                    ; 0                                   ; Untyped                                                ;
; C3_INITIAL                    ; 0                                   ; Untyped                                                ;
; C4_INITIAL                    ; 0                                   ; Untyped                                                ;
; C5_INITIAL                    ; 0                                   ; Untyped                                                ;
; C6_INITIAL                    ; 0                                   ; Untyped                                                ;
; C7_INITIAL                    ; 0                                   ; Untyped                                                ;
; C8_INITIAL                    ; 0                                   ; Untyped                                                ;
; C9_INITIAL                    ; 0                                   ; Untyped                                                ;
; C0_MODE                       ; BYPASS                              ; Untyped                                                ;
; C1_MODE                       ; BYPASS                              ; Untyped                                                ;
; C2_MODE                       ; BYPASS                              ; Untyped                                                ;
; C3_MODE                       ; BYPASS                              ; Untyped                                                ;
; C4_MODE                       ; BYPASS                              ; Untyped                                                ;
; C5_MODE                       ; BYPASS                              ; Untyped                                                ;
; C6_MODE                       ; BYPASS                              ; Untyped                                                ;
; C7_MODE                       ; BYPASS                              ; Untyped                                                ;
; C8_MODE                       ; BYPASS                              ; Untyped                                                ;
; C9_MODE                       ; BYPASS                              ; Untyped                                                ;
; C0_PH                         ; 0                                   ; Untyped                                                ;
; C1_PH                         ; 0                                   ; Untyped                                                ;
; C2_PH                         ; 0                                   ; Untyped                                                ;
; C3_PH                         ; 0                                   ; Untyped                                                ;
; C4_PH                         ; 0                                   ; Untyped                                                ;
; C5_PH                         ; 0                                   ; Untyped                                                ;
; C6_PH                         ; 0                                   ; Untyped                                                ;
; C7_PH                         ; 0                                   ; Untyped                                                ;
; C8_PH                         ; 0                                   ; Untyped                                                ;
; C9_PH                         ; 0                                   ; Untyped                                                ;
; L0_HIGH                       ; 1                                   ; Untyped                                                ;
; L1_HIGH                       ; 1                                   ; Untyped                                                ;
; G0_HIGH                       ; 1                                   ; Untyped                                                ;
; G1_HIGH                       ; 1                                   ; Untyped                                                ;
; G2_HIGH                       ; 1                                   ; Untyped                                                ;
; G3_HIGH                       ; 1                                   ; Untyped                                                ;
; E0_HIGH                       ; 1                                   ; Untyped                                                ;
; E1_HIGH                       ; 1                                   ; Untyped                                                ;
; E2_HIGH                       ; 1                                   ; Untyped                                                ;
; E3_HIGH                       ; 1                                   ; Untyped                                                ;
; L0_LOW                        ; 1                                   ; Untyped                                                ;
; L1_LOW                        ; 1                                   ; Untyped                                                ;
; G0_LOW                        ; 1                                   ; Untyped                                                ;
; G1_LOW                        ; 1                                   ; Untyped                                                ;
; G2_LOW                        ; 1                                   ; Untyped                                                ;
; G3_LOW                        ; 1                                   ; Untyped                                                ;
; E0_LOW                        ; 1                                   ; Untyped                                                ;
; E1_LOW                        ; 1                                   ; Untyped                                                ;
; E2_LOW                        ; 1                                   ; Untyped                                                ;
; E3_LOW                        ; 1                                   ; Untyped                                                ;
; L0_INITIAL                    ; 1                                   ; Untyped                                                ;
; L1_INITIAL                    ; 1                                   ; Untyped                                                ;
; G0_INITIAL                    ; 1                                   ; Untyped                                                ;
; G1_INITIAL                    ; 1                                   ; Untyped                                                ;
; G2_INITIAL                    ; 1                                   ; Untyped                                                ;
; G3_INITIAL                    ; 1                                   ; Untyped                                                ;
; E0_INITIAL                    ; 1                                   ; Untyped                                                ;
; E1_INITIAL                    ; 1                                   ; Untyped                                                ;
; E2_INITIAL                    ; 1                                   ; Untyped                                                ;
; E3_INITIAL                    ; 1                                   ; Untyped                                                ;
; L0_MODE                       ; BYPASS                              ; Untyped                                                ;
; L1_MODE                       ; BYPASS                              ; Untyped                                                ;
; G0_MODE                       ; BYPASS                              ; Untyped                                                ;
; G1_MODE                       ; BYPASS                              ; Untyped                                                ;
; G2_MODE                       ; BYPASS                              ; Untyped                                                ;
; G3_MODE                       ; BYPASS                              ; Untyped                                                ;
; E0_MODE                       ; BYPASS                              ; Untyped                                                ;
; E1_MODE                       ; BYPASS                              ; Untyped                                                ;
; E2_MODE                       ; BYPASS                              ; Untyped                                                ;
; E3_MODE                       ; BYPASS                              ; Untyped                                                ;
; L0_PH                         ; 0                                   ; Untyped                                                ;
; L1_PH                         ; 0                                   ; Untyped                                                ;
; G0_PH                         ; 0                                   ; Untyped                                                ;
; G1_PH                         ; 0                                   ; Untyped                                                ;
; G2_PH                         ; 0                                   ; Untyped                                                ;
; G3_PH                         ; 0                                   ; Untyped                                                ;
; E0_PH                         ; 0                                   ; Untyped                                                ;
; E1_PH                         ; 0                                   ; Untyped                                                ;
; E2_PH                         ; 0                                   ; Untyped                                                ;
; E3_PH                         ; 0                                   ; Untyped                                                ;
; M_PH                          ; 0                                   ; Untyped                                                ;
; C1_USE_CASC_IN                ; OFF                                 ; Untyped                                                ;
; C2_USE_CASC_IN                ; OFF                                 ; Untyped                                                ;
; C3_USE_CASC_IN                ; OFF                                 ; Untyped                                                ;
; C4_USE_CASC_IN                ; OFF                                 ; Untyped                                                ;
; C5_USE_CASC_IN                ; OFF                                 ; Untyped                                                ;
; C6_USE_CASC_IN                ; OFF                                 ; Untyped                                                ;
; C7_USE_CASC_IN                ; OFF                                 ; Untyped                                                ;
; C8_USE_CASC_IN                ; OFF                                 ; Untyped                                                ;
; C9_USE_CASC_IN                ; OFF                                 ; Untyped                                                ;
; CLK0_COUNTER                  ; G0                                  ; Untyped                                                ;
; CLK1_COUNTER                  ; G0                                  ; Untyped                                                ;
; CLK2_COUNTER                  ; G0                                  ; Untyped                                                ;
; CLK3_COUNTER                  ; G0                                  ; Untyped                                                ;
; CLK4_COUNTER                  ; G0                                  ; Untyped                                                ;
; CLK5_COUNTER                  ; G0                                  ; Untyped                                                ;
; CLK6_COUNTER                  ; E0                                  ; Untyped                                                ;
; CLK7_COUNTER                  ; E1                                  ; Untyped                                                ;
; CLK8_COUNTER                  ; E2                                  ; Untyped                                                ;
; CLK9_COUNTER                  ; E3                                  ; Untyped                                                ;
; L0_TIME_DELAY                 ; 0                                   ; Untyped                                                ;
; L1_TIME_DELAY                 ; 0                                   ; Untyped                                                ;
; G0_TIME_DELAY                 ; 0                                   ; Untyped                                                ;
; G1_TIME_DELAY                 ; 0                                   ; Untyped                                                ;
; G2_TIME_DELAY                 ; 0                                   ; Untyped                                                ;
; G3_TIME_DELAY                 ; 0                                   ; Untyped                                                ;
; E0_TIME_DELAY                 ; 0                                   ; Untyped                                                ;
; E1_TIME_DELAY                 ; 0                                   ; Untyped                                                ;
; E2_TIME_DELAY                 ; 0                                   ; Untyped                                                ;
; E3_TIME_DELAY                 ; 0                                   ; Untyped                                                ;
; M_TIME_DELAY                  ; 0                                   ; Untyped                                                ;
; N_TIME_DELAY                  ; 0                                   ; Untyped                                                ;
; EXTCLK3_COUNTER               ; E3                                  ; Untyped                                                ;
; EXTCLK2_COUNTER               ; E2                                  ; Untyped                                                ;
; EXTCLK1_COUNTER               ; E1                                  ; Untyped                                                ;
; EXTCLK0_COUNTER               ; E0                                  ; Untyped                                                ;
; ENABLE0_COUNTER               ; L0                                  ; Untyped                                                ;
; ENABLE1_COUNTER               ; L0                                  ; Untyped                                                ;
; CHARGE_PUMP_CURRENT           ; 2                                   ; Untyped                                                ;
; LOOP_FILTER_R                 ;  1.000000                           ; Untyped                                                ;
; LOOP_FILTER_C                 ; 5                                   ; Untyped                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                ; Untyped                                                ;
; LOOP_FILTER_R_BITS            ; 9999                                ; Untyped                                                ;
; LOOP_FILTER_C_BITS            ; 9999                                ; Untyped                                                ;
; VCO_POST_SCALE                ; 0                                   ; Untyped                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                   ; Untyped                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                   ; Untyped                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                   ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                              ; Untyped                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                   ; Untyped                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                   ; Untyped                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                   ; Untyped                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                   ; Untyped                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLK0                     ; PORT_USED                           ; Untyped                                                ;
; PORT_CLK1                     ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLK2                     ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLK3                     ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLK4                     ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLK5                     ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLK6                     ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLK7                     ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLK8                     ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLK9                     ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                   ; Untyped                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                   ; Untyped                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_INCLK0                   ; PORT_USED                           ; Untyped                                                ;
; PORT_FBIN                     ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_ARESET                   ; PORT_USED                           ; Untyped                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                   ; Untyped                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                   ; Untyped                                                ;
; PORT_LOCKED                   ; PORT_USED                           ; Untyped                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                   ; Untyped                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                         ; Untyped                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                   ; Untyped                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                   ; Untyped                                                ;
; M_TEST_SOURCE                 ; 5                                   ; Untyped                                                ;
; C0_TEST_SOURCE                ; 5                                   ; Untyped                                                ;
; C1_TEST_SOURCE                ; 5                                   ; Untyped                                                ;
; C2_TEST_SOURCE                ; 5                                   ; Untyped                                                ;
; C3_TEST_SOURCE                ; 5                                   ; Untyped                                                ;
; C4_TEST_SOURCE                ; 5                                   ; Untyped                                                ;
; C5_TEST_SOURCE                ; 5                                   ; Untyped                                                ;
; C6_TEST_SOURCE                ; 5                                   ; Untyped                                                ;
; C7_TEST_SOURCE                ; 5                                   ; Untyped                                                ;
; C8_TEST_SOURCE                ; 5                                   ; Untyped                                                ;
; C9_TEST_SOURCE                ; 5                                   ; Untyped                                                ;
; CBXI_PARAMETER                ; ADC_clock_divider_altpll            ; Untyped                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                ; Untyped                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                                   ; Untyped                                                ;
; WIDTH_CLOCK                   ; 5                                   ; Signed Integer                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                   ; Untyped                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                 ; Untyped                                                ;
; DEVICE_FAMILY                 ; MAX 10                              ; Untyped                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                              ; Untyped                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                 ; Untyped                                                ;
; AUTO_CARRY_CHAINS             ; ON                                  ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                                 ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS           ; ON                                  ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                 ; IGNORE_CASCADE                                         ;
+-------------------------------+-------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                      ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                      ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                      ;
; prescalar                       ; 0     ; Signed Integer                                                                                                      ;
; refsel                          ; 1     ; Signed Integer                                                                                                      ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                      ;
; analog_input_pin_mask           ; 1     ; Signed Integer                                                                                                      ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                      ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                      ;
; enable_usr_sim                  ; 1     ; Signed Integer                                                                                                      ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                      ;
; simfilename_ch0                 ;       ; String                                                                                                              ;
; simfilename_ch1                 ;       ; String                                                                                                              ;
; simfilename_ch2                 ;       ; String                                                                                                              ;
; simfilename_ch3                 ;       ; String                                                                                                              ;
; simfilename_ch4                 ;       ; String                                                                                                              ;
; simfilename_ch5                 ;       ; String                                                                                                              ;
; simfilename_ch6                 ;       ; String                                                                                                              ;
; simfilename_ch7                 ;       ; String                                                                                                              ;
; simfilename_ch8                 ;       ; String                                                                                                              ;
; simfilename_ch9                 ;       ; String                                                                                                              ;
; simfilename_ch10                ;       ; String                                                                                                              ;
; simfilename_ch11                ;       ; String                                                                                                              ;
; simfilename_ch12                ;       ; String                                                                                                              ;
; simfilename_ch13                ;       ; String                                                                                                              ;
; simfilename_ch14                ;       ; String                                                                                                              ;
; simfilename_ch15                ;       ; String                                                                                                              ;
; simfilename_ch16                ;       ; String                                                                                                              ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                       ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                               ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                               ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                          ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                                ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                        ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                ;
; analog_input_pin_mask           ; 1     ; Signed Integer                                                                                                                                                ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                ;
; enable_usr_sim                  ; 1     ; Signed Integer                                                                                                                                                ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                ;
; simfilename_ch0                 ;       ; String                                                                                                                                                        ;
; simfilename_ch1                 ;       ; String                                                                                                                                                        ;
; simfilename_ch2                 ;       ; String                                                                                                                                                        ;
; simfilename_ch3                 ;       ; String                                                                                                                                                        ;
; simfilename_ch4                 ;       ; String                                                                                                                                                        ;
; simfilename_ch5                 ;       ; String                                                                                                                                                        ;
; simfilename_ch6                 ;       ; String                                                                                                                                                        ;
; simfilename_ch7                 ;       ; String                                                                                                                                                        ;
; simfilename_ch8                 ;       ; String                                                                                                                                                        ;
; simfilename_ch9                 ;       ; String                                                                                                                                                        ;
; simfilename_ch10                ;       ; String                                                                                                                                                        ;
; simfilename_ch11                ;       ; String                                                                                                                                                        ;
; simfilename_ch12                ;       ; String                                                                                                                                                        ;
; simfilename_ch13                ;       ; String                                                                                                                                                        ;
; simfilename_ch14                ;       ; String                                                                                                                                                        ;
; simfilename_ch15                ;       ; String                                                                                                                                                        ;
; simfilename_ch16                ;       ; String                                                                                                                                                        ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                      ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                   ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                 ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; analog_input_pin_mask           ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; enable_usr_sim                  ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                         ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                 ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                 ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: grafic_gen:grafic_generator|DivByTwo:DivByTwo_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+------------------------------------------------------------+
; Parameter Name                ; Value                      ; Type                                                       ;
+-------------------------------+----------------------------+------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                                                    ;
; PLL_TYPE                      ; AUTO                       ; Untyped                                                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=DivByTwo ; Untyped                                                    ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                                                    ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                                                    ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                                                    ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                                                    ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                                                    ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                                                    ;
; LOCK_HIGH                     ; 1                          ; Untyped                                                    ;
; LOCK_LOW                      ; 1                          ; Untyped                                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                                                    ;
; SKIP_VCO                      ; OFF                        ; Untyped                                                    ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                                                    ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                                                    ;
; BANDWIDTH                     ; 0                          ; Untyped                                                    ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                                                    ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                                                    ;
; DOWN_SPREAD                   ; 0                          ; Untyped                                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                                                    ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                                                    ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                                                    ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                                                    ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                                                    ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                                                    ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                                                    ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                                                    ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                                                    ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                                                    ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer                                             ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                                                    ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                                                    ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                                                    ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                                                    ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                                                    ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                                                    ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                                                    ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                                                    ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                                                    ;
; CLK0_DIVIDE_BY                ; 2                          ; Signed Integer                                             ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                                                    ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                                                    ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                                                    ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                                                    ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                                                    ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                                                    ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                                                    ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                                                    ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                                                    ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                                                    ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                                                    ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                                                    ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                                                    ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                                                    ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                                                    ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                                                    ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                                                    ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                                                    ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                                                    ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                                                    ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                                                    ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                                                    ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                                                    ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                                                    ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                                                    ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                                    ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                                                    ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                                                    ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                                                    ;
; DPA_DIVIDER                   ; 0                          ; Untyped                                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                                                    ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                                                    ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                                                    ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                                                    ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                                                    ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                                                    ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                                                    ;
; VCO_MIN                       ; 0                          ; Untyped                                                    ;
; VCO_MAX                       ; 0                          ; Untyped                                                    ;
; VCO_CENTER                    ; 0                          ; Untyped                                                    ;
; PFD_MIN                       ; 0                          ; Untyped                                                    ;
; PFD_MAX                       ; 0                          ; Untyped                                                    ;
; M_INITIAL                     ; 0                          ; Untyped                                                    ;
; M                             ; 0                          ; Untyped                                                    ;
; N                             ; 1                          ; Untyped                                                    ;
; M2                            ; 1                          ; Untyped                                                    ;
; N2                            ; 1                          ; Untyped                                                    ;
; SS                            ; 1                          ; Untyped                                                    ;
; C0_HIGH                       ; 0                          ; Untyped                                                    ;
; C1_HIGH                       ; 0                          ; Untyped                                                    ;
; C2_HIGH                       ; 0                          ; Untyped                                                    ;
; C3_HIGH                       ; 0                          ; Untyped                                                    ;
; C4_HIGH                       ; 0                          ; Untyped                                                    ;
; C5_HIGH                       ; 0                          ; Untyped                                                    ;
; C6_HIGH                       ; 0                          ; Untyped                                                    ;
; C7_HIGH                       ; 0                          ; Untyped                                                    ;
; C8_HIGH                       ; 0                          ; Untyped                                                    ;
; C9_HIGH                       ; 0                          ; Untyped                                                    ;
; C0_LOW                        ; 0                          ; Untyped                                                    ;
; C1_LOW                        ; 0                          ; Untyped                                                    ;
; C2_LOW                        ; 0                          ; Untyped                                                    ;
; C3_LOW                        ; 0                          ; Untyped                                                    ;
; C4_LOW                        ; 0                          ; Untyped                                                    ;
; C5_LOW                        ; 0                          ; Untyped                                                    ;
; C6_LOW                        ; 0                          ; Untyped                                                    ;
; C7_LOW                        ; 0                          ; Untyped                                                    ;
; C8_LOW                        ; 0                          ; Untyped                                                    ;
; C9_LOW                        ; 0                          ; Untyped                                                    ;
; C0_INITIAL                    ; 0                          ; Untyped                                                    ;
; C1_INITIAL                    ; 0                          ; Untyped                                                    ;
; C2_INITIAL                    ; 0                          ; Untyped                                                    ;
; C3_INITIAL                    ; 0                          ; Untyped                                                    ;
; C4_INITIAL                    ; 0                          ; Untyped                                                    ;
; C5_INITIAL                    ; 0                          ; Untyped                                                    ;
; C6_INITIAL                    ; 0                          ; Untyped                                                    ;
; C7_INITIAL                    ; 0                          ; Untyped                                                    ;
; C8_INITIAL                    ; 0                          ; Untyped                                                    ;
; C9_INITIAL                    ; 0                          ; Untyped                                                    ;
; C0_MODE                       ; BYPASS                     ; Untyped                                                    ;
; C1_MODE                       ; BYPASS                     ; Untyped                                                    ;
; C2_MODE                       ; BYPASS                     ; Untyped                                                    ;
; C3_MODE                       ; BYPASS                     ; Untyped                                                    ;
; C4_MODE                       ; BYPASS                     ; Untyped                                                    ;
; C5_MODE                       ; BYPASS                     ; Untyped                                                    ;
; C6_MODE                       ; BYPASS                     ; Untyped                                                    ;
; C7_MODE                       ; BYPASS                     ; Untyped                                                    ;
; C8_MODE                       ; BYPASS                     ; Untyped                                                    ;
; C9_MODE                       ; BYPASS                     ; Untyped                                                    ;
; C0_PH                         ; 0                          ; Untyped                                                    ;
; C1_PH                         ; 0                          ; Untyped                                                    ;
; C2_PH                         ; 0                          ; Untyped                                                    ;
; C3_PH                         ; 0                          ; Untyped                                                    ;
; C4_PH                         ; 0                          ; Untyped                                                    ;
; C5_PH                         ; 0                          ; Untyped                                                    ;
; C6_PH                         ; 0                          ; Untyped                                                    ;
; C7_PH                         ; 0                          ; Untyped                                                    ;
; C8_PH                         ; 0                          ; Untyped                                                    ;
; C9_PH                         ; 0                          ; Untyped                                                    ;
; L0_HIGH                       ; 1                          ; Untyped                                                    ;
; L1_HIGH                       ; 1                          ; Untyped                                                    ;
; G0_HIGH                       ; 1                          ; Untyped                                                    ;
; G1_HIGH                       ; 1                          ; Untyped                                                    ;
; G2_HIGH                       ; 1                          ; Untyped                                                    ;
; G3_HIGH                       ; 1                          ; Untyped                                                    ;
; E0_HIGH                       ; 1                          ; Untyped                                                    ;
; E1_HIGH                       ; 1                          ; Untyped                                                    ;
; E2_HIGH                       ; 1                          ; Untyped                                                    ;
; E3_HIGH                       ; 1                          ; Untyped                                                    ;
; L0_LOW                        ; 1                          ; Untyped                                                    ;
; L1_LOW                        ; 1                          ; Untyped                                                    ;
; G0_LOW                        ; 1                          ; Untyped                                                    ;
; G1_LOW                        ; 1                          ; Untyped                                                    ;
; G2_LOW                        ; 1                          ; Untyped                                                    ;
; G3_LOW                        ; 1                          ; Untyped                                                    ;
; E0_LOW                        ; 1                          ; Untyped                                                    ;
; E1_LOW                        ; 1                          ; Untyped                                                    ;
; E2_LOW                        ; 1                          ; Untyped                                                    ;
; E3_LOW                        ; 1                          ; Untyped                                                    ;
; L0_INITIAL                    ; 1                          ; Untyped                                                    ;
; L1_INITIAL                    ; 1                          ; Untyped                                                    ;
; G0_INITIAL                    ; 1                          ; Untyped                                                    ;
; G1_INITIAL                    ; 1                          ; Untyped                                                    ;
; G2_INITIAL                    ; 1                          ; Untyped                                                    ;
; G3_INITIAL                    ; 1                          ; Untyped                                                    ;
; E0_INITIAL                    ; 1                          ; Untyped                                                    ;
; E1_INITIAL                    ; 1                          ; Untyped                                                    ;
; E2_INITIAL                    ; 1                          ; Untyped                                                    ;
; E3_INITIAL                    ; 1                          ; Untyped                                                    ;
; L0_MODE                       ; BYPASS                     ; Untyped                                                    ;
; L1_MODE                       ; BYPASS                     ; Untyped                                                    ;
; G0_MODE                       ; BYPASS                     ; Untyped                                                    ;
; G1_MODE                       ; BYPASS                     ; Untyped                                                    ;
; G2_MODE                       ; BYPASS                     ; Untyped                                                    ;
; G3_MODE                       ; BYPASS                     ; Untyped                                                    ;
; E0_MODE                       ; BYPASS                     ; Untyped                                                    ;
; E1_MODE                       ; BYPASS                     ; Untyped                                                    ;
; E2_MODE                       ; BYPASS                     ; Untyped                                                    ;
; E3_MODE                       ; BYPASS                     ; Untyped                                                    ;
; L0_PH                         ; 0                          ; Untyped                                                    ;
; L1_PH                         ; 0                          ; Untyped                                                    ;
; G0_PH                         ; 0                          ; Untyped                                                    ;
; G1_PH                         ; 0                          ; Untyped                                                    ;
; G2_PH                         ; 0                          ; Untyped                                                    ;
; G3_PH                         ; 0                          ; Untyped                                                    ;
; E0_PH                         ; 0                          ; Untyped                                                    ;
; E1_PH                         ; 0                          ; Untyped                                                    ;
; E2_PH                         ; 0                          ; Untyped                                                    ;
; E3_PH                         ; 0                          ; Untyped                                                    ;
; M_PH                          ; 0                          ; Untyped                                                    ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                                                    ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                                                    ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                                                    ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                                                    ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                                                    ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                                                    ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                                                    ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                                                    ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                                                    ;
; CLK0_COUNTER                  ; G0                         ; Untyped                                                    ;
; CLK1_COUNTER                  ; G0                         ; Untyped                                                    ;
; CLK2_COUNTER                  ; G0                         ; Untyped                                                    ;
; CLK3_COUNTER                  ; G0                         ; Untyped                                                    ;
; CLK4_COUNTER                  ; G0                         ; Untyped                                                    ;
; CLK5_COUNTER                  ; G0                         ; Untyped                                                    ;
; CLK6_COUNTER                  ; E0                         ; Untyped                                                    ;
; CLK7_COUNTER                  ; E1                         ; Untyped                                                    ;
; CLK8_COUNTER                  ; E2                         ; Untyped                                                    ;
; CLK9_COUNTER                  ; E3                         ; Untyped                                                    ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                                                    ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                                                    ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                                                    ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                                                    ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                                                    ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                                                    ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                                                    ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                                                    ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                                                    ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                                                    ;
; M_TIME_DELAY                  ; 0                          ; Untyped                                                    ;
; N_TIME_DELAY                  ; 0                          ; Untyped                                                    ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                                                    ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                                                    ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                                                    ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                                                    ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                                                    ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                                                    ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                                                    ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                                                    ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                                                    ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                                                    ;
; VCO_POST_SCALE                ; 0                          ; Untyped                                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                                    ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                                                    ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                                                    ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                                                    ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                                                    ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                                                    ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                                                    ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                                                    ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                                                    ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                                                    ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                                                    ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                                                    ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                                                    ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                                                    ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                                                    ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                                                    ;
; CBXI_PARAMETER                ; DivByTwo_altpll            ; Untyped                                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                                                    ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                                                    ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                                                    ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                                             ;
+-------------------------------+----------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                    ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; Value                                                                           ;
+-------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                               ;
; Entity Instance               ; DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                          ;
;     -- PLL_TYPE               ; AUTO                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                               ;
; Entity Instance               ; grafic_gen:grafic_generator|DivByTwo:DivByTwo_inst|altpll:altpll_component      ;
;     -- OPERATION_MODE         ; NORMAL                                                                          ;
;     -- PLL_TYPE               ; AUTO                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                               ;
+-------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                       ;
; Entity Instance            ; DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                            ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; green_in      ; Input  ; Info     ; Stuck at GND                                                                        ;
; blue_in       ; Input  ; Info     ; Stuck at GND                                                                        ;
; current_x_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; current_y_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                         ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataUnit:dataFrontEnd|intADC:ADC1"                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; adc_pll_locked_export  ; Input  ; Info     ; Stuck at GND                                                                        ;
; command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; command_channel[4..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; command_channel[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; response_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataUnit:dataFrontEnd"                                                                                     ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; connected_to_command_ready  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; connected_to_response_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 121                         ;
; cycloneiii_ff         ; 106                         ;
;     CLR               ; 32                          ;
;     CLR SCLR          ; 31                          ;
;     ENA CLR           ; 43                          ;
; cycloneiii_io_obuf    ; 36                          ;
; cycloneiii_lcell_comb ; 163                         ;
;     arith             ; 60                          ;
;         2 data inputs ; 60                          ;
;     normal            ; 103                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 62                          ;
; cycloneiii_pll        ; 2                           ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Feb 26 14:24:25 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 2 design units, including 1 entities, in source file intadc/intadc/synthesis/intadc.vhd
    Info (12022): Found design unit 1: intADC-rtl File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/intADC.vhd Line: 28
    Info (12023): Found entity 1: intADC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/intADC.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file intadc/intadc/synthesis/submodules/intadc_modular_adc_0.v
    Info (12023): Found entity 1: intADC_modular_adc_0 File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/intADC_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file intadc/intadc/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file intadc/intadc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file intadc/intadc/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file intadc/intadc/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file intadc/intadc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file intadc/intadc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file vga_interface.vhd
    Info (12022): Found design unit 1: VGA_Interface-rtl File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/VGA_Interface.vhd Line: 33
    Info (12023): Found entity 1: VGA_Interface File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/VGA_Interface.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file io.vhd
    Info (12022): Found design unit 1: IO-rtl File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/IO.vhd Line: 41
    Info (12023): Found entity 1: IO File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/IO.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file grafic_gen.vhd
    Info (12022): Found design unit 1: grafic_gen-rtl File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 29
    Info (12023): Found entity 1: grafic_gen File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file de10_lite_const_pkg.vhd
    Info (12022): Found design unit 1: DE10_Lite_const_pkg File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE_const_pkg.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file de10_lite.vhd
    Info (12022): Found design unit 1: DE10_Lite-rtl File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 42
    Info (12023): Found entity 1: DE10_Lite File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file dataunit.vhd
    Info (12022): Found design unit 1: DataUnit-rtl File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DataUnit.vhd Line: 26
    Info (12023): Found entity 1: DataUnit File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DataUnit.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file divbytwo.vhd
    Info (12022): Found design unit 1: divbytwo-SYN File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DivByTwo.vhd Line: 52
    Info (12023): Found entity 1: DivByTwo File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DivByTwo.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file adc_clock_divider.vhd
    Info (12022): Found design unit 1: adc_clock_divider-SYN File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/ADC_clock_divider.vhd Line: 54
    Info (12023): Found entity 1: ADC_clock_divider File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/ADC_clock_divider.vhd Line: 43
Info (12127): Elaborating entity "DE10_LITE" for the top level hierarchy
Info (12128): Elaborating entity "DataUnit" for hierarchy "DataUnit:dataFrontEnd" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 110
Warning (10036): Verilog HDL or VHDL warning at DataUnit.vhd(57): object "ADC_clock_10_locked" assigned a value but never read File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DataUnit.vhd Line: 57
Warning (10492): VHDL Process Statement warning at DataUnit.vhd(98): signal "RESET_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DataUnit.vhd Line: 98
Info (12128): Elaborating entity "ADC_clock_divider" for hierarchy "DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DataUnit.vhd Line: 65
Info (12128): Elaborating entity "altpll" for hierarchy "DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider|altpll:altpll_component" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/ADC_clock_divider.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider|altpll:altpll_component" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/ADC_clock_divider.vhd Line: 141
Info (12133): Instantiated megafunction "DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider|altpll:altpll_component" with the following parameter: File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/ADC_clock_divider.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ADC_clock_divider"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/adc_clock_divider_altpll.v
    Info (12023): Found entity 1: ADC_clock_divider_altpll File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/adc_clock_divider_altpll.v Line: 31
Info (12128): Elaborating entity "ADC_clock_divider_altpll" for hierarchy "DataUnit:dataFrontEnd|ADC_clock_divider:ADC_CLK_divider|altpll:altpll_component|ADC_clock_divider_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "intADC" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DataUnit.vhd Line: 73
Info (12128): Elaborating entity "intADC_modular_adc_0" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/intADC.vhd Line: 53
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/intADC_modular_adc_0.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/intADC/intADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "grafic_gen" for hierarchy "grafic_gen:grafic_generator" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at grafic_gen.vhd(36): object "CURRENT_X" assigned a value but never read File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at grafic_gen.vhd(37): object "CURRENT_Y" assigned a value but never read File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 37
Warning (10492): VHDL Process Statement warning at grafic_gen.vhd(94): signal "RESET_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 94
Warning (10631): VHDL Process Statement warning at grafic_gen.vhd(91): inferring latch(es) for signal or variable "GREEN_out", which holds its previous value in one or more paths through the process File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 91
Warning (10631): VHDL Process Statement warning at grafic_gen.vhd(91): inferring latch(es) for signal or variable "BLUE_out", which holds its previous value in one or more paths through the process File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 91
Info (10041): Inferred latch for "BLUE_out[0]" at grafic_gen.vhd(91) File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 91
Info (10041): Inferred latch for "BLUE_out[1]" at grafic_gen.vhd(91) File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 91
Info (10041): Inferred latch for "BLUE_out[2]" at grafic_gen.vhd(91) File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 91
Info (10041): Inferred latch for "BLUE_out[3]" at grafic_gen.vhd(91) File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 91
Info (10041): Inferred latch for "GREEN_out[0]" at grafic_gen.vhd(91) File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 91
Info (10041): Inferred latch for "GREEN_out[1]" at grafic_gen.vhd(91) File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 91
Info (10041): Inferred latch for "GREEN_out[2]" at grafic_gen.vhd(91) File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 91
Info (10041): Inferred latch for "GREEN_out[3]" at grafic_gen.vhd(91) File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 91
Info (12128): Elaborating entity "DivByTwo" for hierarchy "grafic_gen:grafic_generator|DivByTwo:DivByTwo_inst" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 69
Info (12128): Elaborating entity "altpll" for hierarchy "grafic_gen:grafic_generator|DivByTwo:DivByTwo_inst|altpll:altpll_component" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DivByTwo.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "grafic_gen:grafic_generator|DivByTwo:DivByTwo_inst|altpll:altpll_component" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DivByTwo.vhd Line: 134
Info (12133): Instantiated megafunction "grafic_gen:grafic_generator|DivByTwo:DivByTwo_inst|altpll:altpll_component" with the following parameter: File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DivByTwo.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=DivByTwo"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/divbytwo_altpll.v
    Info (12023): Found entity 1: DivByTwo_altpll File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/divbytwo_altpll.v Line: 30
Info (12128): Elaborating entity "DivByTwo_altpll" for hierarchy "grafic_gen:grafic_generator|DivByTwo:DivByTwo_inst|altpll:altpll_component|DivByTwo_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "VGA_Interface" for hierarchy "grafic_gen:grafic_generator|VGA_Interface:VGA_Anschluss" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/grafic_gen.vhd Line: 74
Warning (10492): VHDL Process Statement warning at VGA_Interface.vhd(52): signal "RESET_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/VGA_Interface.vhd Line: 52
Warning (10492): VHDL Process Statement warning at VGA_Interface.vhd(133): signal "RESET_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/VGA_Interface.vhd Line: 133
Info (12128): Elaborating entity "IO" for hierarchy "IO:INandOUT" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 136
Warning (10540): VHDL Signal Declaration warning at IO.vhd(30): used explicit default value for signal "HEX3" because signal was never assigned a value File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/IO.vhd Line: 30
Warning (10540): VHDL Signal Declaration warning at IO.vhd(31): used explicit default value for signal "HEX4" because signal was never assigned a value File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/IO.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at IO.vhd(32): used explicit default value for signal "HEX5" because signal was never assigned a value File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/IO.vhd Line: 32
Warning (10873): Using initial value X (don't care) for net "LEDR[9..1]" at IO.vhd(24) File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/IO.vhd Line: 24
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "DataUnit:dataFrontEnd|intADC:ADC1|intADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/db/altsyncram_rqn1.tdf Line: 370
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 23
Info (13000): Registers with preset signals will power-up high File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/VGA_Interface.vhd Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 22
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 22
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 22
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 22
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 22
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 22
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 22
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 22
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 22
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 26
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 26
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 26
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 26
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 27
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 27
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 27
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 27
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 31
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 32
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 33
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 34
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 34
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 34
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 34
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 34
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 34
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 34
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 34
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 35
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 35
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 35
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 35
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 35
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 35
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 35
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 35
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 36
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 36
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 36
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 36
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 36
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 36
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 36
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 36
Info (286030): Timing-Driven Synthesis is running
Info (17049): 57 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 21
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.vhd Line: 21
Info (21057): Implemented 302 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 72 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 178 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings
    Info: Peak virtual memory: 4813 megabytes
    Info: Processing ended: Fri Feb 26 14:24:41 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Semesterprojekt/ProjectOsziFPGA/FPGA/intADC_Oszi/DE10_LITE.map.smsg.


