

================================================================
== Vivado HLS Report for 'StreamingMaxPool_Pre'
================================================================
* Date:           Mon Mar  1 07:33:31 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingMaxPool_Batch_1
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.296 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      277|      277| 2.770 us | 2.770 us |  277|  277|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        5|        5|         1|          -|          -|     5|    no    |
        |- Loop 2     |      270|      270|        54|          -|          -|     5|    no    |
        | + Loop 2.1  |       40|       40|         2|          2|          1|    20|    yes   |
        | + Loop 2.2  |       10|       10|         2|          -|          -|     5|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 3 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buf_0_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 11 'alloca' 'buf_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buf_1_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 12 'alloca' 'buf_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buf_2_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 13 'alloca' 'buf_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_3_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 14 'alloca' 'buf_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_4_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 15 'alloca' 'buf_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_5_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 16 'alloca' 'buf_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_6_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 17 'alloca' 'buf_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_7_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 18 'alloca' 'buf_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_8_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 19 'alloca' 'buf_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_9_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 20 'alloca' 'buf_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_10_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 21 'alloca' 'buf_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_11_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 22 'alloca' 'buf_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_12_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 23 'alloca' 'buf_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_13_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 24 'alloca' 'buf_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_14_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 25 'alloca' 'buf_14_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_15_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 26 'alloca' 'buf_15_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_16_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 27 'alloca' 'buf_16_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_17_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 28 'alloca' 'buf_17_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_18_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 29 'alloca' 'buf_18_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_19_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 30 'alloca' 'buf_19_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_20_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 31 'alloca' 'buf_20_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf_21_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 32 'alloca' 'buf_21_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_22_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 33 'alloca' 'buf_22_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_23_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 34 'alloca' 'buf_23_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_24_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 35 'alloca' 'buf_24_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf_25_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 36 'alloca' 'buf_25_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf_26_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 37 'alloca' 'buf_26_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf_27_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 38 'alloca' 'buf_27_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf_28_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 39 'alloca' 'buf_28_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf_29_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 40 'alloca' 'buf_29_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buf_30_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 41 'alloca' 'buf_30_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf_31_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 42 'alloca' 'buf_31_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf_32_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 43 'alloca' 'buf_32_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buf_33_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 44 'alloca' 'buf_33_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buf_34_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 45 'alloca' 'buf_34_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_35_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 46 'alloca' 'buf_35_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buf_36_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 47 'alloca' 'buf_36_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buf_37_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 48 'alloca' 'buf_37_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buf_38_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 49 'alloca' 'buf_38_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buf_39_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 50 'alloca' 'buf_39_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buf_40_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 51 'alloca' 'buf_40_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buf_41_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 52 'alloca' 'buf_41_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buf_42_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 53 'alloca' 'buf_42_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buf_43_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 54 'alloca' 'buf_43_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buf_44_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 55 'alloca' 'buf_44_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buf_45_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 56 'alloca' 'buf_45_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buf_46_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 57 'alloca' 'buf_46_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buf_47_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 58 'alloca' 'buf_47_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buf_48_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 59 'alloca' 'buf_48_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buf_49_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 60 'alloca' 'buf_49_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buf_50_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 61 'alloca' 'buf_50_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buf_51_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 62 'alloca' 'buf_51_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buf_52_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 63 'alloca' 'buf_52_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buf_53_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 64 'alloca' 'buf_53_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buf_54_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 65 'alloca' 'buf_54_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buf_55_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 66 'alloca' 'buf_55_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buf_56_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 67 'alloca' 'buf_56_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buf_57_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 68 'alloca' 'buf_57_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buf_58_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 69 'alloca' 'buf_58_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%buf_59_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 70 'alloca' 'buf_59_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buf_60_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 71 'alloca' 'buf_60_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buf_61_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 72 'alloca' 'buf_61_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buf_62_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 73 'alloca' 'buf_62_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buf_63_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 74 'alloca' 'buf_63_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%buf_64_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 75 'alloca' 'buf_64_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%buf_65_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 76 'alloca' 'buf_65_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%buf_66_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 77 'alloca' 'buf_66_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buf_67_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 78 'alloca' 'buf_67_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buf_68_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 79 'alloca' 'buf_68_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buf_69_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 80 'alloca' 'buf_69_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%buf_70_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 81 'alloca' 'buf_70_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buf_71_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 82 'alloca' 'buf_71_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buf_72_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 83 'alloca' 'buf_72_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%buf_73_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 84 'alloca' 'buf_73_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buf_74_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 85 'alloca' 'buf_74_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buf_75_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 86 'alloca' 'buf_75_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buf_76_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 87 'alloca' 'buf_76_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buf_77_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 88 'alloca' 'buf_77_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buf_78_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 89 'alloca' 'buf_78_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buf_79_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 90 'alloca' 'buf_79_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buf_80_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 91 'alloca' 'buf_80_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buf_81_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 92 'alloca' 'buf_81_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%buf_82_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 93 'alloca' 'buf_82_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buf_83_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 94 'alloca' 'buf_83_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%buf_84_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 95 'alloca' 'buf_84_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%buf_85_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 96 'alloca' 'buf_85_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buf_86_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 97 'alloca' 'buf_86_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buf_87_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 98 'alloca' 'buf_87_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%buf_88_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 99 'alloca' 'buf_88_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buf_89_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 100 'alloca' 'buf_89_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buf_90_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 101 'alloca' 'buf_90_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buf_91_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 102 'alloca' 'buf_91_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buf_92_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 103 'alloca' 'buf_92_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buf_93_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 104 'alloca' 'buf_93_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buf_94_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 105 'alloca' 'buf_94_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buf_95_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 106 'alloca' 'buf_95_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%buf_96_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 107 'alloca' 'buf_96_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%buf_97_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 108 'alloca' 'buf_97_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buf_98_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 109 'alloca' 'buf_98_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%buf_99_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 110 'alloca' 'buf_99_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%buf_100_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 111 'alloca' 'buf_100_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%buf_101_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 112 'alloca' 'buf_101_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%buf_102_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 113 'alloca' 'buf_102_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%buf_103_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 114 'alloca' 'buf_103_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%buf_104_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 115 'alloca' 'buf_104_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%buf_105_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 116 'alloca' 'buf_105_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%buf_106_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 117 'alloca' 'buf_106_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%buf_107_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 118 'alloca' 'buf_107_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%buf_108_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 119 'alloca' 'buf_108_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%buf_109_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 120 'alloca' 'buf_109_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%buf_110_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 121 'alloca' 'buf_110_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%buf_111_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 122 'alloca' 'buf_111_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%buf_112_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 123 'alloca' 'buf_112_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%buf_113_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 124 'alloca' 'buf_113_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%buf_114_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 125 'alloca' 'buf_114_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%buf_115_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 126 'alloca' 'buf_115_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%buf_116_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 127 'alloca' 'buf_116_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%buf_117_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 128 'alloca' 'buf_117_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%buf_118_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 129 'alloca' 'buf_118_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%buf_119_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 130 'alloca' 'buf_119_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%buf_120_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 131 'alloca' 'buf_120_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%buf_121_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 132 'alloca' 'buf_121_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%buf_122_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 133 'alloca' 'buf_122_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%buf_123_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 134 'alloca' 'buf_123_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%buf_124_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 135 'alloca' 'buf_124_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%buf_125_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 136 'alloca' 'buf_125_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%buf_126_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 137 'alloca' 'buf_126_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%buf_127_V = alloca [5 x i4], align 1" [/workspace/finn-hlslib/maxpool.h:143]   --->   Operation 138 'alloca' 'buf_127_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_1 : Operation 139 [1/1] (1.76ns)   --->   "br label %1" [/workspace/finn-hlslib/maxpool.h:145]   --->   Operation 139 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.preheader114.preheader ]"   --->   Operation 140 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.13ns)   --->   "%icmp_ln145 = icmp eq i3 %i_0, -3" [/workspace/finn-hlslib/maxpool.h:145]   --->   Operation 141 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 142 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [/workspace/finn-hlslib/maxpool.h:145]   --->   Operation 143 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %.preheader113.preheader, label %.preheader114.preheader" [/workspace/finn-hlslib/maxpool.h:145]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i3 %i_0 to i64" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 145 'zext' 'zext_ln148' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr [5 x i4]* %buf_0_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 146 'getelementptr' 'buf_0_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_0_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 147 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr [5 x i4]* %buf_1_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 148 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_1_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 149 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr [5 x i4]* %buf_2_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 150 'getelementptr' 'buf_2_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_2_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 151 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%buf_3_V_addr = getelementptr [5 x i4]* %buf_3_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 152 'getelementptr' 'buf_3_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_3_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 153 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%buf_4_V_addr = getelementptr [5 x i4]* %buf_4_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 154 'getelementptr' 'buf_4_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_4_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 155 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%buf_5_V_addr = getelementptr [5 x i4]* %buf_5_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 156 'getelementptr' 'buf_5_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_5_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 157 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%buf_6_V_addr = getelementptr [5 x i4]* %buf_6_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 158 'getelementptr' 'buf_6_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_6_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 159 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%buf_7_V_addr = getelementptr [5 x i4]* %buf_7_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 160 'getelementptr' 'buf_7_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_7_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 161 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%buf_8_V_addr = getelementptr [5 x i4]* %buf_8_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 162 'getelementptr' 'buf_8_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_8_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 163 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%buf_9_V_addr = getelementptr [5 x i4]* %buf_9_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 164 'getelementptr' 'buf_9_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_9_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 165 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%buf_10_V_addr = getelementptr [5 x i4]* %buf_10_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 166 'getelementptr' 'buf_10_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_10_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 167 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%buf_11_V_addr = getelementptr [5 x i4]* %buf_11_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 168 'getelementptr' 'buf_11_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_11_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 169 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%buf_12_V_addr = getelementptr [5 x i4]* %buf_12_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 170 'getelementptr' 'buf_12_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_12_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 171 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%buf_13_V_addr = getelementptr [5 x i4]* %buf_13_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 172 'getelementptr' 'buf_13_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_13_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 173 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%buf_14_V_addr = getelementptr [5 x i4]* %buf_14_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 174 'getelementptr' 'buf_14_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_14_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 175 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%buf_15_V_addr = getelementptr [5 x i4]* %buf_15_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 176 'getelementptr' 'buf_15_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_15_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 177 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%buf_16_V_addr = getelementptr [5 x i4]* %buf_16_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 178 'getelementptr' 'buf_16_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_16_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 179 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%buf_17_V_addr = getelementptr [5 x i4]* %buf_17_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 180 'getelementptr' 'buf_17_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_17_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 181 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%buf_18_V_addr = getelementptr [5 x i4]* %buf_18_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 182 'getelementptr' 'buf_18_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_18_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 183 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%buf_19_V_addr = getelementptr [5 x i4]* %buf_19_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 184 'getelementptr' 'buf_19_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_19_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 185 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%buf_20_V_addr = getelementptr [5 x i4]* %buf_20_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 186 'getelementptr' 'buf_20_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_20_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 187 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%buf_21_V_addr = getelementptr [5 x i4]* %buf_21_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 188 'getelementptr' 'buf_21_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_21_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 189 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%buf_22_V_addr = getelementptr [5 x i4]* %buf_22_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 190 'getelementptr' 'buf_22_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_22_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 191 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%buf_23_V_addr = getelementptr [5 x i4]* %buf_23_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 192 'getelementptr' 'buf_23_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_23_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 193 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%buf_24_V_addr = getelementptr [5 x i4]* %buf_24_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 194 'getelementptr' 'buf_24_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_24_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 195 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%buf_25_V_addr = getelementptr [5 x i4]* %buf_25_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 196 'getelementptr' 'buf_25_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_25_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 197 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%buf_26_V_addr = getelementptr [5 x i4]* %buf_26_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 198 'getelementptr' 'buf_26_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_26_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 199 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%buf_27_V_addr = getelementptr [5 x i4]* %buf_27_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 200 'getelementptr' 'buf_27_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_27_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 201 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%buf_28_V_addr = getelementptr [5 x i4]* %buf_28_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 202 'getelementptr' 'buf_28_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_28_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 203 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%buf_29_V_addr = getelementptr [5 x i4]* %buf_29_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 204 'getelementptr' 'buf_29_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_29_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 205 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%buf_30_V_addr = getelementptr [5 x i4]* %buf_30_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 206 'getelementptr' 'buf_30_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_30_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 207 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%buf_31_V_addr = getelementptr [5 x i4]* %buf_31_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 208 'getelementptr' 'buf_31_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_31_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 209 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%buf_32_V_addr = getelementptr [5 x i4]* %buf_32_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 210 'getelementptr' 'buf_32_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_32_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 211 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%buf_33_V_addr = getelementptr [5 x i4]* %buf_33_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 212 'getelementptr' 'buf_33_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_33_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 213 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%buf_34_V_addr = getelementptr [5 x i4]* %buf_34_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 214 'getelementptr' 'buf_34_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_34_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 215 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%buf_35_V_addr = getelementptr [5 x i4]* %buf_35_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 216 'getelementptr' 'buf_35_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_35_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 217 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%buf_36_V_addr = getelementptr [5 x i4]* %buf_36_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 218 'getelementptr' 'buf_36_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_36_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 219 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%buf_37_V_addr = getelementptr [5 x i4]* %buf_37_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 220 'getelementptr' 'buf_37_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_37_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 221 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%buf_38_V_addr = getelementptr [5 x i4]* %buf_38_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 222 'getelementptr' 'buf_38_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_38_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 223 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%buf_39_V_addr = getelementptr [5 x i4]* %buf_39_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 224 'getelementptr' 'buf_39_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_39_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 225 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%buf_40_V_addr = getelementptr [5 x i4]* %buf_40_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 226 'getelementptr' 'buf_40_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_40_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 227 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%buf_41_V_addr = getelementptr [5 x i4]* %buf_41_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 228 'getelementptr' 'buf_41_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_41_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 229 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%buf_42_V_addr = getelementptr [5 x i4]* %buf_42_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 230 'getelementptr' 'buf_42_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_42_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 231 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%buf_43_V_addr = getelementptr [5 x i4]* %buf_43_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 232 'getelementptr' 'buf_43_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_43_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 233 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%buf_44_V_addr = getelementptr [5 x i4]* %buf_44_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 234 'getelementptr' 'buf_44_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_44_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 235 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%buf_45_V_addr = getelementptr [5 x i4]* %buf_45_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 236 'getelementptr' 'buf_45_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_45_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 237 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%buf_46_V_addr = getelementptr [5 x i4]* %buf_46_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 238 'getelementptr' 'buf_46_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_46_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 239 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%buf_47_V_addr = getelementptr [5 x i4]* %buf_47_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 240 'getelementptr' 'buf_47_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_47_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 241 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%buf_48_V_addr = getelementptr [5 x i4]* %buf_48_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 242 'getelementptr' 'buf_48_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_48_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 243 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%buf_49_V_addr = getelementptr [5 x i4]* %buf_49_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 244 'getelementptr' 'buf_49_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_49_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 245 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%buf_50_V_addr = getelementptr [5 x i4]* %buf_50_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 246 'getelementptr' 'buf_50_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_50_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 247 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%buf_51_V_addr = getelementptr [5 x i4]* %buf_51_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 248 'getelementptr' 'buf_51_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_51_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 249 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%buf_52_V_addr = getelementptr [5 x i4]* %buf_52_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 250 'getelementptr' 'buf_52_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_52_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 251 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%buf_53_V_addr = getelementptr [5 x i4]* %buf_53_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 252 'getelementptr' 'buf_53_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_53_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 253 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%buf_54_V_addr = getelementptr [5 x i4]* %buf_54_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 254 'getelementptr' 'buf_54_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_54_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 255 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%buf_55_V_addr = getelementptr [5 x i4]* %buf_55_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 256 'getelementptr' 'buf_55_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_55_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 257 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%buf_56_V_addr = getelementptr [5 x i4]* %buf_56_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 258 'getelementptr' 'buf_56_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_56_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 259 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%buf_57_V_addr = getelementptr [5 x i4]* %buf_57_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 260 'getelementptr' 'buf_57_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_57_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 261 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%buf_58_V_addr = getelementptr [5 x i4]* %buf_58_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 262 'getelementptr' 'buf_58_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_58_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 263 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%buf_59_V_addr = getelementptr [5 x i4]* %buf_59_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 264 'getelementptr' 'buf_59_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_59_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 265 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%buf_60_V_addr = getelementptr [5 x i4]* %buf_60_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 266 'getelementptr' 'buf_60_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_60_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 267 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%buf_61_V_addr = getelementptr [5 x i4]* %buf_61_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 268 'getelementptr' 'buf_61_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_61_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 269 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%buf_62_V_addr = getelementptr [5 x i4]* %buf_62_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 270 'getelementptr' 'buf_62_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_62_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 271 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%buf_63_V_addr = getelementptr [5 x i4]* %buf_63_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 272 'getelementptr' 'buf_63_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_63_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 273 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%buf_64_V_addr = getelementptr [5 x i4]* %buf_64_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 274 'getelementptr' 'buf_64_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_64_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 275 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%buf_65_V_addr = getelementptr [5 x i4]* %buf_65_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 276 'getelementptr' 'buf_65_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_65_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 277 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%buf_66_V_addr = getelementptr [5 x i4]* %buf_66_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 278 'getelementptr' 'buf_66_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_66_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 279 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%buf_67_V_addr = getelementptr [5 x i4]* %buf_67_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 280 'getelementptr' 'buf_67_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_67_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 281 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%buf_68_V_addr = getelementptr [5 x i4]* %buf_68_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 282 'getelementptr' 'buf_68_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_68_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 283 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%buf_69_V_addr = getelementptr [5 x i4]* %buf_69_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 284 'getelementptr' 'buf_69_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_69_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 285 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%buf_70_V_addr = getelementptr [5 x i4]* %buf_70_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 286 'getelementptr' 'buf_70_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_70_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 287 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%buf_71_V_addr = getelementptr [5 x i4]* %buf_71_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 288 'getelementptr' 'buf_71_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_71_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 289 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%buf_72_V_addr = getelementptr [5 x i4]* %buf_72_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 290 'getelementptr' 'buf_72_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_72_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 291 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%buf_73_V_addr = getelementptr [5 x i4]* %buf_73_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 292 'getelementptr' 'buf_73_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_73_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 293 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%buf_74_V_addr = getelementptr [5 x i4]* %buf_74_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 294 'getelementptr' 'buf_74_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_74_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 295 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%buf_75_V_addr = getelementptr [5 x i4]* %buf_75_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 296 'getelementptr' 'buf_75_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_75_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 297 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%buf_76_V_addr = getelementptr [5 x i4]* %buf_76_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 298 'getelementptr' 'buf_76_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_76_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 299 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%buf_77_V_addr = getelementptr [5 x i4]* %buf_77_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 300 'getelementptr' 'buf_77_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_77_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 301 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%buf_78_V_addr = getelementptr [5 x i4]* %buf_78_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 302 'getelementptr' 'buf_78_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_78_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 303 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%buf_79_V_addr = getelementptr [5 x i4]* %buf_79_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 304 'getelementptr' 'buf_79_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_79_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 305 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%buf_80_V_addr = getelementptr [5 x i4]* %buf_80_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 306 'getelementptr' 'buf_80_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_80_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 307 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%buf_81_V_addr = getelementptr [5 x i4]* %buf_81_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 308 'getelementptr' 'buf_81_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_81_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 309 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%buf_82_V_addr = getelementptr [5 x i4]* %buf_82_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 310 'getelementptr' 'buf_82_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_82_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 311 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%buf_83_V_addr = getelementptr [5 x i4]* %buf_83_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 312 'getelementptr' 'buf_83_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_83_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 313 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%buf_84_V_addr = getelementptr [5 x i4]* %buf_84_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 314 'getelementptr' 'buf_84_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_84_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 315 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%buf_85_V_addr = getelementptr [5 x i4]* %buf_85_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 316 'getelementptr' 'buf_85_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_85_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 317 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%buf_86_V_addr = getelementptr [5 x i4]* %buf_86_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 318 'getelementptr' 'buf_86_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_86_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 319 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%buf_87_V_addr = getelementptr [5 x i4]* %buf_87_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 320 'getelementptr' 'buf_87_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_87_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 321 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%buf_88_V_addr = getelementptr [5 x i4]* %buf_88_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 322 'getelementptr' 'buf_88_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_88_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 323 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%buf_89_V_addr = getelementptr [5 x i4]* %buf_89_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 324 'getelementptr' 'buf_89_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_89_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 325 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%buf_90_V_addr = getelementptr [5 x i4]* %buf_90_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 326 'getelementptr' 'buf_90_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_90_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 327 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%buf_91_V_addr = getelementptr [5 x i4]* %buf_91_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 328 'getelementptr' 'buf_91_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_91_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 329 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%buf_92_V_addr = getelementptr [5 x i4]* %buf_92_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 330 'getelementptr' 'buf_92_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_92_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 331 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%buf_93_V_addr = getelementptr [5 x i4]* %buf_93_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 332 'getelementptr' 'buf_93_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_93_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 333 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%buf_94_V_addr = getelementptr [5 x i4]* %buf_94_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 334 'getelementptr' 'buf_94_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_94_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 335 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%buf_95_V_addr = getelementptr [5 x i4]* %buf_95_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 336 'getelementptr' 'buf_95_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_95_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 337 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%buf_96_V_addr = getelementptr [5 x i4]* %buf_96_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 338 'getelementptr' 'buf_96_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_96_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 339 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%buf_97_V_addr = getelementptr [5 x i4]* %buf_97_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 340 'getelementptr' 'buf_97_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_97_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 341 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%buf_98_V_addr = getelementptr [5 x i4]* %buf_98_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 342 'getelementptr' 'buf_98_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_98_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 343 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%buf_99_V_addr = getelementptr [5 x i4]* %buf_99_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 344 'getelementptr' 'buf_99_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_99_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 345 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%buf_100_V_addr = getelementptr [5 x i4]* %buf_100_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 346 'getelementptr' 'buf_100_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_100_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 347 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%buf_101_V_addr = getelementptr [5 x i4]* %buf_101_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 348 'getelementptr' 'buf_101_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_101_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 349 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%buf_102_V_addr = getelementptr [5 x i4]* %buf_102_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 350 'getelementptr' 'buf_102_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_102_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 351 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%buf_103_V_addr = getelementptr [5 x i4]* %buf_103_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 352 'getelementptr' 'buf_103_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_103_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 353 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%buf_104_V_addr = getelementptr [5 x i4]* %buf_104_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 354 'getelementptr' 'buf_104_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_104_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 355 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%buf_105_V_addr = getelementptr [5 x i4]* %buf_105_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 356 'getelementptr' 'buf_105_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_105_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 357 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%buf_106_V_addr = getelementptr [5 x i4]* %buf_106_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 358 'getelementptr' 'buf_106_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_106_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 359 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%buf_107_V_addr = getelementptr [5 x i4]* %buf_107_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 360 'getelementptr' 'buf_107_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_107_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 361 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%buf_108_V_addr = getelementptr [5 x i4]* %buf_108_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 362 'getelementptr' 'buf_108_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_108_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 363 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%buf_109_V_addr = getelementptr [5 x i4]* %buf_109_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 364 'getelementptr' 'buf_109_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_109_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 365 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%buf_110_V_addr = getelementptr [5 x i4]* %buf_110_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 366 'getelementptr' 'buf_110_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_110_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 367 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%buf_111_V_addr = getelementptr [5 x i4]* %buf_111_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 368 'getelementptr' 'buf_111_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_111_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 369 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%buf_112_V_addr = getelementptr [5 x i4]* %buf_112_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 370 'getelementptr' 'buf_112_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_112_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 371 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%buf_113_V_addr = getelementptr [5 x i4]* %buf_113_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 372 'getelementptr' 'buf_113_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_113_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 373 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%buf_114_V_addr = getelementptr [5 x i4]* %buf_114_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 374 'getelementptr' 'buf_114_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_114_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 375 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%buf_115_V_addr = getelementptr [5 x i4]* %buf_115_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 376 'getelementptr' 'buf_115_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_115_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 377 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%buf_116_V_addr = getelementptr [5 x i4]* %buf_116_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 378 'getelementptr' 'buf_116_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_116_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 379 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%buf_117_V_addr = getelementptr [5 x i4]* %buf_117_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 380 'getelementptr' 'buf_117_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_117_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 381 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%buf_118_V_addr = getelementptr [5 x i4]* %buf_118_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 382 'getelementptr' 'buf_118_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_118_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 383 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%buf_119_V_addr = getelementptr [5 x i4]* %buf_119_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 384 'getelementptr' 'buf_119_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_119_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 385 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%buf_120_V_addr = getelementptr [5 x i4]* %buf_120_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 386 'getelementptr' 'buf_120_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_120_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 387 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%buf_121_V_addr = getelementptr [5 x i4]* %buf_121_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 388 'getelementptr' 'buf_121_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_121_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 389 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%buf_122_V_addr = getelementptr [5 x i4]* %buf_122_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 390 'getelementptr' 'buf_122_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_122_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 391 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%buf_123_V_addr = getelementptr [5 x i4]* %buf_123_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 392 'getelementptr' 'buf_123_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_123_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 393 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%buf_124_V_addr = getelementptr [5 x i4]* %buf_124_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 394 'getelementptr' 'buf_124_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_124_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 395 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%buf_125_V_addr = getelementptr [5 x i4]* %buf_125_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 396 'getelementptr' 'buf_125_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_125_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 397 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%buf_126_V_addr = getelementptr [5 x i4]* %buf_126_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 398 'getelementptr' 'buf_126_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_126_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 399 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%buf_127_V_addr = getelementptr [5 x i4]* %buf_127_V, i64 0, i64 %zext_ln148" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 400 'getelementptr' 'buf_127_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_127_V_addr, align 1" [/workspace/finn-hlslib/maxpool.h:148]   --->   Operation 401 'store' <Predicate = (!icmp_ln145)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "br label %1" [/workspace/finn-hlslib/maxpool.h:145]   --->   Operation 402 'br' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (1.76ns)   --->   "br label %.preheader113" [/workspace/finn-hlslib/maxpool.h:152]   --->   Operation 403 'br' <Predicate = (icmp_ln145)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%yp_0 = phi i3 [ %yp, %.preheader113.loopexit ], [ 0, %.preheader113.preheader ]"   --->   Operation 404 'phi' 'yp_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (1.13ns)   --->   "%icmp_ln152 = icmp eq i3 %yp_0, -3" [/workspace/finn-hlslib/maxpool.h:152]   --->   Operation 405 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%empty_513 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 406 'speclooptripcount' 'empty_513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (1.65ns)   --->   "%yp = add i3 %yp_0, 1" [/workspace/finn-hlslib/maxpool.h:152]   --->   Operation 407 'add' 'yp' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "br i1 %icmp_ln152, label %130, label %.preheader110.preheader" [/workspace/finn-hlslib/maxpool.h:152]   --->   Operation 408 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (1.76ns)   --->   "br label %.preheader110" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 409 'br' <Predicate = (!icmp_ln152)> <Delay = 1.76>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/maxpool.h:184]   --->   Operation 410 'ret' <Predicate = (icmp_ln152)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%indvar_flatten269 = phi i5 [ %add_ln153, %hls_label_1_end ], [ 0, %.preheader110.preheader ]" [/workspace/finn-hlslib/maxpool.h:153]   --->   Operation 411 'phi' 'indvar_flatten269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ %select_ln154_1, %hls_label_1_end ], [ 0, %.preheader110.preheader ]" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 412 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%xp_0 = phi i3 [ %select_ln164, %hls_label_1_end ], [ 0, %.preheader110.preheader ]" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 413 'phi' 'xp_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%kx_0 = phi i2 [ %kx, %hls_label_1_end ], [ 0, %.preheader110.preheader ]"   --->   Operation 414 'phi' 'kx_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (1.36ns)   --->   "%icmp_ln153 = icmp eq i5 %indvar_flatten269, -12" [/workspace/finn-hlslib/maxpool.h:153]   --->   Operation 415 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (1.78ns)   --->   "%add_ln153 = add i5 %indvar_flatten269, 1" [/workspace/finn-hlslib/maxpool.h:153]   --->   Operation 416 'add' 'add_ln153' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %.preheader109.preheader, label %hls_label_1_begin" [/workspace/finn-hlslib/maxpool.h:153]   --->   Operation 417 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (1.36ns)   --->   "%icmp_ln154 = icmp eq i5 %indvar_flatten, 10" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 418 'icmp' 'icmp_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.98ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i3 0, i3 %xp_0" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 419 'select' 'select_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%xor_ln154 = xor i1 %icmp_ln154, true" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 420 'xor' 'xor_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.95ns)   --->   "%icmp_ln156 = icmp eq i2 %kx_0, -2" [/workspace/finn-hlslib/maxpool.h:156]   --->   Operation 421 'icmp' 'icmp_ln156' <Predicate = (!icmp_ln153)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln154 = and i1 %icmp_ln156, %xor_ln154" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 422 'and' 'and_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (1.65ns)   --->   "%xp = add i3 1, %select_ln154" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 423 'add' 'xp' <Predicate = (!icmp_ln153)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.98ns)   --->   "%select_ln164 = select i1 %and_ln154, i3 %xp, i3 %select_ln154" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 424 'select' 'select_ln164' <Predicate = (!icmp_ln153)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i3 %select_ln164 to i64" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 425 'zext' 'zext_ln164' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [/workspace/finn-hlslib/maxpool.h:156]   --->   Operation 426 'specregionbegin' 'tmp' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr [5 x i4]* %buf_0_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 427 'getelementptr' 'buf_0_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 428 [2/2] (2.32ns)   --->   "%buf_0_V_load_1 = load i4* %buf_0_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 428 'load' 'buf_0_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr [5 x i4]* %buf_1_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 429 'getelementptr' 'buf_1_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 430 [2/2] (2.32ns)   --->   "%buf_1_V_load_1 = load i4* %buf_1_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 430 'load' 'buf_1_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%buf_2_V_addr_2 = getelementptr [5 x i4]* %buf_2_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 431 'getelementptr' 'buf_2_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 432 [2/2] (2.32ns)   --->   "%buf_2_V_load_1 = load i4* %buf_2_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 432 'load' 'buf_2_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%buf_3_V_addr_2 = getelementptr [5 x i4]* %buf_3_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 433 'getelementptr' 'buf_3_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 434 [2/2] (2.32ns)   --->   "%buf_3_V_load_1 = load i4* %buf_3_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 434 'load' 'buf_3_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%buf_4_V_addr_2 = getelementptr [5 x i4]* %buf_4_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 435 'getelementptr' 'buf_4_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 436 [2/2] (2.32ns)   --->   "%buf_4_V_load_1 = load i4* %buf_4_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 436 'load' 'buf_4_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%buf_5_V_addr_2 = getelementptr [5 x i4]* %buf_5_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 437 'getelementptr' 'buf_5_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 438 [2/2] (2.32ns)   --->   "%buf_5_V_load_1 = load i4* %buf_5_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 438 'load' 'buf_5_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%buf_6_V_addr_2 = getelementptr [5 x i4]* %buf_6_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 439 'getelementptr' 'buf_6_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 440 [2/2] (2.32ns)   --->   "%buf_6_V_load_1 = load i4* %buf_6_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 440 'load' 'buf_6_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%buf_7_V_addr_2 = getelementptr [5 x i4]* %buf_7_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 441 'getelementptr' 'buf_7_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 442 [2/2] (2.32ns)   --->   "%buf_7_V_load_1 = load i4* %buf_7_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 442 'load' 'buf_7_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%buf_8_V_addr_2 = getelementptr [5 x i4]* %buf_8_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 443 'getelementptr' 'buf_8_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 444 [2/2] (2.32ns)   --->   "%buf_8_V_load_1 = load i4* %buf_8_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 444 'load' 'buf_8_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%buf_9_V_addr_2 = getelementptr [5 x i4]* %buf_9_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 445 'getelementptr' 'buf_9_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 446 [2/2] (2.32ns)   --->   "%buf_9_V_load_1 = load i4* %buf_9_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 446 'load' 'buf_9_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%buf_10_V_addr_2 = getelementptr [5 x i4]* %buf_10_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 447 'getelementptr' 'buf_10_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 448 [2/2] (2.32ns)   --->   "%buf_10_V_load_1 = load i4* %buf_10_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 448 'load' 'buf_10_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%buf_11_V_addr_2 = getelementptr [5 x i4]* %buf_11_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 449 'getelementptr' 'buf_11_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 450 [2/2] (2.32ns)   --->   "%buf_11_V_load_1 = load i4* %buf_11_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 450 'load' 'buf_11_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%buf_12_V_addr_2 = getelementptr [5 x i4]* %buf_12_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 451 'getelementptr' 'buf_12_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 452 [2/2] (2.32ns)   --->   "%buf_12_V_load_1 = load i4* %buf_12_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 452 'load' 'buf_12_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 453 [1/1] (0.00ns)   --->   "%buf_13_V_addr_2 = getelementptr [5 x i4]* %buf_13_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 453 'getelementptr' 'buf_13_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 454 [2/2] (2.32ns)   --->   "%buf_13_V_load_1 = load i4* %buf_13_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 454 'load' 'buf_13_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%buf_14_V_addr_2 = getelementptr [5 x i4]* %buf_14_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 455 'getelementptr' 'buf_14_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 456 [2/2] (2.32ns)   --->   "%buf_14_V_load_1 = load i4* %buf_14_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 456 'load' 'buf_14_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%buf_15_V_addr_2 = getelementptr [5 x i4]* %buf_15_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 457 'getelementptr' 'buf_15_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 458 [2/2] (2.32ns)   --->   "%buf_15_V_load_1 = load i4* %buf_15_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 458 'load' 'buf_15_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%buf_16_V_addr_2 = getelementptr [5 x i4]* %buf_16_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 459 'getelementptr' 'buf_16_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 460 [2/2] (2.32ns)   --->   "%buf_16_V_load_1 = load i4* %buf_16_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 460 'load' 'buf_16_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%buf_17_V_addr_2 = getelementptr [5 x i4]* %buf_17_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 461 'getelementptr' 'buf_17_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 462 [2/2] (2.32ns)   --->   "%buf_17_V_load_1 = load i4* %buf_17_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 462 'load' 'buf_17_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "%buf_18_V_addr_2 = getelementptr [5 x i4]* %buf_18_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 463 'getelementptr' 'buf_18_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 464 [2/2] (2.32ns)   --->   "%buf_18_V_load_1 = load i4* %buf_18_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 464 'load' 'buf_18_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%buf_19_V_addr_2 = getelementptr [5 x i4]* %buf_19_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 465 'getelementptr' 'buf_19_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 466 [2/2] (2.32ns)   --->   "%buf_19_V_load_1 = load i4* %buf_19_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 466 'load' 'buf_19_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%buf_20_V_addr_2 = getelementptr [5 x i4]* %buf_20_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 467 'getelementptr' 'buf_20_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 468 [2/2] (2.32ns)   --->   "%buf_20_V_load_1 = load i4* %buf_20_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 468 'load' 'buf_20_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%buf_21_V_addr_2 = getelementptr [5 x i4]* %buf_21_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 469 'getelementptr' 'buf_21_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 470 [2/2] (2.32ns)   --->   "%buf_21_V_load_1 = load i4* %buf_21_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 470 'load' 'buf_21_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%buf_22_V_addr_2 = getelementptr [5 x i4]* %buf_22_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 471 'getelementptr' 'buf_22_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 472 [2/2] (2.32ns)   --->   "%buf_22_V_load_1 = load i4* %buf_22_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 472 'load' 'buf_22_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%buf_23_V_addr_2 = getelementptr [5 x i4]* %buf_23_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 473 'getelementptr' 'buf_23_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 474 [2/2] (2.32ns)   --->   "%buf_23_V_load_1 = load i4* %buf_23_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 474 'load' 'buf_23_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%buf_24_V_addr_2 = getelementptr [5 x i4]* %buf_24_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 475 'getelementptr' 'buf_24_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 476 [2/2] (2.32ns)   --->   "%buf_24_V_load_1 = load i4* %buf_24_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 476 'load' 'buf_24_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%buf_25_V_addr_2 = getelementptr [5 x i4]* %buf_25_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 477 'getelementptr' 'buf_25_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 478 [2/2] (2.32ns)   --->   "%buf_25_V_load_1 = load i4* %buf_25_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 478 'load' 'buf_25_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%buf_26_V_addr_2 = getelementptr [5 x i4]* %buf_26_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 479 'getelementptr' 'buf_26_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 480 [2/2] (2.32ns)   --->   "%buf_26_V_load_1 = load i4* %buf_26_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 480 'load' 'buf_26_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%buf_27_V_addr_2 = getelementptr [5 x i4]* %buf_27_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 481 'getelementptr' 'buf_27_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 482 [2/2] (2.32ns)   --->   "%buf_27_V_load_1 = load i4* %buf_27_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 482 'load' 'buf_27_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%buf_28_V_addr_2 = getelementptr [5 x i4]* %buf_28_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 483 'getelementptr' 'buf_28_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 484 [2/2] (2.32ns)   --->   "%buf_28_V_load_1 = load i4* %buf_28_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 484 'load' 'buf_28_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%buf_29_V_addr_2 = getelementptr [5 x i4]* %buf_29_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 485 'getelementptr' 'buf_29_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 486 [2/2] (2.32ns)   --->   "%buf_29_V_load_1 = load i4* %buf_29_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 486 'load' 'buf_29_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%buf_30_V_addr_2 = getelementptr [5 x i4]* %buf_30_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 487 'getelementptr' 'buf_30_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 488 [2/2] (2.32ns)   --->   "%buf_30_V_load_1 = load i4* %buf_30_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 488 'load' 'buf_30_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%buf_31_V_addr_2 = getelementptr [5 x i4]* %buf_31_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 489 'getelementptr' 'buf_31_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 490 [2/2] (2.32ns)   --->   "%buf_31_V_load_1 = load i4* %buf_31_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 490 'load' 'buf_31_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%buf_32_V_addr_2 = getelementptr [5 x i4]* %buf_32_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 491 'getelementptr' 'buf_32_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 492 [2/2] (2.32ns)   --->   "%buf_32_V_load_1 = load i4* %buf_32_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 492 'load' 'buf_32_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%buf_33_V_addr_2 = getelementptr [5 x i4]* %buf_33_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 493 'getelementptr' 'buf_33_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 494 [2/2] (2.32ns)   --->   "%buf_33_V_load_1 = load i4* %buf_33_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 494 'load' 'buf_33_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%buf_34_V_addr_2 = getelementptr [5 x i4]* %buf_34_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 495 'getelementptr' 'buf_34_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 496 [2/2] (2.32ns)   --->   "%buf_34_V_load_1 = load i4* %buf_34_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 496 'load' 'buf_34_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%buf_35_V_addr_2 = getelementptr [5 x i4]* %buf_35_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 497 'getelementptr' 'buf_35_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 498 [2/2] (2.32ns)   --->   "%buf_35_V_load_1 = load i4* %buf_35_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 498 'load' 'buf_35_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%buf_36_V_addr_2 = getelementptr [5 x i4]* %buf_36_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 499 'getelementptr' 'buf_36_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 500 [2/2] (2.32ns)   --->   "%buf_36_V_load_1 = load i4* %buf_36_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 500 'load' 'buf_36_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%buf_37_V_addr_2 = getelementptr [5 x i4]* %buf_37_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 501 'getelementptr' 'buf_37_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 502 [2/2] (2.32ns)   --->   "%buf_37_V_load_1 = load i4* %buf_37_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 502 'load' 'buf_37_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%buf_38_V_addr_2 = getelementptr [5 x i4]* %buf_38_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 503 'getelementptr' 'buf_38_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 504 [2/2] (2.32ns)   --->   "%buf_38_V_load_1 = load i4* %buf_38_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 504 'load' 'buf_38_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%buf_39_V_addr_2 = getelementptr [5 x i4]* %buf_39_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 505 'getelementptr' 'buf_39_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 506 [2/2] (2.32ns)   --->   "%buf_39_V_load_1 = load i4* %buf_39_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 506 'load' 'buf_39_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%buf_40_V_addr_2 = getelementptr [5 x i4]* %buf_40_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 507 'getelementptr' 'buf_40_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 508 [2/2] (2.32ns)   --->   "%buf_40_V_load_1 = load i4* %buf_40_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 508 'load' 'buf_40_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%buf_41_V_addr_2 = getelementptr [5 x i4]* %buf_41_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 509 'getelementptr' 'buf_41_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 510 [2/2] (2.32ns)   --->   "%buf_41_V_load_1 = load i4* %buf_41_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 510 'load' 'buf_41_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%buf_42_V_addr_2 = getelementptr [5 x i4]* %buf_42_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 511 'getelementptr' 'buf_42_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 512 [2/2] (2.32ns)   --->   "%buf_42_V_load_1 = load i4* %buf_42_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 512 'load' 'buf_42_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%buf_43_V_addr_2 = getelementptr [5 x i4]* %buf_43_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 513 'getelementptr' 'buf_43_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 514 [2/2] (2.32ns)   --->   "%buf_43_V_load_1 = load i4* %buf_43_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 514 'load' 'buf_43_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%buf_44_V_addr_2 = getelementptr [5 x i4]* %buf_44_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 515 'getelementptr' 'buf_44_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 516 [2/2] (2.32ns)   --->   "%buf_44_V_load_1 = load i4* %buf_44_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 516 'load' 'buf_44_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%buf_45_V_addr_2 = getelementptr [5 x i4]* %buf_45_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 517 'getelementptr' 'buf_45_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 518 [2/2] (2.32ns)   --->   "%buf_45_V_load_1 = load i4* %buf_45_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 518 'load' 'buf_45_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%buf_46_V_addr_2 = getelementptr [5 x i4]* %buf_46_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 519 'getelementptr' 'buf_46_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 520 [2/2] (2.32ns)   --->   "%buf_46_V_load_1 = load i4* %buf_46_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 520 'load' 'buf_46_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%buf_47_V_addr_2 = getelementptr [5 x i4]* %buf_47_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 521 'getelementptr' 'buf_47_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 522 [2/2] (2.32ns)   --->   "%buf_47_V_load_1 = load i4* %buf_47_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 522 'load' 'buf_47_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%buf_48_V_addr_2 = getelementptr [5 x i4]* %buf_48_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 523 'getelementptr' 'buf_48_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 524 [2/2] (2.32ns)   --->   "%buf_48_V_load_1 = load i4* %buf_48_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 524 'load' 'buf_48_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%buf_49_V_addr_2 = getelementptr [5 x i4]* %buf_49_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 525 'getelementptr' 'buf_49_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 526 [2/2] (2.32ns)   --->   "%buf_49_V_load_1 = load i4* %buf_49_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 526 'load' 'buf_49_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%buf_50_V_addr_2 = getelementptr [5 x i4]* %buf_50_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 527 'getelementptr' 'buf_50_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 528 [2/2] (2.32ns)   --->   "%buf_50_V_load_1 = load i4* %buf_50_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 528 'load' 'buf_50_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%buf_51_V_addr_2 = getelementptr [5 x i4]* %buf_51_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 529 'getelementptr' 'buf_51_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 530 [2/2] (2.32ns)   --->   "%buf_51_V_load_1 = load i4* %buf_51_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 530 'load' 'buf_51_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%buf_52_V_addr_2 = getelementptr [5 x i4]* %buf_52_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 531 'getelementptr' 'buf_52_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 532 [2/2] (2.32ns)   --->   "%buf_52_V_load_1 = load i4* %buf_52_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 532 'load' 'buf_52_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%buf_53_V_addr_2 = getelementptr [5 x i4]* %buf_53_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 533 'getelementptr' 'buf_53_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 534 [2/2] (2.32ns)   --->   "%buf_53_V_load_1 = load i4* %buf_53_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 534 'load' 'buf_53_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%buf_54_V_addr_2 = getelementptr [5 x i4]* %buf_54_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 535 'getelementptr' 'buf_54_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 536 [2/2] (2.32ns)   --->   "%buf_54_V_load_1 = load i4* %buf_54_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 536 'load' 'buf_54_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%buf_55_V_addr_2 = getelementptr [5 x i4]* %buf_55_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 537 'getelementptr' 'buf_55_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 538 [2/2] (2.32ns)   --->   "%buf_55_V_load_1 = load i4* %buf_55_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 538 'load' 'buf_55_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%buf_56_V_addr_2 = getelementptr [5 x i4]* %buf_56_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 539 'getelementptr' 'buf_56_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 540 [2/2] (2.32ns)   --->   "%buf_56_V_load_1 = load i4* %buf_56_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 540 'load' 'buf_56_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%buf_57_V_addr_2 = getelementptr [5 x i4]* %buf_57_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 541 'getelementptr' 'buf_57_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 542 [2/2] (2.32ns)   --->   "%buf_57_V_load_1 = load i4* %buf_57_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 542 'load' 'buf_57_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%buf_58_V_addr_2 = getelementptr [5 x i4]* %buf_58_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 543 'getelementptr' 'buf_58_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 544 [2/2] (2.32ns)   --->   "%buf_58_V_load_1 = load i4* %buf_58_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 544 'load' 'buf_58_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%buf_59_V_addr_2 = getelementptr [5 x i4]* %buf_59_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 545 'getelementptr' 'buf_59_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 546 [2/2] (2.32ns)   --->   "%buf_59_V_load_1 = load i4* %buf_59_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 546 'load' 'buf_59_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%buf_60_V_addr_2 = getelementptr [5 x i4]* %buf_60_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 547 'getelementptr' 'buf_60_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 548 [2/2] (2.32ns)   --->   "%buf_60_V_load_1 = load i4* %buf_60_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 548 'load' 'buf_60_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%buf_61_V_addr_2 = getelementptr [5 x i4]* %buf_61_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 549 'getelementptr' 'buf_61_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 550 [2/2] (2.32ns)   --->   "%buf_61_V_load_1 = load i4* %buf_61_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 550 'load' 'buf_61_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%buf_62_V_addr_2 = getelementptr [5 x i4]* %buf_62_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 551 'getelementptr' 'buf_62_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 552 [2/2] (2.32ns)   --->   "%buf_62_V_load_1 = load i4* %buf_62_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 552 'load' 'buf_62_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%buf_63_V_addr_2 = getelementptr [5 x i4]* %buf_63_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 553 'getelementptr' 'buf_63_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 554 [2/2] (2.32ns)   --->   "%buf_63_V_load_1 = load i4* %buf_63_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 554 'load' 'buf_63_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%buf_64_V_addr_2 = getelementptr [5 x i4]* %buf_64_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 555 'getelementptr' 'buf_64_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 556 [2/2] (2.32ns)   --->   "%buf_64_V_load_1 = load i4* %buf_64_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 556 'load' 'buf_64_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%buf_65_V_addr_2 = getelementptr [5 x i4]* %buf_65_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 557 'getelementptr' 'buf_65_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 558 [2/2] (2.32ns)   --->   "%buf_65_V_load_1 = load i4* %buf_65_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 558 'load' 'buf_65_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%buf_66_V_addr_2 = getelementptr [5 x i4]* %buf_66_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 559 'getelementptr' 'buf_66_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 560 [2/2] (2.32ns)   --->   "%buf_66_V_load_1 = load i4* %buf_66_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 560 'load' 'buf_66_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%buf_67_V_addr_2 = getelementptr [5 x i4]* %buf_67_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 561 'getelementptr' 'buf_67_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 562 [2/2] (2.32ns)   --->   "%buf_67_V_load_1 = load i4* %buf_67_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 562 'load' 'buf_67_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%buf_68_V_addr_2 = getelementptr [5 x i4]* %buf_68_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 563 'getelementptr' 'buf_68_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 564 [2/2] (2.32ns)   --->   "%buf_68_V_load_1 = load i4* %buf_68_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 564 'load' 'buf_68_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%buf_69_V_addr_2 = getelementptr [5 x i4]* %buf_69_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 565 'getelementptr' 'buf_69_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 566 [2/2] (2.32ns)   --->   "%buf_69_V_load_1 = load i4* %buf_69_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 566 'load' 'buf_69_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%buf_70_V_addr_2 = getelementptr [5 x i4]* %buf_70_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 567 'getelementptr' 'buf_70_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 568 [2/2] (2.32ns)   --->   "%buf_70_V_load_1 = load i4* %buf_70_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 568 'load' 'buf_70_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%buf_71_V_addr_2 = getelementptr [5 x i4]* %buf_71_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 569 'getelementptr' 'buf_71_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 570 [2/2] (2.32ns)   --->   "%buf_71_V_load_1 = load i4* %buf_71_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 570 'load' 'buf_71_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%buf_72_V_addr_2 = getelementptr [5 x i4]* %buf_72_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 571 'getelementptr' 'buf_72_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 572 [2/2] (2.32ns)   --->   "%buf_72_V_load_1 = load i4* %buf_72_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 572 'load' 'buf_72_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%buf_73_V_addr_2 = getelementptr [5 x i4]* %buf_73_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 573 'getelementptr' 'buf_73_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 574 [2/2] (2.32ns)   --->   "%buf_73_V_load_1 = load i4* %buf_73_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 574 'load' 'buf_73_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%buf_74_V_addr_2 = getelementptr [5 x i4]* %buf_74_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 575 'getelementptr' 'buf_74_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 576 [2/2] (2.32ns)   --->   "%buf_74_V_load_1 = load i4* %buf_74_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 576 'load' 'buf_74_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%buf_75_V_addr_2 = getelementptr [5 x i4]* %buf_75_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 577 'getelementptr' 'buf_75_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 578 [2/2] (2.32ns)   --->   "%buf_75_V_load_1 = load i4* %buf_75_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 578 'load' 'buf_75_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%buf_76_V_addr_2 = getelementptr [5 x i4]* %buf_76_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 579 'getelementptr' 'buf_76_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 580 [2/2] (2.32ns)   --->   "%buf_76_V_load_1 = load i4* %buf_76_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 580 'load' 'buf_76_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 581 [1/1] (0.00ns)   --->   "%buf_77_V_addr_2 = getelementptr [5 x i4]* %buf_77_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 581 'getelementptr' 'buf_77_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 582 [2/2] (2.32ns)   --->   "%buf_77_V_load_1 = load i4* %buf_77_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 582 'load' 'buf_77_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%buf_78_V_addr_2 = getelementptr [5 x i4]* %buf_78_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 583 'getelementptr' 'buf_78_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 584 [2/2] (2.32ns)   --->   "%buf_78_V_load_1 = load i4* %buf_78_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 584 'load' 'buf_78_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%buf_79_V_addr_2 = getelementptr [5 x i4]* %buf_79_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 585 'getelementptr' 'buf_79_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 586 [2/2] (2.32ns)   --->   "%buf_79_V_load_1 = load i4* %buf_79_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 586 'load' 'buf_79_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 587 [1/1] (0.00ns)   --->   "%buf_80_V_addr_2 = getelementptr [5 x i4]* %buf_80_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 587 'getelementptr' 'buf_80_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 588 [2/2] (2.32ns)   --->   "%buf_80_V_load_1 = load i4* %buf_80_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 588 'load' 'buf_80_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "%buf_81_V_addr_2 = getelementptr [5 x i4]* %buf_81_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 589 'getelementptr' 'buf_81_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 590 [2/2] (2.32ns)   --->   "%buf_81_V_load_1 = load i4* %buf_81_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 590 'load' 'buf_81_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%buf_82_V_addr_2 = getelementptr [5 x i4]* %buf_82_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 591 'getelementptr' 'buf_82_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 592 [2/2] (2.32ns)   --->   "%buf_82_V_load_1 = load i4* %buf_82_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 592 'load' 'buf_82_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 593 [1/1] (0.00ns)   --->   "%buf_83_V_addr_2 = getelementptr [5 x i4]* %buf_83_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 593 'getelementptr' 'buf_83_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 594 [2/2] (2.32ns)   --->   "%buf_83_V_load_1 = load i4* %buf_83_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 594 'load' 'buf_83_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%buf_84_V_addr_2 = getelementptr [5 x i4]* %buf_84_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 595 'getelementptr' 'buf_84_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 596 [2/2] (2.32ns)   --->   "%buf_84_V_load_1 = load i4* %buf_84_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 596 'load' 'buf_84_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%buf_85_V_addr_2 = getelementptr [5 x i4]* %buf_85_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 597 'getelementptr' 'buf_85_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 598 [2/2] (2.32ns)   --->   "%buf_85_V_load_1 = load i4* %buf_85_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 598 'load' 'buf_85_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 599 [1/1] (0.00ns)   --->   "%buf_86_V_addr_2 = getelementptr [5 x i4]* %buf_86_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 599 'getelementptr' 'buf_86_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 600 [2/2] (2.32ns)   --->   "%buf_86_V_load_1 = load i4* %buf_86_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 600 'load' 'buf_86_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%buf_87_V_addr_2 = getelementptr [5 x i4]* %buf_87_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 601 'getelementptr' 'buf_87_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 602 [2/2] (2.32ns)   --->   "%buf_87_V_load_1 = load i4* %buf_87_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 602 'load' 'buf_87_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 603 [1/1] (0.00ns)   --->   "%buf_88_V_addr_2 = getelementptr [5 x i4]* %buf_88_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 603 'getelementptr' 'buf_88_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 604 [2/2] (2.32ns)   --->   "%buf_88_V_load_1 = load i4* %buf_88_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 604 'load' 'buf_88_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%buf_89_V_addr_2 = getelementptr [5 x i4]* %buf_89_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 605 'getelementptr' 'buf_89_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 606 [2/2] (2.32ns)   --->   "%buf_89_V_load_1 = load i4* %buf_89_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 606 'load' 'buf_89_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%buf_90_V_addr_2 = getelementptr [5 x i4]* %buf_90_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 607 'getelementptr' 'buf_90_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 608 [2/2] (2.32ns)   --->   "%buf_90_V_load_1 = load i4* %buf_90_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 608 'load' 'buf_90_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%buf_91_V_addr_2 = getelementptr [5 x i4]* %buf_91_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 609 'getelementptr' 'buf_91_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 610 [2/2] (2.32ns)   --->   "%buf_91_V_load_1 = load i4* %buf_91_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 610 'load' 'buf_91_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "%buf_92_V_addr_2 = getelementptr [5 x i4]* %buf_92_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 611 'getelementptr' 'buf_92_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 612 [2/2] (2.32ns)   --->   "%buf_92_V_load_1 = load i4* %buf_92_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 612 'load' 'buf_92_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%buf_93_V_addr_2 = getelementptr [5 x i4]* %buf_93_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 613 'getelementptr' 'buf_93_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 614 [2/2] (2.32ns)   --->   "%buf_93_V_load_1 = load i4* %buf_93_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 614 'load' 'buf_93_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%buf_94_V_addr_2 = getelementptr [5 x i4]* %buf_94_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 615 'getelementptr' 'buf_94_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 616 [2/2] (2.32ns)   --->   "%buf_94_V_load_1 = load i4* %buf_94_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 616 'load' 'buf_94_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%buf_95_V_addr_2 = getelementptr [5 x i4]* %buf_95_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 617 'getelementptr' 'buf_95_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 618 [2/2] (2.32ns)   --->   "%buf_95_V_load_1 = load i4* %buf_95_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 618 'load' 'buf_95_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "%buf_96_V_addr_2 = getelementptr [5 x i4]* %buf_96_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 619 'getelementptr' 'buf_96_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 620 [2/2] (2.32ns)   --->   "%buf_96_V_load_1 = load i4* %buf_96_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 620 'load' 'buf_96_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%buf_97_V_addr_2 = getelementptr [5 x i4]* %buf_97_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 621 'getelementptr' 'buf_97_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 622 [2/2] (2.32ns)   --->   "%buf_97_V_load_1 = load i4* %buf_97_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 622 'load' 'buf_97_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 623 [1/1] (0.00ns)   --->   "%buf_98_V_addr_2 = getelementptr [5 x i4]* %buf_98_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 623 'getelementptr' 'buf_98_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 624 [2/2] (2.32ns)   --->   "%buf_98_V_load_1 = load i4* %buf_98_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 624 'load' 'buf_98_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%buf_99_V_addr_2 = getelementptr [5 x i4]* %buf_99_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 625 'getelementptr' 'buf_99_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 626 [2/2] (2.32ns)   --->   "%buf_99_V_load_1 = load i4* %buf_99_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 626 'load' 'buf_99_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 627 [1/1] (0.00ns)   --->   "%buf_100_V_addr_2 = getelementptr [5 x i4]* %buf_100_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 627 'getelementptr' 'buf_100_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 628 [2/2] (2.32ns)   --->   "%buf_100_V_load_1 = load i4* %buf_100_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 628 'load' 'buf_100_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%buf_101_V_addr_2 = getelementptr [5 x i4]* %buf_101_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 629 'getelementptr' 'buf_101_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 630 [2/2] (2.32ns)   --->   "%buf_101_V_load_1 = load i4* %buf_101_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 630 'load' 'buf_101_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 631 [1/1] (0.00ns)   --->   "%buf_102_V_addr_2 = getelementptr [5 x i4]* %buf_102_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 631 'getelementptr' 'buf_102_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 632 [2/2] (2.32ns)   --->   "%buf_102_V_load_1 = load i4* %buf_102_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 632 'load' 'buf_102_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 633 [1/1] (0.00ns)   --->   "%buf_103_V_addr_2 = getelementptr [5 x i4]* %buf_103_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 633 'getelementptr' 'buf_103_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 634 [2/2] (2.32ns)   --->   "%buf_103_V_load_1 = load i4* %buf_103_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 634 'load' 'buf_103_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%buf_104_V_addr_2 = getelementptr [5 x i4]* %buf_104_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 635 'getelementptr' 'buf_104_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 636 [2/2] (2.32ns)   --->   "%buf_104_V_load_1 = load i4* %buf_104_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 636 'load' 'buf_104_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 637 [1/1] (0.00ns)   --->   "%buf_105_V_addr_2 = getelementptr [5 x i4]* %buf_105_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 637 'getelementptr' 'buf_105_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 638 [2/2] (2.32ns)   --->   "%buf_105_V_load_1 = load i4* %buf_105_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 638 'load' 'buf_105_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 639 [1/1] (0.00ns)   --->   "%buf_106_V_addr_2 = getelementptr [5 x i4]* %buf_106_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 639 'getelementptr' 'buf_106_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 640 [2/2] (2.32ns)   --->   "%buf_106_V_load_1 = load i4* %buf_106_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 640 'load' 'buf_106_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%buf_107_V_addr_2 = getelementptr [5 x i4]* %buf_107_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 641 'getelementptr' 'buf_107_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 642 [2/2] (2.32ns)   --->   "%buf_107_V_load_1 = load i4* %buf_107_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 642 'load' 'buf_107_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 643 [1/1] (0.00ns)   --->   "%buf_108_V_addr_2 = getelementptr [5 x i4]* %buf_108_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 643 'getelementptr' 'buf_108_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 644 [2/2] (2.32ns)   --->   "%buf_108_V_load_1 = load i4* %buf_108_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 644 'load' 'buf_108_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 645 [1/1] (0.00ns)   --->   "%buf_109_V_addr_2 = getelementptr [5 x i4]* %buf_109_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 645 'getelementptr' 'buf_109_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 646 [2/2] (2.32ns)   --->   "%buf_109_V_load_1 = load i4* %buf_109_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 646 'load' 'buf_109_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 647 [1/1] (0.00ns)   --->   "%buf_110_V_addr_2 = getelementptr [5 x i4]* %buf_110_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 647 'getelementptr' 'buf_110_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 648 [2/2] (2.32ns)   --->   "%buf_110_V_load_1 = load i4* %buf_110_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 648 'load' 'buf_110_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 649 [1/1] (0.00ns)   --->   "%buf_111_V_addr_2 = getelementptr [5 x i4]* %buf_111_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 649 'getelementptr' 'buf_111_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 650 [2/2] (2.32ns)   --->   "%buf_111_V_load_1 = load i4* %buf_111_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 650 'load' 'buf_111_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 651 [1/1] (0.00ns)   --->   "%buf_112_V_addr_2 = getelementptr [5 x i4]* %buf_112_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 651 'getelementptr' 'buf_112_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 652 [2/2] (2.32ns)   --->   "%buf_112_V_load_1 = load i4* %buf_112_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 652 'load' 'buf_112_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 653 [1/1] (0.00ns)   --->   "%buf_113_V_addr_2 = getelementptr [5 x i4]* %buf_113_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 653 'getelementptr' 'buf_113_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 654 [2/2] (2.32ns)   --->   "%buf_113_V_load_1 = load i4* %buf_113_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 654 'load' 'buf_113_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%buf_114_V_addr_2 = getelementptr [5 x i4]* %buf_114_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 655 'getelementptr' 'buf_114_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 656 [2/2] (2.32ns)   --->   "%buf_114_V_load_1 = load i4* %buf_114_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 656 'load' 'buf_114_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%buf_115_V_addr_2 = getelementptr [5 x i4]* %buf_115_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 657 'getelementptr' 'buf_115_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 658 [2/2] (2.32ns)   --->   "%buf_115_V_load_1 = load i4* %buf_115_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 658 'load' 'buf_115_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 659 [1/1] (0.00ns)   --->   "%buf_116_V_addr_2 = getelementptr [5 x i4]* %buf_116_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 659 'getelementptr' 'buf_116_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 660 [2/2] (2.32ns)   --->   "%buf_116_V_load_1 = load i4* %buf_116_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 660 'load' 'buf_116_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%buf_117_V_addr_2 = getelementptr [5 x i4]* %buf_117_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 661 'getelementptr' 'buf_117_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 662 [2/2] (2.32ns)   --->   "%buf_117_V_load_1 = load i4* %buf_117_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 662 'load' 'buf_117_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 663 [1/1] (0.00ns)   --->   "%buf_118_V_addr_2 = getelementptr [5 x i4]* %buf_118_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 663 'getelementptr' 'buf_118_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 664 [2/2] (2.32ns)   --->   "%buf_118_V_load_1 = load i4* %buf_118_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 664 'load' 'buf_118_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 665 [1/1] (0.00ns)   --->   "%buf_119_V_addr_2 = getelementptr [5 x i4]* %buf_119_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 665 'getelementptr' 'buf_119_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 666 [2/2] (2.32ns)   --->   "%buf_119_V_load_1 = load i4* %buf_119_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 666 'load' 'buf_119_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 667 [1/1] (0.00ns)   --->   "%buf_120_V_addr_2 = getelementptr [5 x i4]* %buf_120_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 667 'getelementptr' 'buf_120_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 668 [2/2] (2.32ns)   --->   "%buf_120_V_load_1 = load i4* %buf_120_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 668 'load' 'buf_120_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 669 [1/1] (0.00ns)   --->   "%buf_121_V_addr_2 = getelementptr [5 x i4]* %buf_121_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 669 'getelementptr' 'buf_121_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 670 [2/2] (2.32ns)   --->   "%buf_121_V_load_1 = load i4* %buf_121_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 670 'load' 'buf_121_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 671 [1/1] (0.00ns)   --->   "%buf_122_V_addr_2 = getelementptr [5 x i4]* %buf_122_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 671 'getelementptr' 'buf_122_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 672 [2/2] (2.32ns)   --->   "%buf_122_V_load_1 = load i4* %buf_122_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 672 'load' 'buf_122_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 673 [1/1] (0.00ns)   --->   "%buf_123_V_addr_2 = getelementptr [5 x i4]* %buf_123_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 673 'getelementptr' 'buf_123_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 674 [2/2] (2.32ns)   --->   "%buf_123_V_load_1 = load i4* %buf_123_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 674 'load' 'buf_123_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 675 [1/1] (0.00ns)   --->   "%buf_124_V_addr_2 = getelementptr [5 x i4]* %buf_124_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 675 'getelementptr' 'buf_124_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 676 [2/2] (2.32ns)   --->   "%buf_124_V_load_1 = load i4* %buf_124_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 676 'load' 'buf_124_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "%buf_125_V_addr_2 = getelementptr [5 x i4]* %buf_125_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 677 'getelementptr' 'buf_125_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 678 [2/2] (2.32ns)   --->   "%buf_125_V_load_1 = load i4* %buf_125_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 678 'load' 'buf_125_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 679 [1/1] (0.00ns)   --->   "%buf_126_V_addr_2 = getelementptr [5 x i4]* %buf_126_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 679 'getelementptr' 'buf_126_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 680 [2/2] (2.32ns)   --->   "%buf_126_V_load_1 = load i4* %buf_126_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 680 'load' 'buf_126_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_4 : Operation 681 [1/1] (0.00ns)   --->   "%buf_127_V_addr_2 = getelementptr [5 x i4]* %buf_127_V, i64 0, i64 %zext_ln164" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 681 'getelementptr' 'buf_127_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 682 [2/2] (2.32ns)   --->   "%buf_127_V_load_1 = load i4* %buf_127_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 682 'load' 'buf_127_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>

State 5 <SV = 4> <Delay = 3.62>
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "%empty_515 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 683 'speclooptripcount' 'empty_515' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [/workspace/finn-hlslib/maxpool.h:157]   --->   Operation 684 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "%p_Val2_s = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %in_V_V)" [/workspace/finn-hlslib/maxpool.h:158]   --->   Operation 685 'read' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %p_Val2_s to i4" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 686 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 687 [1/2] (2.32ns)   --->   "%buf_0_V_load_1 = load i4* %buf_0_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 687 'load' 'buf_0_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 688 [1/1] (1.30ns)   --->   "%icmp_ln895 = icmp sgt i4 %trunc_ln647, %buf_0_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 688 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %2, label %._crit_edge.0" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 689 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 690 [1/1] (2.32ns)   --->   "store i4 %trunc_ln647, i4* %buf_0_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 690 'store' <Predicate = (icmp_ln895)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 691 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 691 'br' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_5 : Operation 692 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 4, i32 7)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 692 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 693 [1/2] (2.32ns)   --->   "%buf_1_V_load_1 = load i4* %buf_1_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 693 'load' 'buf_1_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 694 [1/1] (1.30ns)   --->   "%icmp_ln895_1 = icmp sgt i4 %p_Result_1, %buf_1_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 694 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_1, label %3, label %._crit_edge.1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 695 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 696 [1/1] (2.32ns)   --->   "store i4 %p_Result_1, i4* %buf_1_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 696 'store' <Predicate = (icmp_ln895_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "br label %._crit_edge.1" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 697 'br' <Predicate = (icmp_ln895_1)> <Delay = 0.00>
ST_5 : Operation 698 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 8, i32 11)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 698 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 699 [1/2] (2.32ns)   --->   "%buf_2_V_load_1 = load i4* %buf_2_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 699 'load' 'buf_2_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 700 [1/1] (1.30ns)   --->   "%icmp_ln895_2 = icmp sgt i4 %p_Result_s, %buf_2_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 700 'icmp' 'icmp_ln895_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_2, label %4, label %._crit_edge.2" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 701 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 702 [1/1] (2.32ns)   --->   "store i4 %p_Result_s, i4* %buf_2_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 702 'store' <Predicate = (icmp_ln895_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "br label %._crit_edge.2" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 703 'br' <Predicate = (icmp_ln895_2)> <Delay = 0.00>
ST_5 : Operation 704 [1/1] (0.00ns)   --->   "%p_Result_3 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 12, i32 15)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 704 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 705 [1/2] (2.32ns)   --->   "%buf_3_V_load_1 = load i4* %buf_3_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 705 'load' 'buf_3_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 706 [1/1] (1.30ns)   --->   "%icmp_ln895_3 = icmp sgt i4 %p_Result_3, %buf_3_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 706 'icmp' 'icmp_ln895_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_3, label %5, label %._crit_edge.3" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 707 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (2.32ns)   --->   "store i4 %p_Result_3, i4* %buf_3_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 708 'store' <Predicate = (icmp_ln895_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "br label %._crit_edge.3" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 709 'br' <Predicate = (icmp_ln895_3)> <Delay = 0.00>
ST_5 : Operation 710 [1/1] (0.00ns)   --->   "%p_Result_4 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 16, i32 19)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 710 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 711 [1/2] (2.32ns)   --->   "%buf_4_V_load_1 = load i4* %buf_4_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 711 'load' 'buf_4_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 712 [1/1] (1.30ns)   --->   "%icmp_ln895_4 = icmp sgt i4 %p_Result_4, %buf_4_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 712 'icmp' 'icmp_ln895_4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_4, label %6, label %._crit_edge.4" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 713 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (2.32ns)   --->   "store i4 %p_Result_4, i4* %buf_4_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 714 'store' <Predicate = (icmp_ln895_4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 715 [1/1] (0.00ns)   --->   "br label %._crit_edge.4" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 715 'br' <Predicate = (icmp_ln895_4)> <Delay = 0.00>
ST_5 : Operation 716 [1/1] (0.00ns)   --->   "%p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 20, i32 23)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 716 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 717 [1/2] (2.32ns)   --->   "%buf_5_V_load_1 = load i4* %buf_5_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 717 'load' 'buf_5_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 718 [1/1] (1.30ns)   --->   "%icmp_ln895_5 = icmp sgt i4 %p_Result_5, %buf_5_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 718 'icmp' 'icmp_ln895_5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_5, label %7, label %._crit_edge.5" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 719 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 720 [1/1] (2.32ns)   --->   "store i4 %p_Result_5, i4* %buf_5_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 720 'store' <Predicate = (icmp_ln895_5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 721 [1/1] (0.00ns)   --->   "br label %._crit_edge.5" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 721 'br' <Predicate = (icmp_ln895_5)> <Delay = 0.00>
ST_5 : Operation 722 [1/1] (0.00ns)   --->   "%p_Result_6 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 24, i32 27)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 722 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 723 [1/2] (2.32ns)   --->   "%buf_6_V_load_1 = load i4* %buf_6_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 723 'load' 'buf_6_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 724 [1/1] (1.30ns)   --->   "%icmp_ln895_6 = icmp sgt i4 %p_Result_6, %buf_6_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 724 'icmp' 'icmp_ln895_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_6, label %8, label %._crit_edge.6" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 725 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 726 [1/1] (2.32ns)   --->   "store i4 %p_Result_6, i4* %buf_6_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 726 'store' <Predicate = (icmp_ln895_6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "br label %._crit_edge.6" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 727 'br' <Predicate = (icmp_ln895_6)> <Delay = 0.00>
ST_5 : Operation 728 [1/1] (0.00ns)   --->   "%p_Result_7 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 28, i32 31)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 728 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 729 [1/2] (2.32ns)   --->   "%buf_7_V_load_1 = load i4* %buf_7_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 729 'load' 'buf_7_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 730 [1/1] (1.30ns)   --->   "%icmp_ln895_7 = icmp sgt i4 %p_Result_7, %buf_7_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 730 'icmp' 'icmp_ln895_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 731 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_7, label %9, label %._crit_edge.7" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 731 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 732 [1/1] (2.32ns)   --->   "store i4 %p_Result_7, i4* %buf_7_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 732 'store' <Predicate = (icmp_ln895_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 733 [1/1] (0.00ns)   --->   "br label %._crit_edge.7" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 733 'br' <Predicate = (icmp_ln895_7)> <Delay = 0.00>
ST_5 : Operation 734 [1/1] (0.00ns)   --->   "%p_Result_8 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 32, i32 35)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 734 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 735 [1/2] (2.32ns)   --->   "%buf_8_V_load_1 = load i4* %buf_8_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 735 'load' 'buf_8_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 736 [1/1] (1.30ns)   --->   "%icmp_ln895_8 = icmp sgt i4 %p_Result_8, %buf_8_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 736 'icmp' 'icmp_ln895_8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 737 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_8, label %10, label %._crit_edge.8" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 737 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 738 [1/1] (2.32ns)   --->   "store i4 %p_Result_8, i4* %buf_8_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 738 'store' <Predicate = (icmp_ln895_8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 739 [1/1] (0.00ns)   --->   "br label %._crit_edge.8" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 739 'br' <Predicate = (icmp_ln895_8)> <Delay = 0.00>
ST_5 : Operation 740 [1/1] (0.00ns)   --->   "%p_Result_9 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 36, i32 39)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 740 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 741 [1/2] (2.32ns)   --->   "%buf_9_V_load_1 = load i4* %buf_9_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 741 'load' 'buf_9_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 742 [1/1] (1.30ns)   --->   "%icmp_ln895_9 = icmp sgt i4 %p_Result_9, %buf_9_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 742 'icmp' 'icmp_ln895_9' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 743 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_9, label %11, label %._crit_edge.9" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 743 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 744 [1/1] (2.32ns)   --->   "store i4 %p_Result_9, i4* %buf_9_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 744 'store' <Predicate = (icmp_ln895_9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 745 [1/1] (0.00ns)   --->   "br label %._crit_edge.9" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 745 'br' <Predicate = (icmp_ln895_9)> <Delay = 0.00>
ST_5 : Operation 746 [1/1] (0.00ns)   --->   "%p_Result_2 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 40, i32 43)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 746 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 747 [1/2] (2.32ns)   --->   "%buf_10_V_load_1 = load i4* %buf_10_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 747 'load' 'buf_10_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 748 [1/1] (1.30ns)   --->   "%icmp_ln895_10 = icmp sgt i4 %p_Result_2, %buf_10_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 748 'icmp' 'icmp_ln895_10' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 749 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_10, label %12, label %._crit_edge.10" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 749 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 750 [1/1] (2.32ns)   --->   "store i4 %p_Result_2, i4* %buf_10_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 750 'store' <Predicate = (icmp_ln895_10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 751 [1/1] (0.00ns)   --->   "br label %._crit_edge.10" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 751 'br' <Predicate = (icmp_ln895_10)> <Delay = 0.00>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%p_Result_10 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 44, i32 47)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 752 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 753 [1/2] (2.32ns)   --->   "%buf_11_V_load_1 = load i4* %buf_11_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 753 'load' 'buf_11_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 754 [1/1] (1.30ns)   --->   "%icmp_ln895_11 = icmp sgt i4 %p_Result_10, %buf_11_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 754 'icmp' 'icmp_ln895_11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 755 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_11, label %13, label %._crit_edge.11" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 755 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 756 [1/1] (2.32ns)   --->   "store i4 %p_Result_10, i4* %buf_11_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 756 'store' <Predicate = (icmp_ln895_11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 757 [1/1] (0.00ns)   --->   "br label %._crit_edge.11" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 757 'br' <Predicate = (icmp_ln895_11)> <Delay = 0.00>
ST_5 : Operation 758 [1/1] (0.00ns)   --->   "%p_Result_11 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 48, i32 51)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 758 'partselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 759 [1/2] (2.32ns)   --->   "%buf_12_V_load_1 = load i4* %buf_12_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 759 'load' 'buf_12_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 760 [1/1] (1.30ns)   --->   "%icmp_ln895_12 = icmp sgt i4 %p_Result_11, %buf_12_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 760 'icmp' 'icmp_ln895_12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 761 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_12, label %14, label %._crit_edge.12" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 761 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 762 [1/1] (2.32ns)   --->   "store i4 %p_Result_11, i4* %buf_12_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 762 'store' <Predicate = (icmp_ln895_12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 763 [1/1] (0.00ns)   --->   "br label %._crit_edge.12" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 763 'br' <Predicate = (icmp_ln895_12)> <Delay = 0.00>
ST_5 : Operation 764 [1/1] (0.00ns)   --->   "%p_Result_12 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 52, i32 55)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 764 'partselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 765 [1/2] (2.32ns)   --->   "%buf_13_V_load_1 = load i4* %buf_13_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 765 'load' 'buf_13_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 766 [1/1] (1.30ns)   --->   "%icmp_ln895_13 = icmp sgt i4 %p_Result_12, %buf_13_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 766 'icmp' 'icmp_ln895_13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 767 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_13, label %15, label %._crit_edge.13" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 767 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 768 [1/1] (2.32ns)   --->   "store i4 %p_Result_12, i4* %buf_13_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 768 'store' <Predicate = (icmp_ln895_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 769 [1/1] (0.00ns)   --->   "br label %._crit_edge.13" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 769 'br' <Predicate = (icmp_ln895_13)> <Delay = 0.00>
ST_5 : Operation 770 [1/1] (0.00ns)   --->   "%p_Result_13 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 56, i32 59)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 770 'partselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 771 [1/2] (2.32ns)   --->   "%buf_14_V_load_1 = load i4* %buf_14_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 771 'load' 'buf_14_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 772 [1/1] (1.30ns)   --->   "%icmp_ln895_14 = icmp sgt i4 %p_Result_13, %buf_14_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 772 'icmp' 'icmp_ln895_14' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 773 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_14, label %16, label %._crit_edge.14" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 773 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 774 [1/1] (2.32ns)   --->   "store i4 %p_Result_13, i4* %buf_14_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 774 'store' <Predicate = (icmp_ln895_14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 775 [1/1] (0.00ns)   --->   "br label %._crit_edge.14" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 775 'br' <Predicate = (icmp_ln895_14)> <Delay = 0.00>
ST_5 : Operation 776 [1/1] (0.00ns)   --->   "%p_Result_14 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 60, i32 63)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 776 'partselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 777 [1/2] (2.32ns)   --->   "%buf_15_V_load_1 = load i4* %buf_15_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 777 'load' 'buf_15_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 778 [1/1] (1.30ns)   --->   "%icmp_ln895_15 = icmp sgt i4 %p_Result_14, %buf_15_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 778 'icmp' 'icmp_ln895_15' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 779 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_15, label %17, label %._crit_edge.15" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 779 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 780 [1/1] (2.32ns)   --->   "store i4 %p_Result_14, i4* %buf_15_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 780 'store' <Predicate = (icmp_ln895_15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 781 [1/1] (0.00ns)   --->   "br label %._crit_edge.15" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 781 'br' <Predicate = (icmp_ln895_15)> <Delay = 0.00>
ST_5 : Operation 782 [1/1] (0.00ns)   --->   "%p_Result_15 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 64, i32 67)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 782 'partselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 783 [1/2] (2.32ns)   --->   "%buf_16_V_load_1 = load i4* %buf_16_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 783 'load' 'buf_16_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 784 [1/1] (1.30ns)   --->   "%icmp_ln895_16 = icmp sgt i4 %p_Result_15, %buf_16_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 784 'icmp' 'icmp_ln895_16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 785 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_16, label %18, label %._crit_edge.16" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 785 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 786 [1/1] (2.32ns)   --->   "store i4 %p_Result_15, i4* %buf_16_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 786 'store' <Predicate = (icmp_ln895_16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 787 [1/1] (0.00ns)   --->   "br label %._crit_edge.16" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 787 'br' <Predicate = (icmp_ln895_16)> <Delay = 0.00>
ST_5 : Operation 788 [1/1] (0.00ns)   --->   "%p_Result_16 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 68, i32 71)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 788 'partselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 789 [1/2] (2.32ns)   --->   "%buf_17_V_load_1 = load i4* %buf_17_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 789 'load' 'buf_17_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 790 [1/1] (1.30ns)   --->   "%icmp_ln895_17 = icmp sgt i4 %p_Result_16, %buf_17_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 790 'icmp' 'icmp_ln895_17' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 791 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_17, label %19, label %._crit_edge.17" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 791 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 792 [1/1] (2.32ns)   --->   "store i4 %p_Result_16, i4* %buf_17_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 792 'store' <Predicate = (icmp_ln895_17)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 793 [1/1] (0.00ns)   --->   "br label %._crit_edge.17" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 793 'br' <Predicate = (icmp_ln895_17)> <Delay = 0.00>
ST_5 : Operation 794 [1/1] (0.00ns)   --->   "%p_Result_17 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 72, i32 75)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 794 'partselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 795 [1/2] (2.32ns)   --->   "%buf_18_V_load_1 = load i4* %buf_18_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 795 'load' 'buf_18_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 796 [1/1] (1.30ns)   --->   "%icmp_ln895_18 = icmp sgt i4 %p_Result_17, %buf_18_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 796 'icmp' 'icmp_ln895_18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 797 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_18, label %20, label %._crit_edge.18" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 797 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 798 [1/1] (2.32ns)   --->   "store i4 %p_Result_17, i4* %buf_18_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 798 'store' <Predicate = (icmp_ln895_18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 799 [1/1] (0.00ns)   --->   "br label %._crit_edge.18" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 799 'br' <Predicate = (icmp_ln895_18)> <Delay = 0.00>
ST_5 : Operation 800 [1/1] (0.00ns)   --->   "%p_Result_18 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 76, i32 79)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 800 'partselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 801 [1/2] (2.32ns)   --->   "%buf_19_V_load_1 = load i4* %buf_19_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 801 'load' 'buf_19_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 802 [1/1] (1.30ns)   --->   "%icmp_ln895_19 = icmp sgt i4 %p_Result_18, %buf_19_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 802 'icmp' 'icmp_ln895_19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 803 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_19, label %21, label %._crit_edge.19" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 803 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 804 [1/1] (2.32ns)   --->   "store i4 %p_Result_18, i4* %buf_19_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 804 'store' <Predicate = (icmp_ln895_19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 805 [1/1] (0.00ns)   --->   "br label %._crit_edge.19" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 805 'br' <Predicate = (icmp_ln895_19)> <Delay = 0.00>
ST_5 : Operation 806 [1/1] (0.00ns)   --->   "%p_Result_19 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 80, i32 83)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 806 'partselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 807 [1/2] (2.32ns)   --->   "%buf_20_V_load_1 = load i4* %buf_20_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 807 'load' 'buf_20_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 808 [1/1] (1.30ns)   --->   "%icmp_ln895_20 = icmp sgt i4 %p_Result_19, %buf_20_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 808 'icmp' 'icmp_ln895_20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 809 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_20, label %22, label %._crit_edge.20" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 809 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 810 [1/1] (2.32ns)   --->   "store i4 %p_Result_19, i4* %buf_20_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 810 'store' <Predicate = (icmp_ln895_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 811 [1/1] (0.00ns)   --->   "br label %._crit_edge.20" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 811 'br' <Predicate = (icmp_ln895_20)> <Delay = 0.00>
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%p_Result_20 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 84, i32 87)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 812 'partselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 813 [1/2] (2.32ns)   --->   "%buf_21_V_load_1 = load i4* %buf_21_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 813 'load' 'buf_21_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 814 [1/1] (1.30ns)   --->   "%icmp_ln895_21 = icmp sgt i4 %p_Result_20, %buf_21_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 814 'icmp' 'icmp_ln895_21' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 815 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_21, label %23, label %._crit_edge.21" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 815 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 816 [1/1] (2.32ns)   --->   "store i4 %p_Result_20, i4* %buf_21_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 816 'store' <Predicate = (icmp_ln895_21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 817 [1/1] (0.00ns)   --->   "br label %._crit_edge.21" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 817 'br' <Predicate = (icmp_ln895_21)> <Delay = 0.00>
ST_5 : Operation 818 [1/1] (0.00ns)   --->   "%p_Result_21 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 88, i32 91)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 818 'partselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 819 [1/2] (2.32ns)   --->   "%buf_22_V_load_1 = load i4* %buf_22_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 819 'load' 'buf_22_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 820 [1/1] (1.30ns)   --->   "%icmp_ln895_22 = icmp sgt i4 %p_Result_21, %buf_22_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 820 'icmp' 'icmp_ln895_22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 821 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_22, label %24, label %._crit_edge.22" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 821 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 822 [1/1] (2.32ns)   --->   "store i4 %p_Result_21, i4* %buf_22_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 822 'store' <Predicate = (icmp_ln895_22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 823 [1/1] (0.00ns)   --->   "br label %._crit_edge.22" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 823 'br' <Predicate = (icmp_ln895_22)> <Delay = 0.00>
ST_5 : Operation 824 [1/1] (0.00ns)   --->   "%p_Result_22 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 92, i32 95)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 824 'partselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 825 [1/2] (2.32ns)   --->   "%buf_23_V_load_1 = load i4* %buf_23_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 825 'load' 'buf_23_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 826 [1/1] (1.30ns)   --->   "%icmp_ln895_23 = icmp sgt i4 %p_Result_22, %buf_23_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 826 'icmp' 'icmp_ln895_23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 827 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_23, label %25, label %._crit_edge.23" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 827 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 828 [1/1] (2.32ns)   --->   "store i4 %p_Result_22, i4* %buf_23_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 828 'store' <Predicate = (icmp_ln895_23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 829 [1/1] (0.00ns)   --->   "br label %._crit_edge.23" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 829 'br' <Predicate = (icmp_ln895_23)> <Delay = 0.00>
ST_5 : Operation 830 [1/1] (0.00ns)   --->   "%p_Result_23 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 96, i32 99)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 830 'partselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 831 [1/2] (2.32ns)   --->   "%buf_24_V_load_1 = load i4* %buf_24_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 831 'load' 'buf_24_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 832 [1/1] (1.30ns)   --->   "%icmp_ln895_24 = icmp sgt i4 %p_Result_23, %buf_24_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 832 'icmp' 'icmp_ln895_24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 833 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_24, label %26, label %._crit_edge.24" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 833 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 834 [1/1] (2.32ns)   --->   "store i4 %p_Result_23, i4* %buf_24_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 834 'store' <Predicate = (icmp_ln895_24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 835 [1/1] (0.00ns)   --->   "br label %._crit_edge.24" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 835 'br' <Predicate = (icmp_ln895_24)> <Delay = 0.00>
ST_5 : Operation 836 [1/1] (0.00ns)   --->   "%p_Result_24 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 100, i32 103)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 836 'partselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 837 [1/2] (2.32ns)   --->   "%buf_25_V_load_1 = load i4* %buf_25_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 837 'load' 'buf_25_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 838 [1/1] (1.30ns)   --->   "%icmp_ln895_25 = icmp sgt i4 %p_Result_24, %buf_25_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 838 'icmp' 'icmp_ln895_25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 839 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_25, label %27, label %._crit_edge.25" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 839 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 840 [1/1] (2.32ns)   --->   "store i4 %p_Result_24, i4* %buf_25_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 840 'store' <Predicate = (icmp_ln895_25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 841 [1/1] (0.00ns)   --->   "br label %._crit_edge.25" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 841 'br' <Predicate = (icmp_ln895_25)> <Delay = 0.00>
ST_5 : Operation 842 [1/1] (0.00ns)   --->   "%p_Result_25 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 104, i32 107)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 842 'partselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 843 [1/2] (2.32ns)   --->   "%buf_26_V_load_1 = load i4* %buf_26_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 843 'load' 'buf_26_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 844 [1/1] (1.30ns)   --->   "%icmp_ln895_26 = icmp sgt i4 %p_Result_25, %buf_26_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 844 'icmp' 'icmp_ln895_26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 845 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_26, label %28, label %._crit_edge.26" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 845 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 846 [1/1] (2.32ns)   --->   "store i4 %p_Result_25, i4* %buf_26_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 846 'store' <Predicate = (icmp_ln895_26)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 847 [1/1] (0.00ns)   --->   "br label %._crit_edge.26" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 847 'br' <Predicate = (icmp_ln895_26)> <Delay = 0.00>
ST_5 : Operation 848 [1/1] (0.00ns)   --->   "%p_Result_26 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 108, i32 111)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 848 'partselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 849 [1/2] (2.32ns)   --->   "%buf_27_V_load_1 = load i4* %buf_27_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 849 'load' 'buf_27_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 850 [1/1] (1.30ns)   --->   "%icmp_ln895_27 = icmp sgt i4 %p_Result_26, %buf_27_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 850 'icmp' 'icmp_ln895_27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 851 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_27, label %29, label %._crit_edge.27" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 851 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 852 [1/1] (2.32ns)   --->   "store i4 %p_Result_26, i4* %buf_27_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 852 'store' <Predicate = (icmp_ln895_27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 853 [1/1] (0.00ns)   --->   "br label %._crit_edge.27" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 853 'br' <Predicate = (icmp_ln895_27)> <Delay = 0.00>
ST_5 : Operation 854 [1/1] (0.00ns)   --->   "%p_Result_27 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 112, i32 115)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 854 'partselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 855 [1/2] (2.32ns)   --->   "%buf_28_V_load_1 = load i4* %buf_28_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 855 'load' 'buf_28_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 856 [1/1] (1.30ns)   --->   "%icmp_ln895_28 = icmp sgt i4 %p_Result_27, %buf_28_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 856 'icmp' 'icmp_ln895_28' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 857 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_28, label %30, label %._crit_edge.28" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 857 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 858 [1/1] (2.32ns)   --->   "store i4 %p_Result_27, i4* %buf_28_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 858 'store' <Predicate = (icmp_ln895_28)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 859 [1/1] (0.00ns)   --->   "br label %._crit_edge.28" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 859 'br' <Predicate = (icmp_ln895_28)> <Delay = 0.00>
ST_5 : Operation 860 [1/1] (0.00ns)   --->   "%p_Result_28 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 116, i32 119)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 860 'partselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 861 [1/2] (2.32ns)   --->   "%buf_29_V_load_1 = load i4* %buf_29_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 861 'load' 'buf_29_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 862 [1/1] (1.30ns)   --->   "%icmp_ln895_29 = icmp sgt i4 %p_Result_28, %buf_29_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 862 'icmp' 'icmp_ln895_29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 863 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_29, label %31, label %._crit_edge.29" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 863 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 864 [1/1] (2.32ns)   --->   "store i4 %p_Result_28, i4* %buf_29_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 864 'store' <Predicate = (icmp_ln895_29)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 865 [1/1] (0.00ns)   --->   "br label %._crit_edge.29" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 865 'br' <Predicate = (icmp_ln895_29)> <Delay = 0.00>
ST_5 : Operation 866 [1/1] (0.00ns)   --->   "%p_Result_29 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 120, i32 123)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 866 'partselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 867 [1/2] (2.32ns)   --->   "%buf_30_V_load_1 = load i4* %buf_30_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 867 'load' 'buf_30_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 868 [1/1] (1.30ns)   --->   "%icmp_ln895_30 = icmp sgt i4 %p_Result_29, %buf_30_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 868 'icmp' 'icmp_ln895_30' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 869 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_30, label %32, label %._crit_edge.30" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 869 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 870 [1/1] (2.32ns)   --->   "store i4 %p_Result_29, i4* %buf_30_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 870 'store' <Predicate = (icmp_ln895_30)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 871 [1/1] (0.00ns)   --->   "br label %._crit_edge.30" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 871 'br' <Predicate = (icmp_ln895_30)> <Delay = 0.00>
ST_5 : Operation 872 [1/1] (0.00ns)   --->   "%p_Result_30 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 124, i32 127)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 872 'partselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 873 [1/2] (2.32ns)   --->   "%buf_31_V_load_1 = load i4* %buf_31_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 873 'load' 'buf_31_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 874 [1/1] (1.30ns)   --->   "%icmp_ln895_31 = icmp sgt i4 %p_Result_30, %buf_31_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 874 'icmp' 'icmp_ln895_31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 875 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_31, label %33, label %._crit_edge.31" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 875 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 876 [1/1] (2.32ns)   --->   "store i4 %p_Result_30, i4* %buf_31_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 876 'store' <Predicate = (icmp_ln895_31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 877 [1/1] (0.00ns)   --->   "br label %._crit_edge.31" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 877 'br' <Predicate = (icmp_ln895_31)> <Delay = 0.00>
ST_5 : Operation 878 [1/1] (0.00ns)   --->   "%p_Result_31 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 128, i32 131)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 878 'partselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 879 [1/2] (2.32ns)   --->   "%buf_32_V_load_1 = load i4* %buf_32_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 879 'load' 'buf_32_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 880 [1/1] (1.30ns)   --->   "%icmp_ln895_32 = icmp sgt i4 %p_Result_31, %buf_32_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 880 'icmp' 'icmp_ln895_32' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 881 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_32, label %34, label %._crit_edge.32" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 881 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 882 [1/1] (2.32ns)   --->   "store i4 %p_Result_31, i4* %buf_32_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 882 'store' <Predicate = (icmp_ln895_32)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 883 [1/1] (0.00ns)   --->   "br label %._crit_edge.32" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 883 'br' <Predicate = (icmp_ln895_32)> <Delay = 0.00>
ST_5 : Operation 884 [1/1] (0.00ns)   --->   "%p_Result_32 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 132, i32 135)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 884 'partselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 885 [1/2] (2.32ns)   --->   "%buf_33_V_load_1 = load i4* %buf_33_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 885 'load' 'buf_33_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 886 [1/1] (1.30ns)   --->   "%icmp_ln895_33 = icmp sgt i4 %p_Result_32, %buf_33_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 886 'icmp' 'icmp_ln895_33' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 887 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_33, label %35, label %._crit_edge.33" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 887 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 888 [1/1] (2.32ns)   --->   "store i4 %p_Result_32, i4* %buf_33_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 888 'store' <Predicate = (icmp_ln895_33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 889 [1/1] (0.00ns)   --->   "br label %._crit_edge.33" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 889 'br' <Predicate = (icmp_ln895_33)> <Delay = 0.00>
ST_5 : Operation 890 [1/1] (0.00ns)   --->   "%p_Result_33 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 136, i32 139)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 890 'partselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 891 [1/2] (2.32ns)   --->   "%buf_34_V_load_1 = load i4* %buf_34_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 891 'load' 'buf_34_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 892 [1/1] (1.30ns)   --->   "%icmp_ln895_34 = icmp sgt i4 %p_Result_33, %buf_34_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 892 'icmp' 'icmp_ln895_34' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 893 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_34, label %36, label %._crit_edge.34" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 893 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 894 [1/1] (2.32ns)   --->   "store i4 %p_Result_33, i4* %buf_34_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 894 'store' <Predicate = (icmp_ln895_34)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 895 [1/1] (0.00ns)   --->   "br label %._crit_edge.34" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 895 'br' <Predicate = (icmp_ln895_34)> <Delay = 0.00>
ST_5 : Operation 896 [1/1] (0.00ns)   --->   "%p_Result_34 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 140, i32 143)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 896 'partselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 897 [1/2] (2.32ns)   --->   "%buf_35_V_load_1 = load i4* %buf_35_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 897 'load' 'buf_35_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 898 [1/1] (1.30ns)   --->   "%icmp_ln895_35 = icmp sgt i4 %p_Result_34, %buf_35_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 898 'icmp' 'icmp_ln895_35' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 899 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_35, label %37, label %._crit_edge.35" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 899 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 900 [1/1] (2.32ns)   --->   "store i4 %p_Result_34, i4* %buf_35_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 900 'store' <Predicate = (icmp_ln895_35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 901 [1/1] (0.00ns)   --->   "br label %._crit_edge.35" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 901 'br' <Predicate = (icmp_ln895_35)> <Delay = 0.00>
ST_5 : Operation 902 [1/1] (0.00ns)   --->   "%p_Result_35 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 144, i32 147)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 902 'partselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 903 [1/2] (2.32ns)   --->   "%buf_36_V_load_1 = load i4* %buf_36_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 903 'load' 'buf_36_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 904 [1/1] (1.30ns)   --->   "%icmp_ln895_36 = icmp sgt i4 %p_Result_35, %buf_36_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 904 'icmp' 'icmp_ln895_36' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 905 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_36, label %38, label %._crit_edge.36" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 905 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 906 [1/1] (2.32ns)   --->   "store i4 %p_Result_35, i4* %buf_36_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 906 'store' <Predicate = (icmp_ln895_36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 907 [1/1] (0.00ns)   --->   "br label %._crit_edge.36" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 907 'br' <Predicate = (icmp_ln895_36)> <Delay = 0.00>
ST_5 : Operation 908 [1/1] (0.00ns)   --->   "%p_Result_36 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 148, i32 151)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 908 'partselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 909 [1/2] (2.32ns)   --->   "%buf_37_V_load_1 = load i4* %buf_37_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 909 'load' 'buf_37_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 910 [1/1] (1.30ns)   --->   "%icmp_ln895_37 = icmp sgt i4 %p_Result_36, %buf_37_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 910 'icmp' 'icmp_ln895_37' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 911 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_37, label %39, label %._crit_edge.37" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 911 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 912 [1/1] (2.32ns)   --->   "store i4 %p_Result_36, i4* %buf_37_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 912 'store' <Predicate = (icmp_ln895_37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 913 [1/1] (0.00ns)   --->   "br label %._crit_edge.37" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 913 'br' <Predicate = (icmp_ln895_37)> <Delay = 0.00>
ST_5 : Operation 914 [1/1] (0.00ns)   --->   "%p_Result_37 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 152, i32 155)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 914 'partselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 915 [1/2] (2.32ns)   --->   "%buf_38_V_load_1 = load i4* %buf_38_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 915 'load' 'buf_38_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 916 [1/1] (1.30ns)   --->   "%icmp_ln895_38 = icmp sgt i4 %p_Result_37, %buf_38_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 916 'icmp' 'icmp_ln895_38' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 917 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_38, label %40, label %._crit_edge.38" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 917 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 918 [1/1] (2.32ns)   --->   "store i4 %p_Result_37, i4* %buf_38_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 918 'store' <Predicate = (icmp_ln895_38)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 919 [1/1] (0.00ns)   --->   "br label %._crit_edge.38" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 919 'br' <Predicate = (icmp_ln895_38)> <Delay = 0.00>
ST_5 : Operation 920 [1/1] (0.00ns)   --->   "%p_Result_38 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 156, i32 159)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 920 'partselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 921 [1/2] (2.32ns)   --->   "%buf_39_V_load_1 = load i4* %buf_39_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 921 'load' 'buf_39_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 922 [1/1] (1.30ns)   --->   "%icmp_ln895_39 = icmp sgt i4 %p_Result_38, %buf_39_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 922 'icmp' 'icmp_ln895_39' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 923 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_39, label %41, label %._crit_edge.39" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 923 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 924 [1/1] (2.32ns)   --->   "store i4 %p_Result_38, i4* %buf_39_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 924 'store' <Predicate = (icmp_ln895_39)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 925 [1/1] (0.00ns)   --->   "br label %._crit_edge.39" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 925 'br' <Predicate = (icmp_ln895_39)> <Delay = 0.00>
ST_5 : Operation 926 [1/1] (0.00ns)   --->   "%p_Result_39 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 160, i32 163)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 926 'partselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 927 [1/2] (2.32ns)   --->   "%buf_40_V_load_1 = load i4* %buf_40_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 927 'load' 'buf_40_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 928 [1/1] (1.30ns)   --->   "%icmp_ln895_40 = icmp sgt i4 %p_Result_39, %buf_40_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 928 'icmp' 'icmp_ln895_40' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 929 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_40, label %42, label %._crit_edge.40" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 929 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 930 [1/1] (2.32ns)   --->   "store i4 %p_Result_39, i4* %buf_40_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 930 'store' <Predicate = (icmp_ln895_40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 931 [1/1] (0.00ns)   --->   "br label %._crit_edge.40" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 931 'br' <Predicate = (icmp_ln895_40)> <Delay = 0.00>
ST_5 : Operation 932 [1/1] (0.00ns)   --->   "%p_Result_40 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 164, i32 167)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 932 'partselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 933 [1/2] (2.32ns)   --->   "%buf_41_V_load_1 = load i4* %buf_41_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 933 'load' 'buf_41_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 934 [1/1] (1.30ns)   --->   "%icmp_ln895_41 = icmp sgt i4 %p_Result_40, %buf_41_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 934 'icmp' 'icmp_ln895_41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 935 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_41, label %43, label %._crit_edge.41" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 935 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 936 [1/1] (2.32ns)   --->   "store i4 %p_Result_40, i4* %buf_41_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 936 'store' <Predicate = (icmp_ln895_41)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 937 [1/1] (0.00ns)   --->   "br label %._crit_edge.41" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 937 'br' <Predicate = (icmp_ln895_41)> <Delay = 0.00>
ST_5 : Operation 938 [1/1] (0.00ns)   --->   "%p_Result_41 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 168, i32 171)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 938 'partselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 939 [1/2] (2.32ns)   --->   "%buf_42_V_load_1 = load i4* %buf_42_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 939 'load' 'buf_42_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 940 [1/1] (1.30ns)   --->   "%icmp_ln895_42 = icmp sgt i4 %p_Result_41, %buf_42_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 940 'icmp' 'icmp_ln895_42' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 941 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_42, label %44, label %._crit_edge.42" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 941 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 942 [1/1] (2.32ns)   --->   "store i4 %p_Result_41, i4* %buf_42_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 942 'store' <Predicate = (icmp_ln895_42)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 943 [1/1] (0.00ns)   --->   "br label %._crit_edge.42" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 943 'br' <Predicate = (icmp_ln895_42)> <Delay = 0.00>
ST_5 : Operation 944 [1/1] (0.00ns)   --->   "%p_Result_42 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 172, i32 175)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 944 'partselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 945 [1/2] (2.32ns)   --->   "%buf_43_V_load_1 = load i4* %buf_43_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 945 'load' 'buf_43_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 946 [1/1] (1.30ns)   --->   "%icmp_ln895_43 = icmp sgt i4 %p_Result_42, %buf_43_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 946 'icmp' 'icmp_ln895_43' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 947 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_43, label %45, label %._crit_edge.43" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 947 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 948 [1/1] (2.32ns)   --->   "store i4 %p_Result_42, i4* %buf_43_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 948 'store' <Predicate = (icmp_ln895_43)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 949 [1/1] (0.00ns)   --->   "br label %._crit_edge.43" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 949 'br' <Predicate = (icmp_ln895_43)> <Delay = 0.00>
ST_5 : Operation 950 [1/1] (0.00ns)   --->   "%p_Result_43 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 176, i32 179)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 950 'partselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 951 [1/2] (2.32ns)   --->   "%buf_44_V_load_1 = load i4* %buf_44_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 951 'load' 'buf_44_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 952 [1/1] (1.30ns)   --->   "%icmp_ln895_44 = icmp sgt i4 %p_Result_43, %buf_44_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 952 'icmp' 'icmp_ln895_44' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 953 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_44, label %46, label %._crit_edge.44" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 953 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 954 [1/1] (2.32ns)   --->   "store i4 %p_Result_43, i4* %buf_44_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 954 'store' <Predicate = (icmp_ln895_44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 955 [1/1] (0.00ns)   --->   "br label %._crit_edge.44" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 955 'br' <Predicate = (icmp_ln895_44)> <Delay = 0.00>
ST_5 : Operation 956 [1/1] (0.00ns)   --->   "%p_Result_44 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 180, i32 183)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 956 'partselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 957 [1/2] (2.32ns)   --->   "%buf_45_V_load_1 = load i4* %buf_45_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 957 'load' 'buf_45_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 958 [1/1] (1.30ns)   --->   "%icmp_ln895_45 = icmp sgt i4 %p_Result_44, %buf_45_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 958 'icmp' 'icmp_ln895_45' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 959 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_45, label %47, label %._crit_edge.45" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 959 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 960 [1/1] (2.32ns)   --->   "store i4 %p_Result_44, i4* %buf_45_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 960 'store' <Predicate = (icmp_ln895_45)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 961 [1/1] (0.00ns)   --->   "br label %._crit_edge.45" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 961 'br' <Predicate = (icmp_ln895_45)> <Delay = 0.00>
ST_5 : Operation 962 [1/1] (0.00ns)   --->   "%p_Result_45 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 184, i32 187)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 962 'partselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 963 [1/2] (2.32ns)   --->   "%buf_46_V_load_1 = load i4* %buf_46_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 963 'load' 'buf_46_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 964 [1/1] (1.30ns)   --->   "%icmp_ln895_46 = icmp sgt i4 %p_Result_45, %buf_46_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 964 'icmp' 'icmp_ln895_46' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 965 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_46, label %48, label %._crit_edge.46" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 965 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 966 [1/1] (2.32ns)   --->   "store i4 %p_Result_45, i4* %buf_46_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 966 'store' <Predicate = (icmp_ln895_46)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 967 [1/1] (0.00ns)   --->   "br label %._crit_edge.46" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 967 'br' <Predicate = (icmp_ln895_46)> <Delay = 0.00>
ST_5 : Operation 968 [1/1] (0.00ns)   --->   "%p_Result_46 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 188, i32 191)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 968 'partselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 969 [1/2] (2.32ns)   --->   "%buf_47_V_load_1 = load i4* %buf_47_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 969 'load' 'buf_47_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 970 [1/1] (1.30ns)   --->   "%icmp_ln895_47 = icmp sgt i4 %p_Result_46, %buf_47_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 970 'icmp' 'icmp_ln895_47' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 971 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_47, label %49, label %._crit_edge.47" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 971 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 972 [1/1] (2.32ns)   --->   "store i4 %p_Result_46, i4* %buf_47_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 972 'store' <Predicate = (icmp_ln895_47)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 973 [1/1] (0.00ns)   --->   "br label %._crit_edge.47" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 973 'br' <Predicate = (icmp_ln895_47)> <Delay = 0.00>
ST_5 : Operation 974 [1/1] (0.00ns)   --->   "%p_Result_47 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 192, i32 195)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 974 'partselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 975 [1/2] (2.32ns)   --->   "%buf_48_V_load_1 = load i4* %buf_48_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 975 'load' 'buf_48_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 976 [1/1] (1.30ns)   --->   "%icmp_ln895_48 = icmp sgt i4 %p_Result_47, %buf_48_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 976 'icmp' 'icmp_ln895_48' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 977 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_48, label %50, label %._crit_edge.48" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 977 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 978 [1/1] (2.32ns)   --->   "store i4 %p_Result_47, i4* %buf_48_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 978 'store' <Predicate = (icmp_ln895_48)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 979 [1/1] (0.00ns)   --->   "br label %._crit_edge.48" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 979 'br' <Predicate = (icmp_ln895_48)> <Delay = 0.00>
ST_5 : Operation 980 [1/1] (0.00ns)   --->   "%p_Result_48 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 196, i32 199)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 980 'partselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 981 [1/2] (2.32ns)   --->   "%buf_49_V_load_1 = load i4* %buf_49_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 981 'load' 'buf_49_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 982 [1/1] (1.30ns)   --->   "%icmp_ln895_49 = icmp sgt i4 %p_Result_48, %buf_49_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 982 'icmp' 'icmp_ln895_49' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 983 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_49, label %51, label %._crit_edge.49" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 983 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 984 [1/1] (2.32ns)   --->   "store i4 %p_Result_48, i4* %buf_49_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 984 'store' <Predicate = (icmp_ln895_49)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 985 [1/1] (0.00ns)   --->   "br label %._crit_edge.49" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 985 'br' <Predicate = (icmp_ln895_49)> <Delay = 0.00>
ST_5 : Operation 986 [1/1] (0.00ns)   --->   "%p_Result_49 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 200, i32 203)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 986 'partselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 987 [1/2] (2.32ns)   --->   "%buf_50_V_load_1 = load i4* %buf_50_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 987 'load' 'buf_50_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 988 [1/1] (1.30ns)   --->   "%icmp_ln895_50 = icmp sgt i4 %p_Result_49, %buf_50_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 988 'icmp' 'icmp_ln895_50' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 989 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_50, label %52, label %._crit_edge.50" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 989 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 990 [1/1] (2.32ns)   --->   "store i4 %p_Result_49, i4* %buf_50_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 990 'store' <Predicate = (icmp_ln895_50)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 991 [1/1] (0.00ns)   --->   "br label %._crit_edge.50" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 991 'br' <Predicate = (icmp_ln895_50)> <Delay = 0.00>
ST_5 : Operation 992 [1/1] (0.00ns)   --->   "%p_Result_50 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 204, i32 207)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 992 'partselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 993 [1/2] (2.32ns)   --->   "%buf_51_V_load_1 = load i4* %buf_51_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 993 'load' 'buf_51_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 994 [1/1] (1.30ns)   --->   "%icmp_ln895_51 = icmp sgt i4 %p_Result_50, %buf_51_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 994 'icmp' 'icmp_ln895_51' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 995 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_51, label %53, label %._crit_edge.51" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 995 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 996 [1/1] (2.32ns)   --->   "store i4 %p_Result_50, i4* %buf_51_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 996 'store' <Predicate = (icmp_ln895_51)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 997 [1/1] (0.00ns)   --->   "br label %._crit_edge.51" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 997 'br' <Predicate = (icmp_ln895_51)> <Delay = 0.00>
ST_5 : Operation 998 [1/1] (0.00ns)   --->   "%p_Result_51 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 208, i32 211)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 998 'partselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 999 [1/2] (2.32ns)   --->   "%buf_52_V_load_1 = load i4* %buf_52_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 999 'load' 'buf_52_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1000 [1/1] (1.30ns)   --->   "%icmp_ln895_52 = icmp sgt i4 %p_Result_51, %buf_52_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1000 'icmp' 'icmp_ln895_52' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1001 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_52, label %54, label %._crit_edge.52" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1001 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1002 [1/1] (2.32ns)   --->   "store i4 %p_Result_51, i4* %buf_52_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1002 'store' <Predicate = (icmp_ln895_52)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1003 [1/1] (0.00ns)   --->   "br label %._crit_edge.52" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1003 'br' <Predicate = (icmp_ln895_52)> <Delay = 0.00>
ST_5 : Operation 1004 [1/1] (0.00ns)   --->   "%p_Result_52 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 212, i32 215)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1004 'partselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1005 [1/2] (2.32ns)   --->   "%buf_53_V_load_1 = load i4* %buf_53_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1005 'load' 'buf_53_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1006 [1/1] (1.30ns)   --->   "%icmp_ln895_53 = icmp sgt i4 %p_Result_52, %buf_53_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1006 'icmp' 'icmp_ln895_53' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1007 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_53, label %55, label %._crit_edge.53" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1007 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1008 [1/1] (2.32ns)   --->   "store i4 %p_Result_52, i4* %buf_53_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1008 'store' <Predicate = (icmp_ln895_53)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1009 [1/1] (0.00ns)   --->   "br label %._crit_edge.53" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1009 'br' <Predicate = (icmp_ln895_53)> <Delay = 0.00>
ST_5 : Operation 1010 [1/1] (0.00ns)   --->   "%p_Result_53 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 216, i32 219)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1010 'partselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1011 [1/2] (2.32ns)   --->   "%buf_54_V_load_1 = load i4* %buf_54_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1011 'load' 'buf_54_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1012 [1/1] (1.30ns)   --->   "%icmp_ln895_54 = icmp sgt i4 %p_Result_53, %buf_54_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1012 'icmp' 'icmp_ln895_54' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1013 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_54, label %56, label %._crit_edge.54" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1013 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1014 [1/1] (2.32ns)   --->   "store i4 %p_Result_53, i4* %buf_54_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1014 'store' <Predicate = (icmp_ln895_54)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1015 [1/1] (0.00ns)   --->   "br label %._crit_edge.54" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1015 'br' <Predicate = (icmp_ln895_54)> <Delay = 0.00>
ST_5 : Operation 1016 [1/1] (0.00ns)   --->   "%p_Result_54 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 220, i32 223)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1016 'partselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1017 [1/2] (2.32ns)   --->   "%buf_55_V_load_1 = load i4* %buf_55_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1017 'load' 'buf_55_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1018 [1/1] (1.30ns)   --->   "%icmp_ln895_55 = icmp sgt i4 %p_Result_54, %buf_55_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1018 'icmp' 'icmp_ln895_55' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1019 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_55, label %57, label %._crit_edge.55" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1019 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1020 [1/1] (2.32ns)   --->   "store i4 %p_Result_54, i4* %buf_55_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1020 'store' <Predicate = (icmp_ln895_55)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1021 [1/1] (0.00ns)   --->   "br label %._crit_edge.55" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1021 'br' <Predicate = (icmp_ln895_55)> <Delay = 0.00>
ST_5 : Operation 1022 [1/1] (0.00ns)   --->   "%p_Result_55 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 224, i32 227)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1022 'partselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1023 [1/2] (2.32ns)   --->   "%buf_56_V_load_1 = load i4* %buf_56_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1023 'load' 'buf_56_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1024 [1/1] (1.30ns)   --->   "%icmp_ln895_56 = icmp sgt i4 %p_Result_55, %buf_56_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1024 'icmp' 'icmp_ln895_56' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1025 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_56, label %58, label %._crit_edge.56" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1025 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1026 [1/1] (2.32ns)   --->   "store i4 %p_Result_55, i4* %buf_56_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1026 'store' <Predicate = (icmp_ln895_56)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1027 [1/1] (0.00ns)   --->   "br label %._crit_edge.56" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1027 'br' <Predicate = (icmp_ln895_56)> <Delay = 0.00>
ST_5 : Operation 1028 [1/1] (0.00ns)   --->   "%p_Result_56 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 228, i32 231)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1028 'partselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1029 [1/2] (2.32ns)   --->   "%buf_57_V_load_1 = load i4* %buf_57_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1029 'load' 'buf_57_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1030 [1/1] (1.30ns)   --->   "%icmp_ln895_57 = icmp sgt i4 %p_Result_56, %buf_57_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1030 'icmp' 'icmp_ln895_57' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1031 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_57, label %59, label %._crit_edge.57" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1031 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1032 [1/1] (2.32ns)   --->   "store i4 %p_Result_56, i4* %buf_57_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1032 'store' <Predicate = (icmp_ln895_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1033 [1/1] (0.00ns)   --->   "br label %._crit_edge.57" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1033 'br' <Predicate = (icmp_ln895_57)> <Delay = 0.00>
ST_5 : Operation 1034 [1/1] (0.00ns)   --->   "%p_Result_57 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 232, i32 235)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1034 'partselect' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1035 [1/2] (2.32ns)   --->   "%buf_58_V_load_1 = load i4* %buf_58_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1035 'load' 'buf_58_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1036 [1/1] (1.30ns)   --->   "%icmp_ln895_58 = icmp sgt i4 %p_Result_57, %buf_58_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1036 'icmp' 'icmp_ln895_58' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1037 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_58, label %60, label %._crit_edge.58" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1037 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1038 [1/1] (2.32ns)   --->   "store i4 %p_Result_57, i4* %buf_58_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1038 'store' <Predicate = (icmp_ln895_58)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1039 [1/1] (0.00ns)   --->   "br label %._crit_edge.58" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1039 'br' <Predicate = (icmp_ln895_58)> <Delay = 0.00>
ST_5 : Operation 1040 [1/1] (0.00ns)   --->   "%p_Result_58 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 236, i32 239)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1040 'partselect' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1041 [1/2] (2.32ns)   --->   "%buf_59_V_load_1 = load i4* %buf_59_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1041 'load' 'buf_59_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1042 [1/1] (1.30ns)   --->   "%icmp_ln895_59 = icmp sgt i4 %p_Result_58, %buf_59_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1042 'icmp' 'icmp_ln895_59' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1043 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_59, label %61, label %._crit_edge.59" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1043 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1044 [1/1] (2.32ns)   --->   "store i4 %p_Result_58, i4* %buf_59_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1044 'store' <Predicate = (icmp_ln895_59)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1045 [1/1] (0.00ns)   --->   "br label %._crit_edge.59" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1045 'br' <Predicate = (icmp_ln895_59)> <Delay = 0.00>
ST_5 : Operation 1046 [1/1] (0.00ns)   --->   "%p_Result_59 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 240, i32 243)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1046 'partselect' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1047 [1/2] (2.32ns)   --->   "%buf_60_V_load_1 = load i4* %buf_60_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1047 'load' 'buf_60_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1048 [1/1] (1.30ns)   --->   "%icmp_ln895_60 = icmp sgt i4 %p_Result_59, %buf_60_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1048 'icmp' 'icmp_ln895_60' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1049 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_60, label %62, label %._crit_edge.60" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1049 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1050 [1/1] (2.32ns)   --->   "store i4 %p_Result_59, i4* %buf_60_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1050 'store' <Predicate = (icmp_ln895_60)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1051 [1/1] (0.00ns)   --->   "br label %._crit_edge.60" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1051 'br' <Predicate = (icmp_ln895_60)> <Delay = 0.00>
ST_5 : Operation 1052 [1/1] (0.00ns)   --->   "%p_Result_60 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 244, i32 247)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1052 'partselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1053 [1/2] (2.32ns)   --->   "%buf_61_V_load_1 = load i4* %buf_61_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1053 'load' 'buf_61_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1054 [1/1] (1.30ns)   --->   "%icmp_ln895_61 = icmp sgt i4 %p_Result_60, %buf_61_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1054 'icmp' 'icmp_ln895_61' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1055 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_61, label %63, label %._crit_edge.61" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1055 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1056 [1/1] (2.32ns)   --->   "store i4 %p_Result_60, i4* %buf_61_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1056 'store' <Predicate = (icmp_ln895_61)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1057 [1/1] (0.00ns)   --->   "br label %._crit_edge.61" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1057 'br' <Predicate = (icmp_ln895_61)> <Delay = 0.00>
ST_5 : Operation 1058 [1/1] (0.00ns)   --->   "%p_Result_61 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 248, i32 251)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1058 'partselect' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1059 [1/2] (2.32ns)   --->   "%buf_62_V_load_1 = load i4* %buf_62_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1059 'load' 'buf_62_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1060 [1/1] (1.30ns)   --->   "%icmp_ln895_62 = icmp sgt i4 %p_Result_61, %buf_62_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1060 'icmp' 'icmp_ln895_62' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1061 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_62, label %64, label %._crit_edge.62" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1061 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1062 [1/1] (2.32ns)   --->   "store i4 %p_Result_61, i4* %buf_62_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1062 'store' <Predicate = (icmp_ln895_62)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1063 [1/1] (0.00ns)   --->   "br label %._crit_edge.62" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1063 'br' <Predicate = (icmp_ln895_62)> <Delay = 0.00>
ST_5 : Operation 1064 [1/1] (0.00ns)   --->   "%p_Result_62 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 252, i32 255)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1064 'partselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1065 [1/2] (2.32ns)   --->   "%buf_63_V_load_1 = load i4* %buf_63_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1065 'load' 'buf_63_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1066 [1/1] (1.30ns)   --->   "%icmp_ln895_63 = icmp sgt i4 %p_Result_62, %buf_63_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1066 'icmp' 'icmp_ln895_63' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1067 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_63, label %65, label %._crit_edge.63" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1067 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1068 [1/1] (2.32ns)   --->   "store i4 %p_Result_62, i4* %buf_63_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1068 'store' <Predicate = (icmp_ln895_63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1069 [1/1] (0.00ns)   --->   "br label %._crit_edge.63" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1069 'br' <Predicate = (icmp_ln895_63)> <Delay = 0.00>
ST_5 : Operation 1070 [1/1] (0.00ns)   --->   "%p_Result_63 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 256, i32 259)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1070 'partselect' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1071 [1/2] (2.32ns)   --->   "%buf_64_V_load_1 = load i4* %buf_64_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1071 'load' 'buf_64_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1072 [1/1] (1.30ns)   --->   "%icmp_ln895_64 = icmp sgt i4 %p_Result_63, %buf_64_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1072 'icmp' 'icmp_ln895_64' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1073 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_64, label %66, label %._crit_edge.64" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1073 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1074 [1/1] (2.32ns)   --->   "store i4 %p_Result_63, i4* %buf_64_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1074 'store' <Predicate = (icmp_ln895_64)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1075 [1/1] (0.00ns)   --->   "br label %._crit_edge.64" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1075 'br' <Predicate = (icmp_ln895_64)> <Delay = 0.00>
ST_5 : Operation 1076 [1/1] (0.00ns)   --->   "%p_Result_64 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 260, i32 263)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1076 'partselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1077 [1/2] (2.32ns)   --->   "%buf_65_V_load_1 = load i4* %buf_65_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1077 'load' 'buf_65_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1078 [1/1] (1.30ns)   --->   "%icmp_ln895_65 = icmp sgt i4 %p_Result_64, %buf_65_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1078 'icmp' 'icmp_ln895_65' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1079 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_65, label %67, label %._crit_edge.65" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1079 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1080 [1/1] (2.32ns)   --->   "store i4 %p_Result_64, i4* %buf_65_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1080 'store' <Predicate = (icmp_ln895_65)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1081 [1/1] (0.00ns)   --->   "br label %._crit_edge.65" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1081 'br' <Predicate = (icmp_ln895_65)> <Delay = 0.00>
ST_5 : Operation 1082 [1/1] (0.00ns)   --->   "%p_Result_65 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 264, i32 267)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1082 'partselect' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1083 [1/2] (2.32ns)   --->   "%buf_66_V_load_1 = load i4* %buf_66_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1083 'load' 'buf_66_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1084 [1/1] (1.30ns)   --->   "%icmp_ln895_66 = icmp sgt i4 %p_Result_65, %buf_66_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1084 'icmp' 'icmp_ln895_66' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1085 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_66, label %68, label %._crit_edge.66" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1085 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1086 [1/1] (2.32ns)   --->   "store i4 %p_Result_65, i4* %buf_66_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1086 'store' <Predicate = (icmp_ln895_66)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1087 [1/1] (0.00ns)   --->   "br label %._crit_edge.66" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1087 'br' <Predicate = (icmp_ln895_66)> <Delay = 0.00>
ST_5 : Operation 1088 [1/1] (0.00ns)   --->   "%p_Result_66 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 268, i32 271)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1088 'partselect' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1089 [1/2] (2.32ns)   --->   "%buf_67_V_load_1 = load i4* %buf_67_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1089 'load' 'buf_67_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1090 [1/1] (1.30ns)   --->   "%icmp_ln895_67 = icmp sgt i4 %p_Result_66, %buf_67_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1090 'icmp' 'icmp_ln895_67' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1091 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_67, label %69, label %._crit_edge.67" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1091 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1092 [1/1] (2.32ns)   --->   "store i4 %p_Result_66, i4* %buf_67_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1092 'store' <Predicate = (icmp_ln895_67)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1093 [1/1] (0.00ns)   --->   "br label %._crit_edge.67" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1093 'br' <Predicate = (icmp_ln895_67)> <Delay = 0.00>
ST_5 : Operation 1094 [1/1] (0.00ns)   --->   "%p_Result_67 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 272, i32 275)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1094 'partselect' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1095 [1/2] (2.32ns)   --->   "%buf_68_V_load_1 = load i4* %buf_68_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1095 'load' 'buf_68_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1096 [1/1] (1.30ns)   --->   "%icmp_ln895_68 = icmp sgt i4 %p_Result_67, %buf_68_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1096 'icmp' 'icmp_ln895_68' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1097 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_68, label %70, label %._crit_edge.68" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1097 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1098 [1/1] (2.32ns)   --->   "store i4 %p_Result_67, i4* %buf_68_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1098 'store' <Predicate = (icmp_ln895_68)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1099 [1/1] (0.00ns)   --->   "br label %._crit_edge.68" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1099 'br' <Predicate = (icmp_ln895_68)> <Delay = 0.00>
ST_5 : Operation 1100 [1/1] (0.00ns)   --->   "%p_Result_68 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 276, i32 279)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1100 'partselect' 'p_Result_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1101 [1/2] (2.32ns)   --->   "%buf_69_V_load_1 = load i4* %buf_69_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1101 'load' 'buf_69_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1102 [1/1] (1.30ns)   --->   "%icmp_ln895_69 = icmp sgt i4 %p_Result_68, %buf_69_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1102 'icmp' 'icmp_ln895_69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_69, label %71, label %._crit_edge.69" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1103 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1104 [1/1] (2.32ns)   --->   "store i4 %p_Result_68, i4* %buf_69_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1104 'store' <Predicate = (icmp_ln895_69)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1105 [1/1] (0.00ns)   --->   "br label %._crit_edge.69" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1105 'br' <Predicate = (icmp_ln895_69)> <Delay = 0.00>
ST_5 : Operation 1106 [1/1] (0.00ns)   --->   "%p_Result_69 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 280, i32 283)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1106 'partselect' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1107 [1/2] (2.32ns)   --->   "%buf_70_V_load_1 = load i4* %buf_70_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1107 'load' 'buf_70_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1108 [1/1] (1.30ns)   --->   "%icmp_ln895_70 = icmp sgt i4 %p_Result_69, %buf_70_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1108 'icmp' 'icmp_ln895_70' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_70, label %72, label %._crit_edge.70" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1109 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1110 [1/1] (2.32ns)   --->   "store i4 %p_Result_69, i4* %buf_70_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1110 'store' <Predicate = (icmp_ln895_70)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1111 [1/1] (0.00ns)   --->   "br label %._crit_edge.70" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1111 'br' <Predicate = (icmp_ln895_70)> <Delay = 0.00>
ST_5 : Operation 1112 [1/1] (0.00ns)   --->   "%p_Result_70 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 284, i32 287)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1112 'partselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1113 [1/2] (2.32ns)   --->   "%buf_71_V_load_1 = load i4* %buf_71_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1113 'load' 'buf_71_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1114 [1/1] (1.30ns)   --->   "%icmp_ln895_71 = icmp sgt i4 %p_Result_70, %buf_71_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1114 'icmp' 'icmp_ln895_71' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_71, label %73, label %._crit_edge.71" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1115 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1116 [1/1] (2.32ns)   --->   "store i4 %p_Result_70, i4* %buf_71_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1116 'store' <Predicate = (icmp_ln895_71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1117 [1/1] (0.00ns)   --->   "br label %._crit_edge.71" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1117 'br' <Predicate = (icmp_ln895_71)> <Delay = 0.00>
ST_5 : Operation 1118 [1/1] (0.00ns)   --->   "%p_Result_71 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 288, i32 291)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1118 'partselect' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1119 [1/2] (2.32ns)   --->   "%buf_72_V_load_1 = load i4* %buf_72_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1119 'load' 'buf_72_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1120 [1/1] (1.30ns)   --->   "%icmp_ln895_72 = icmp sgt i4 %p_Result_71, %buf_72_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1120 'icmp' 'icmp_ln895_72' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_72, label %74, label %._crit_edge.72" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1121 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1122 [1/1] (2.32ns)   --->   "store i4 %p_Result_71, i4* %buf_72_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1122 'store' <Predicate = (icmp_ln895_72)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1123 [1/1] (0.00ns)   --->   "br label %._crit_edge.72" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1123 'br' <Predicate = (icmp_ln895_72)> <Delay = 0.00>
ST_5 : Operation 1124 [1/1] (0.00ns)   --->   "%p_Result_72 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 292, i32 295)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1124 'partselect' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1125 [1/2] (2.32ns)   --->   "%buf_73_V_load_1 = load i4* %buf_73_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1125 'load' 'buf_73_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1126 [1/1] (1.30ns)   --->   "%icmp_ln895_73 = icmp sgt i4 %p_Result_72, %buf_73_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1126 'icmp' 'icmp_ln895_73' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_73, label %75, label %._crit_edge.73" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1127 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1128 [1/1] (2.32ns)   --->   "store i4 %p_Result_72, i4* %buf_73_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1128 'store' <Predicate = (icmp_ln895_73)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1129 [1/1] (0.00ns)   --->   "br label %._crit_edge.73" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1129 'br' <Predicate = (icmp_ln895_73)> <Delay = 0.00>
ST_5 : Operation 1130 [1/1] (0.00ns)   --->   "%p_Result_73 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 296, i32 299)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1130 'partselect' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1131 [1/2] (2.32ns)   --->   "%buf_74_V_load_1 = load i4* %buf_74_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1131 'load' 'buf_74_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1132 [1/1] (1.30ns)   --->   "%icmp_ln895_74 = icmp sgt i4 %p_Result_73, %buf_74_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1132 'icmp' 'icmp_ln895_74' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_74, label %76, label %._crit_edge.74" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1133 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1134 [1/1] (2.32ns)   --->   "store i4 %p_Result_73, i4* %buf_74_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1134 'store' <Predicate = (icmp_ln895_74)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1135 [1/1] (0.00ns)   --->   "br label %._crit_edge.74" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1135 'br' <Predicate = (icmp_ln895_74)> <Delay = 0.00>
ST_5 : Operation 1136 [1/1] (0.00ns)   --->   "%p_Result_74 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 300, i32 303)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1136 'partselect' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1137 [1/2] (2.32ns)   --->   "%buf_75_V_load_1 = load i4* %buf_75_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1137 'load' 'buf_75_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1138 [1/1] (1.30ns)   --->   "%icmp_ln895_75 = icmp sgt i4 %p_Result_74, %buf_75_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1138 'icmp' 'icmp_ln895_75' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1139 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_75, label %77, label %._crit_edge.75" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1139 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1140 [1/1] (2.32ns)   --->   "store i4 %p_Result_74, i4* %buf_75_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1140 'store' <Predicate = (icmp_ln895_75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1141 [1/1] (0.00ns)   --->   "br label %._crit_edge.75" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1141 'br' <Predicate = (icmp_ln895_75)> <Delay = 0.00>
ST_5 : Operation 1142 [1/1] (0.00ns)   --->   "%p_Result_75 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 304, i32 307)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1142 'partselect' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1143 [1/2] (2.32ns)   --->   "%buf_76_V_load_1 = load i4* %buf_76_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1143 'load' 'buf_76_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1144 [1/1] (1.30ns)   --->   "%icmp_ln895_76 = icmp sgt i4 %p_Result_75, %buf_76_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1144 'icmp' 'icmp_ln895_76' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_76, label %78, label %._crit_edge.76" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1145 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1146 [1/1] (2.32ns)   --->   "store i4 %p_Result_75, i4* %buf_76_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1146 'store' <Predicate = (icmp_ln895_76)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1147 [1/1] (0.00ns)   --->   "br label %._crit_edge.76" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1147 'br' <Predicate = (icmp_ln895_76)> <Delay = 0.00>
ST_5 : Operation 1148 [1/1] (0.00ns)   --->   "%p_Result_76 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 308, i32 311)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1148 'partselect' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1149 [1/2] (2.32ns)   --->   "%buf_77_V_load_1 = load i4* %buf_77_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1149 'load' 'buf_77_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1150 [1/1] (1.30ns)   --->   "%icmp_ln895_77 = icmp sgt i4 %p_Result_76, %buf_77_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1150 'icmp' 'icmp_ln895_77' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_77, label %79, label %._crit_edge.77" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1151 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1152 [1/1] (2.32ns)   --->   "store i4 %p_Result_76, i4* %buf_77_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1152 'store' <Predicate = (icmp_ln895_77)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1153 [1/1] (0.00ns)   --->   "br label %._crit_edge.77" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1153 'br' <Predicate = (icmp_ln895_77)> <Delay = 0.00>
ST_5 : Operation 1154 [1/1] (0.00ns)   --->   "%p_Result_77 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 312, i32 315)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1154 'partselect' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1155 [1/2] (2.32ns)   --->   "%buf_78_V_load_1 = load i4* %buf_78_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1155 'load' 'buf_78_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1156 [1/1] (1.30ns)   --->   "%icmp_ln895_78 = icmp sgt i4 %p_Result_77, %buf_78_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1156 'icmp' 'icmp_ln895_78' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_78, label %80, label %._crit_edge.78" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1157 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1158 [1/1] (2.32ns)   --->   "store i4 %p_Result_77, i4* %buf_78_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1158 'store' <Predicate = (icmp_ln895_78)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1159 [1/1] (0.00ns)   --->   "br label %._crit_edge.78" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1159 'br' <Predicate = (icmp_ln895_78)> <Delay = 0.00>
ST_5 : Operation 1160 [1/1] (0.00ns)   --->   "%p_Result_78 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 316, i32 319)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1160 'partselect' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1161 [1/2] (2.32ns)   --->   "%buf_79_V_load_1 = load i4* %buf_79_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1161 'load' 'buf_79_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1162 [1/1] (1.30ns)   --->   "%icmp_ln895_79 = icmp sgt i4 %p_Result_78, %buf_79_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1162 'icmp' 'icmp_ln895_79' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_79, label %81, label %._crit_edge.79" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1163 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1164 [1/1] (2.32ns)   --->   "store i4 %p_Result_78, i4* %buf_79_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1164 'store' <Predicate = (icmp_ln895_79)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1165 [1/1] (0.00ns)   --->   "br label %._crit_edge.79" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1165 'br' <Predicate = (icmp_ln895_79)> <Delay = 0.00>
ST_5 : Operation 1166 [1/1] (0.00ns)   --->   "%p_Result_79 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 320, i32 323)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1166 'partselect' 'p_Result_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1167 [1/2] (2.32ns)   --->   "%buf_80_V_load_1 = load i4* %buf_80_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1167 'load' 'buf_80_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1168 [1/1] (1.30ns)   --->   "%icmp_ln895_80 = icmp sgt i4 %p_Result_79, %buf_80_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1168 'icmp' 'icmp_ln895_80' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_80, label %82, label %._crit_edge.80" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1169 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1170 [1/1] (2.32ns)   --->   "store i4 %p_Result_79, i4* %buf_80_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1170 'store' <Predicate = (icmp_ln895_80)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1171 [1/1] (0.00ns)   --->   "br label %._crit_edge.80" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1171 'br' <Predicate = (icmp_ln895_80)> <Delay = 0.00>
ST_5 : Operation 1172 [1/1] (0.00ns)   --->   "%p_Result_80 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 324, i32 327)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1172 'partselect' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1173 [1/2] (2.32ns)   --->   "%buf_81_V_load_1 = load i4* %buf_81_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1173 'load' 'buf_81_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1174 [1/1] (1.30ns)   --->   "%icmp_ln895_81 = icmp sgt i4 %p_Result_80, %buf_81_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1174 'icmp' 'icmp_ln895_81' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1175 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_81, label %83, label %._crit_edge.81" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1175 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1176 [1/1] (2.32ns)   --->   "store i4 %p_Result_80, i4* %buf_81_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1176 'store' <Predicate = (icmp_ln895_81)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1177 [1/1] (0.00ns)   --->   "br label %._crit_edge.81" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1177 'br' <Predicate = (icmp_ln895_81)> <Delay = 0.00>
ST_5 : Operation 1178 [1/1] (0.00ns)   --->   "%p_Result_81 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 328, i32 331)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1178 'partselect' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1179 [1/2] (2.32ns)   --->   "%buf_82_V_load_1 = load i4* %buf_82_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1179 'load' 'buf_82_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1180 [1/1] (1.30ns)   --->   "%icmp_ln895_82 = icmp sgt i4 %p_Result_81, %buf_82_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1180 'icmp' 'icmp_ln895_82' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1181 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_82, label %84, label %._crit_edge.82" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1181 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1182 [1/1] (2.32ns)   --->   "store i4 %p_Result_81, i4* %buf_82_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1182 'store' <Predicate = (icmp_ln895_82)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1183 [1/1] (0.00ns)   --->   "br label %._crit_edge.82" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1183 'br' <Predicate = (icmp_ln895_82)> <Delay = 0.00>
ST_5 : Operation 1184 [1/1] (0.00ns)   --->   "%p_Result_82 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 332, i32 335)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1184 'partselect' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1185 [1/2] (2.32ns)   --->   "%buf_83_V_load_1 = load i4* %buf_83_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1185 'load' 'buf_83_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1186 [1/1] (1.30ns)   --->   "%icmp_ln895_83 = icmp sgt i4 %p_Result_82, %buf_83_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1186 'icmp' 'icmp_ln895_83' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1187 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_83, label %85, label %._crit_edge.83" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1187 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1188 [1/1] (2.32ns)   --->   "store i4 %p_Result_82, i4* %buf_83_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1188 'store' <Predicate = (icmp_ln895_83)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1189 [1/1] (0.00ns)   --->   "br label %._crit_edge.83" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1189 'br' <Predicate = (icmp_ln895_83)> <Delay = 0.00>
ST_5 : Operation 1190 [1/1] (0.00ns)   --->   "%p_Result_83 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 336, i32 339)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1190 'partselect' 'p_Result_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1191 [1/2] (2.32ns)   --->   "%buf_84_V_load_1 = load i4* %buf_84_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1191 'load' 'buf_84_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1192 [1/1] (1.30ns)   --->   "%icmp_ln895_84 = icmp sgt i4 %p_Result_83, %buf_84_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1192 'icmp' 'icmp_ln895_84' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1193 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_84, label %86, label %._crit_edge.84" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1193 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1194 [1/1] (2.32ns)   --->   "store i4 %p_Result_83, i4* %buf_84_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1194 'store' <Predicate = (icmp_ln895_84)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1195 [1/1] (0.00ns)   --->   "br label %._crit_edge.84" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1195 'br' <Predicate = (icmp_ln895_84)> <Delay = 0.00>
ST_5 : Operation 1196 [1/1] (0.00ns)   --->   "%p_Result_84 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 340, i32 343)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1196 'partselect' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1197 [1/2] (2.32ns)   --->   "%buf_85_V_load_1 = load i4* %buf_85_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1197 'load' 'buf_85_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1198 [1/1] (1.30ns)   --->   "%icmp_ln895_85 = icmp sgt i4 %p_Result_84, %buf_85_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1198 'icmp' 'icmp_ln895_85' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1199 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_85, label %87, label %._crit_edge.85" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1199 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1200 [1/1] (2.32ns)   --->   "store i4 %p_Result_84, i4* %buf_85_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1200 'store' <Predicate = (icmp_ln895_85)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1201 [1/1] (0.00ns)   --->   "br label %._crit_edge.85" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1201 'br' <Predicate = (icmp_ln895_85)> <Delay = 0.00>
ST_5 : Operation 1202 [1/1] (0.00ns)   --->   "%p_Result_85 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 344, i32 347)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1202 'partselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1203 [1/2] (2.32ns)   --->   "%buf_86_V_load_1 = load i4* %buf_86_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1203 'load' 'buf_86_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1204 [1/1] (1.30ns)   --->   "%icmp_ln895_86 = icmp sgt i4 %p_Result_85, %buf_86_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1204 'icmp' 'icmp_ln895_86' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1205 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_86, label %88, label %._crit_edge.86" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1205 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1206 [1/1] (2.32ns)   --->   "store i4 %p_Result_85, i4* %buf_86_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1206 'store' <Predicate = (icmp_ln895_86)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1207 [1/1] (0.00ns)   --->   "br label %._crit_edge.86" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1207 'br' <Predicate = (icmp_ln895_86)> <Delay = 0.00>
ST_5 : Operation 1208 [1/1] (0.00ns)   --->   "%p_Result_86 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 348, i32 351)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1208 'partselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1209 [1/2] (2.32ns)   --->   "%buf_87_V_load_1 = load i4* %buf_87_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1209 'load' 'buf_87_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1210 [1/1] (1.30ns)   --->   "%icmp_ln895_87 = icmp sgt i4 %p_Result_86, %buf_87_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1210 'icmp' 'icmp_ln895_87' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1211 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_87, label %89, label %._crit_edge.87" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1211 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1212 [1/1] (2.32ns)   --->   "store i4 %p_Result_86, i4* %buf_87_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1212 'store' <Predicate = (icmp_ln895_87)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1213 [1/1] (0.00ns)   --->   "br label %._crit_edge.87" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1213 'br' <Predicate = (icmp_ln895_87)> <Delay = 0.00>
ST_5 : Operation 1214 [1/1] (0.00ns)   --->   "%p_Result_87 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 352, i32 355)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1214 'partselect' 'p_Result_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1215 [1/2] (2.32ns)   --->   "%buf_88_V_load_1 = load i4* %buf_88_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1215 'load' 'buf_88_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1216 [1/1] (1.30ns)   --->   "%icmp_ln895_88 = icmp sgt i4 %p_Result_87, %buf_88_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1216 'icmp' 'icmp_ln895_88' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1217 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_88, label %90, label %._crit_edge.88" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1217 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1218 [1/1] (2.32ns)   --->   "store i4 %p_Result_87, i4* %buf_88_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1218 'store' <Predicate = (icmp_ln895_88)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1219 [1/1] (0.00ns)   --->   "br label %._crit_edge.88" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1219 'br' <Predicate = (icmp_ln895_88)> <Delay = 0.00>
ST_5 : Operation 1220 [1/1] (0.00ns)   --->   "%p_Result_88 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 356, i32 359)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1220 'partselect' 'p_Result_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1221 [1/2] (2.32ns)   --->   "%buf_89_V_load_1 = load i4* %buf_89_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1221 'load' 'buf_89_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1222 [1/1] (1.30ns)   --->   "%icmp_ln895_89 = icmp sgt i4 %p_Result_88, %buf_89_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1222 'icmp' 'icmp_ln895_89' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1223 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_89, label %91, label %._crit_edge.89" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1223 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1224 [1/1] (2.32ns)   --->   "store i4 %p_Result_88, i4* %buf_89_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1224 'store' <Predicate = (icmp_ln895_89)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1225 [1/1] (0.00ns)   --->   "br label %._crit_edge.89" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1225 'br' <Predicate = (icmp_ln895_89)> <Delay = 0.00>
ST_5 : Operation 1226 [1/1] (0.00ns)   --->   "%p_Result_89 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 360, i32 363)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1226 'partselect' 'p_Result_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1227 [1/2] (2.32ns)   --->   "%buf_90_V_load_1 = load i4* %buf_90_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1227 'load' 'buf_90_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1228 [1/1] (1.30ns)   --->   "%icmp_ln895_90 = icmp sgt i4 %p_Result_89, %buf_90_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1228 'icmp' 'icmp_ln895_90' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1229 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_90, label %92, label %._crit_edge.90" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1229 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1230 [1/1] (2.32ns)   --->   "store i4 %p_Result_89, i4* %buf_90_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1230 'store' <Predicate = (icmp_ln895_90)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1231 [1/1] (0.00ns)   --->   "br label %._crit_edge.90" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1231 'br' <Predicate = (icmp_ln895_90)> <Delay = 0.00>
ST_5 : Operation 1232 [1/1] (0.00ns)   --->   "%p_Result_90 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 364, i32 367)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1232 'partselect' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1233 [1/2] (2.32ns)   --->   "%buf_91_V_load_1 = load i4* %buf_91_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1233 'load' 'buf_91_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1234 [1/1] (1.30ns)   --->   "%icmp_ln895_91 = icmp sgt i4 %p_Result_90, %buf_91_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1234 'icmp' 'icmp_ln895_91' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1235 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_91, label %93, label %._crit_edge.91" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1235 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1236 [1/1] (2.32ns)   --->   "store i4 %p_Result_90, i4* %buf_91_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1236 'store' <Predicate = (icmp_ln895_91)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1237 [1/1] (0.00ns)   --->   "br label %._crit_edge.91" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1237 'br' <Predicate = (icmp_ln895_91)> <Delay = 0.00>
ST_5 : Operation 1238 [1/1] (0.00ns)   --->   "%p_Result_91 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 368, i32 371)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1238 'partselect' 'p_Result_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1239 [1/2] (2.32ns)   --->   "%buf_92_V_load_1 = load i4* %buf_92_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1239 'load' 'buf_92_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1240 [1/1] (1.30ns)   --->   "%icmp_ln895_92 = icmp sgt i4 %p_Result_91, %buf_92_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1240 'icmp' 'icmp_ln895_92' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1241 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_92, label %94, label %._crit_edge.92" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1241 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1242 [1/1] (2.32ns)   --->   "store i4 %p_Result_91, i4* %buf_92_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1242 'store' <Predicate = (icmp_ln895_92)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1243 [1/1] (0.00ns)   --->   "br label %._crit_edge.92" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1243 'br' <Predicate = (icmp_ln895_92)> <Delay = 0.00>
ST_5 : Operation 1244 [1/1] (0.00ns)   --->   "%p_Result_92 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 372, i32 375)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1244 'partselect' 'p_Result_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1245 [1/2] (2.32ns)   --->   "%buf_93_V_load_1 = load i4* %buf_93_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1245 'load' 'buf_93_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1246 [1/1] (1.30ns)   --->   "%icmp_ln895_93 = icmp sgt i4 %p_Result_92, %buf_93_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1246 'icmp' 'icmp_ln895_93' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_93, label %95, label %._crit_edge.93" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1247 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1248 [1/1] (2.32ns)   --->   "store i4 %p_Result_92, i4* %buf_93_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1248 'store' <Predicate = (icmp_ln895_93)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1249 [1/1] (0.00ns)   --->   "br label %._crit_edge.93" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1249 'br' <Predicate = (icmp_ln895_93)> <Delay = 0.00>
ST_5 : Operation 1250 [1/1] (0.00ns)   --->   "%p_Result_93 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 376, i32 379)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1250 'partselect' 'p_Result_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1251 [1/2] (2.32ns)   --->   "%buf_94_V_load_1 = load i4* %buf_94_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1251 'load' 'buf_94_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1252 [1/1] (1.30ns)   --->   "%icmp_ln895_94 = icmp sgt i4 %p_Result_93, %buf_94_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1252 'icmp' 'icmp_ln895_94' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1253 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_94, label %96, label %._crit_edge.94" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1253 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1254 [1/1] (2.32ns)   --->   "store i4 %p_Result_93, i4* %buf_94_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1254 'store' <Predicate = (icmp_ln895_94)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1255 [1/1] (0.00ns)   --->   "br label %._crit_edge.94" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1255 'br' <Predicate = (icmp_ln895_94)> <Delay = 0.00>
ST_5 : Operation 1256 [1/1] (0.00ns)   --->   "%p_Result_94 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 380, i32 383)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1256 'partselect' 'p_Result_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1257 [1/2] (2.32ns)   --->   "%buf_95_V_load_1 = load i4* %buf_95_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1257 'load' 'buf_95_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1258 [1/1] (1.30ns)   --->   "%icmp_ln895_95 = icmp sgt i4 %p_Result_94, %buf_95_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1258 'icmp' 'icmp_ln895_95' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1259 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_95, label %97, label %._crit_edge.95" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1259 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1260 [1/1] (2.32ns)   --->   "store i4 %p_Result_94, i4* %buf_95_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1260 'store' <Predicate = (icmp_ln895_95)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1261 [1/1] (0.00ns)   --->   "br label %._crit_edge.95" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1261 'br' <Predicate = (icmp_ln895_95)> <Delay = 0.00>
ST_5 : Operation 1262 [1/1] (0.00ns)   --->   "%p_Result_95 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 384, i32 387)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1262 'partselect' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1263 [1/2] (2.32ns)   --->   "%buf_96_V_load_1 = load i4* %buf_96_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1263 'load' 'buf_96_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1264 [1/1] (1.30ns)   --->   "%icmp_ln895_96 = icmp sgt i4 %p_Result_95, %buf_96_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1264 'icmp' 'icmp_ln895_96' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1265 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_96, label %98, label %._crit_edge.96" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1265 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1266 [1/1] (2.32ns)   --->   "store i4 %p_Result_95, i4* %buf_96_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1266 'store' <Predicate = (icmp_ln895_96)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1267 [1/1] (0.00ns)   --->   "br label %._crit_edge.96" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1267 'br' <Predicate = (icmp_ln895_96)> <Delay = 0.00>
ST_5 : Operation 1268 [1/1] (0.00ns)   --->   "%p_Result_96 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 388, i32 391)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1268 'partselect' 'p_Result_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1269 [1/2] (2.32ns)   --->   "%buf_97_V_load_1 = load i4* %buf_97_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1269 'load' 'buf_97_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1270 [1/1] (1.30ns)   --->   "%icmp_ln895_97 = icmp sgt i4 %p_Result_96, %buf_97_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1270 'icmp' 'icmp_ln895_97' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1271 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_97, label %99, label %._crit_edge.97" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1271 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1272 [1/1] (2.32ns)   --->   "store i4 %p_Result_96, i4* %buf_97_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1272 'store' <Predicate = (icmp_ln895_97)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1273 [1/1] (0.00ns)   --->   "br label %._crit_edge.97" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1273 'br' <Predicate = (icmp_ln895_97)> <Delay = 0.00>
ST_5 : Operation 1274 [1/1] (0.00ns)   --->   "%p_Result_97 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 392, i32 395)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1274 'partselect' 'p_Result_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1275 [1/2] (2.32ns)   --->   "%buf_98_V_load_1 = load i4* %buf_98_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1275 'load' 'buf_98_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1276 [1/1] (1.30ns)   --->   "%icmp_ln895_98 = icmp sgt i4 %p_Result_97, %buf_98_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1276 'icmp' 'icmp_ln895_98' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1277 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_98, label %100, label %._crit_edge.98" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1277 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1278 [1/1] (2.32ns)   --->   "store i4 %p_Result_97, i4* %buf_98_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1278 'store' <Predicate = (icmp_ln895_98)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1279 [1/1] (0.00ns)   --->   "br label %._crit_edge.98" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1279 'br' <Predicate = (icmp_ln895_98)> <Delay = 0.00>
ST_5 : Operation 1280 [1/1] (0.00ns)   --->   "%p_Result_98 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 396, i32 399)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1280 'partselect' 'p_Result_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1281 [1/2] (2.32ns)   --->   "%buf_99_V_load_1 = load i4* %buf_99_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1281 'load' 'buf_99_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1282 [1/1] (1.30ns)   --->   "%icmp_ln895_99 = icmp sgt i4 %p_Result_98, %buf_99_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1282 'icmp' 'icmp_ln895_99' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1283 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_99, label %101, label %._crit_edge.99" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1283 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1284 [1/1] (2.32ns)   --->   "store i4 %p_Result_98, i4* %buf_99_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1284 'store' <Predicate = (icmp_ln895_99)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1285 [1/1] (0.00ns)   --->   "br label %._crit_edge.99" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1285 'br' <Predicate = (icmp_ln895_99)> <Delay = 0.00>
ST_5 : Operation 1286 [1/1] (0.00ns)   --->   "%p_Result_99 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 400, i32 403)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1286 'partselect' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1287 [1/2] (2.32ns)   --->   "%buf_100_V_load_1 = load i4* %buf_100_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1287 'load' 'buf_100_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1288 [1/1] (1.30ns)   --->   "%icmp_ln895_100 = icmp sgt i4 %p_Result_99, %buf_100_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1288 'icmp' 'icmp_ln895_100' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1289 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_100, label %102, label %._crit_edge.100" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1289 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1290 [1/1] (2.32ns)   --->   "store i4 %p_Result_99, i4* %buf_100_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1290 'store' <Predicate = (icmp_ln895_100)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1291 [1/1] (0.00ns)   --->   "br label %._crit_edge.100" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1291 'br' <Predicate = (icmp_ln895_100)> <Delay = 0.00>
ST_5 : Operation 1292 [1/1] (0.00ns)   --->   "%p_Result_100 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 404, i32 407)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1292 'partselect' 'p_Result_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1293 [1/2] (2.32ns)   --->   "%buf_101_V_load_1 = load i4* %buf_101_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1293 'load' 'buf_101_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1294 [1/1] (1.30ns)   --->   "%icmp_ln895_101 = icmp sgt i4 %p_Result_100, %buf_101_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1294 'icmp' 'icmp_ln895_101' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1295 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_101, label %103, label %._crit_edge.101" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1295 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1296 [1/1] (2.32ns)   --->   "store i4 %p_Result_100, i4* %buf_101_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1296 'store' <Predicate = (icmp_ln895_101)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1297 [1/1] (0.00ns)   --->   "br label %._crit_edge.101" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1297 'br' <Predicate = (icmp_ln895_101)> <Delay = 0.00>
ST_5 : Operation 1298 [1/1] (0.00ns)   --->   "%p_Result_101 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 408, i32 411)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1298 'partselect' 'p_Result_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1299 [1/2] (2.32ns)   --->   "%buf_102_V_load_1 = load i4* %buf_102_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1299 'load' 'buf_102_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1300 [1/1] (1.30ns)   --->   "%icmp_ln895_102 = icmp sgt i4 %p_Result_101, %buf_102_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1300 'icmp' 'icmp_ln895_102' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1301 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_102, label %104, label %._crit_edge.102" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1301 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1302 [1/1] (2.32ns)   --->   "store i4 %p_Result_101, i4* %buf_102_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1302 'store' <Predicate = (icmp_ln895_102)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1303 [1/1] (0.00ns)   --->   "br label %._crit_edge.102" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1303 'br' <Predicate = (icmp_ln895_102)> <Delay = 0.00>
ST_5 : Operation 1304 [1/1] (0.00ns)   --->   "%p_Result_102 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 412, i32 415)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1304 'partselect' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1305 [1/2] (2.32ns)   --->   "%buf_103_V_load_1 = load i4* %buf_103_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1305 'load' 'buf_103_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1306 [1/1] (1.30ns)   --->   "%icmp_ln895_103 = icmp sgt i4 %p_Result_102, %buf_103_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1306 'icmp' 'icmp_ln895_103' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1307 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_103, label %105, label %._crit_edge.103" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1307 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1308 [1/1] (2.32ns)   --->   "store i4 %p_Result_102, i4* %buf_103_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1308 'store' <Predicate = (icmp_ln895_103)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1309 [1/1] (0.00ns)   --->   "br label %._crit_edge.103" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1309 'br' <Predicate = (icmp_ln895_103)> <Delay = 0.00>
ST_5 : Operation 1310 [1/1] (0.00ns)   --->   "%p_Result_103 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 416, i32 419)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1310 'partselect' 'p_Result_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1311 [1/2] (2.32ns)   --->   "%buf_104_V_load_1 = load i4* %buf_104_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1311 'load' 'buf_104_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1312 [1/1] (1.30ns)   --->   "%icmp_ln895_104 = icmp sgt i4 %p_Result_103, %buf_104_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1312 'icmp' 'icmp_ln895_104' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1313 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_104, label %106, label %._crit_edge.104" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1313 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1314 [1/1] (2.32ns)   --->   "store i4 %p_Result_103, i4* %buf_104_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1314 'store' <Predicate = (icmp_ln895_104)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1315 [1/1] (0.00ns)   --->   "br label %._crit_edge.104" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1315 'br' <Predicate = (icmp_ln895_104)> <Delay = 0.00>
ST_5 : Operation 1316 [1/1] (0.00ns)   --->   "%p_Result_104 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 420, i32 423)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1316 'partselect' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1317 [1/2] (2.32ns)   --->   "%buf_105_V_load_1 = load i4* %buf_105_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1317 'load' 'buf_105_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1318 [1/1] (1.30ns)   --->   "%icmp_ln895_105 = icmp sgt i4 %p_Result_104, %buf_105_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1318 'icmp' 'icmp_ln895_105' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1319 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_105, label %107, label %._crit_edge.105" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1319 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1320 [1/1] (2.32ns)   --->   "store i4 %p_Result_104, i4* %buf_105_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1320 'store' <Predicate = (icmp_ln895_105)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1321 [1/1] (0.00ns)   --->   "br label %._crit_edge.105" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1321 'br' <Predicate = (icmp_ln895_105)> <Delay = 0.00>
ST_5 : Operation 1322 [1/1] (0.00ns)   --->   "%p_Result_105 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 424, i32 427)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1322 'partselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1323 [1/2] (2.32ns)   --->   "%buf_106_V_load_1 = load i4* %buf_106_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1323 'load' 'buf_106_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1324 [1/1] (1.30ns)   --->   "%icmp_ln895_106 = icmp sgt i4 %p_Result_105, %buf_106_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1324 'icmp' 'icmp_ln895_106' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1325 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_106, label %108, label %._crit_edge.106" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1325 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1326 [1/1] (2.32ns)   --->   "store i4 %p_Result_105, i4* %buf_106_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1326 'store' <Predicate = (icmp_ln895_106)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1327 [1/1] (0.00ns)   --->   "br label %._crit_edge.106" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1327 'br' <Predicate = (icmp_ln895_106)> <Delay = 0.00>
ST_5 : Operation 1328 [1/1] (0.00ns)   --->   "%p_Result_106 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 428, i32 431)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1328 'partselect' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1329 [1/2] (2.32ns)   --->   "%buf_107_V_load_1 = load i4* %buf_107_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1329 'load' 'buf_107_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1330 [1/1] (1.30ns)   --->   "%icmp_ln895_107 = icmp sgt i4 %p_Result_106, %buf_107_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1330 'icmp' 'icmp_ln895_107' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1331 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_107, label %109, label %._crit_edge.107" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1331 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1332 [1/1] (2.32ns)   --->   "store i4 %p_Result_106, i4* %buf_107_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1332 'store' <Predicate = (icmp_ln895_107)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1333 [1/1] (0.00ns)   --->   "br label %._crit_edge.107" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1333 'br' <Predicate = (icmp_ln895_107)> <Delay = 0.00>
ST_5 : Operation 1334 [1/1] (0.00ns)   --->   "%p_Result_107 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 432, i32 435)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1334 'partselect' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1335 [1/2] (2.32ns)   --->   "%buf_108_V_load_1 = load i4* %buf_108_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1335 'load' 'buf_108_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1336 [1/1] (1.30ns)   --->   "%icmp_ln895_108 = icmp sgt i4 %p_Result_107, %buf_108_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1336 'icmp' 'icmp_ln895_108' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1337 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_108, label %110, label %._crit_edge.108" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1337 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1338 [1/1] (2.32ns)   --->   "store i4 %p_Result_107, i4* %buf_108_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1338 'store' <Predicate = (icmp_ln895_108)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1339 [1/1] (0.00ns)   --->   "br label %._crit_edge.108" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1339 'br' <Predicate = (icmp_ln895_108)> <Delay = 0.00>
ST_5 : Operation 1340 [1/1] (0.00ns)   --->   "%p_Result_108 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 436, i32 439)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1340 'partselect' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1341 [1/2] (2.32ns)   --->   "%buf_109_V_load_1 = load i4* %buf_109_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1341 'load' 'buf_109_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1342 [1/1] (1.30ns)   --->   "%icmp_ln895_109 = icmp sgt i4 %p_Result_108, %buf_109_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1342 'icmp' 'icmp_ln895_109' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1343 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_109, label %111, label %._crit_edge.109" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1343 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1344 [1/1] (2.32ns)   --->   "store i4 %p_Result_108, i4* %buf_109_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1344 'store' <Predicate = (icmp_ln895_109)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1345 [1/1] (0.00ns)   --->   "br label %._crit_edge.109" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1345 'br' <Predicate = (icmp_ln895_109)> <Delay = 0.00>
ST_5 : Operation 1346 [1/1] (0.00ns)   --->   "%p_Result_109 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 440, i32 443)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1346 'partselect' 'p_Result_109' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1347 [1/2] (2.32ns)   --->   "%buf_110_V_load_1 = load i4* %buf_110_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1347 'load' 'buf_110_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1348 [1/1] (1.30ns)   --->   "%icmp_ln895_110 = icmp sgt i4 %p_Result_109, %buf_110_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1348 'icmp' 'icmp_ln895_110' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1349 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_110, label %112, label %._crit_edge.110" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1349 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1350 [1/1] (2.32ns)   --->   "store i4 %p_Result_109, i4* %buf_110_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1350 'store' <Predicate = (icmp_ln895_110)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1351 [1/1] (0.00ns)   --->   "br label %._crit_edge.110" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1351 'br' <Predicate = (icmp_ln895_110)> <Delay = 0.00>
ST_5 : Operation 1352 [1/1] (0.00ns)   --->   "%p_Result_110 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 444, i32 447)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1352 'partselect' 'p_Result_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1353 [1/2] (2.32ns)   --->   "%buf_111_V_load_1 = load i4* %buf_111_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1353 'load' 'buf_111_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1354 [1/1] (1.30ns)   --->   "%icmp_ln895_111 = icmp sgt i4 %p_Result_110, %buf_111_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1354 'icmp' 'icmp_ln895_111' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1355 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_111, label %113, label %._crit_edge.111" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1355 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1356 [1/1] (2.32ns)   --->   "store i4 %p_Result_110, i4* %buf_111_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1356 'store' <Predicate = (icmp_ln895_111)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1357 [1/1] (0.00ns)   --->   "br label %._crit_edge.111" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1357 'br' <Predicate = (icmp_ln895_111)> <Delay = 0.00>
ST_5 : Operation 1358 [1/1] (0.00ns)   --->   "%p_Result_111 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 448, i32 451)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1358 'partselect' 'p_Result_111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1359 [1/2] (2.32ns)   --->   "%buf_112_V_load_1 = load i4* %buf_112_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1359 'load' 'buf_112_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1360 [1/1] (1.30ns)   --->   "%icmp_ln895_112 = icmp sgt i4 %p_Result_111, %buf_112_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1360 'icmp' 'icmp_ln895_112' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1361 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_112, label %114, label %._crit_edge.112" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1361 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1362 [1/1] (2.32ns)   --->   "store i4 %p_Result_111, i4* %buf_112_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1362 'store' <Predicate = (icmp_ln895_112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1363 [1/1] (0.00ns)   --->   "br label %._crit_edge.112" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1363 'br' <Predicate = (icmp_ln895_112)> <Delay = 0.00>
ST_5 : Operation 1364 [1/1] (0.00ns)   --->   "%p_Result_112 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 452, i32 455)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1364 'partselect' 'p_Result_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1365 [1/2] (2.32ns)   --->   "%buf_113_V_load_1 = load i4* %buf_113_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1365 'load' 'buf_113_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1366 [1/1] (1.30ns)   --->   "%icmp_ln895_113 = icmp sgt i4 %p_Result_112, %buf_113_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1366 'icmp' 'icmp_ln895_113' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1367 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_113, label %115, label %._crit_edge.113" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1367 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1368 [1/1] (2.32ns)   --->   "store i4 %p_Result_112, i4* %buf_113_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1368 'store' <Predicate = (icmp_ln895_113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1369 [1/1] (0.00ns)   --->   "br label %._crit_edge.113" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1369 'br' <Predicate = (icmp_ln895_113)> <Delay = 0.00>
ST_5 : Operation 1370 [1/1] (0.00ns)   --->   "%p_Result_113 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 456, i32 459)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1370 'partselect' 'p_Result_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1371 [1/2] (2.32ns)   --->   "%buf_114_V_load_1 = load i4* %buf_114_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1371 'load' 'buf_114_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1372 [1/1] (1.30ns)   --->   "%icmp_ln895_114 = icmp sgt i4 %p_Result_113, %buf_114_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1372 'icmp' 'icmp_ln895_114' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1373 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_114, label %116, label %._crit_edge.114" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1373 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1374 [1/1] (2.32ns)   --->   "store i4 %p_Result_113, i4* %buf_114_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1374 'store' <Predicate = (icmp_ln895_114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1375 [1/1] (0.00ns)   --->   "br label %._crit_edge.114" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1375 'br' <Predicate = (icmp_ln895_114)> <Delay = 0.00>
ST_5 : Operation 1376 [1/1] (0.00ns)   --->   "%p_Result_114 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 460, i32 463)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1376 'partselect' 'p_Result_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1377 [1/2] (2.32ns)   --->   "%buf_115_V_load_1 = load i4* %buf_115_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1377 'load' 'buf_115_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1378 [1/1] (1.30ns)   --->   "%icmp_ln895_115 = icmp sgt i4 %p_Result_114, %buf_115_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1378 'icmp' 'icmp_ln895_115' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1379 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_115, label %117, label %._crit_edge.115" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1379 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1380 [1/1] (2.32ns)   --->   "store i4 %p_Result_114, i4* %buf_115_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1380 'store' <Predicate = (icmp_ln895_115)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1381 [1/1] (0.00ns)   --->   "br label %._crit_edge.115" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1381 'br' <Predicate = (icmp_ln895_115)> <Delay = 0.00>
ST_5 : Operation 1382 [1/1] (0.00ns)   --->   "%p_Result_115 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 464, i32 467)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1382 'partselect' 'p_Result_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1383 [1/2] (2.32ns)   --->   "%buf_116_V_load_1 = load i4* %buf_116_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1383 'load' 'buf_116_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1384 [1/1] (1.30ns)   --->   "%icmp_ln895_116 = icmp sgt i4 %p_Result_115, %buf_116_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1384 'icmp' 'icmp_ln895_116' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1385 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_116, label %118, label %._crit_edge.116" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1385 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1386 [1/1] (2.32ns)   --->   "store i4 %p_Result_115, i4* %buf_116_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1386 'store' <Predicate = (icmp_ln895_116)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1387 [1/1] (0.00ns)   --->   "br label %._crit_edge.116" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1387 'br' <Predicate = (icmp_ln895_116)> <Delay = 0.00>
ST_5 : Operation 1388 [1/1] (0.00ns)   --->   "%p_Result_116 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 468, i32 471)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1388 'partselect' 'p_Result_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1389 [1/2] (2.32ns)   --->   "%buf_117_V_load_1 = load i4* %buf_117_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1389 'load' 'buf_117_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1390 [1/1] (1.30ns)   --->   "%icmp_ln895_117 = icmp sgt i4 %p_Result_116, %buf_117_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1390 'icmp' 'icmp_ln895_117' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1391 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_117, label %119, label %._crit_edge.117" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1391 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1392 [1/1] (2.32ns)   --->   "store i4 %p_Result_116, i4* %buf_117_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1392 'store' <Predicate = (icmp_ln895_117)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1393 [1/1] (0.00ns)   --->   "br label %._crit_edge.117" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1393 'br' <Predicate = (icmp_ln895_117)> <Delay = 0.00>
ST_5 : Operation 1394 [1/1] (0.00ns)   --->   "%p_Result_117 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 472, i32 475)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1394 'partselect' 'p_Result_117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1395 [1/2] (2.32ns)   --->   "%buf_118_V_load_1 = load i4* %buf_118_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1395 'load' 'buf_118_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1396 [1/1] (1.30ns)   --->   "%icmp_ln895_118 = icmp sgt i4 %p_Result_117, %buf_118_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1396 'icmp' 'icmp_ln895_118' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1397 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_118, label %120, label %._crit_edge.118" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1397 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1398 [1/1] (2.32ns)   --->   "store i4 %p_Result_117, i4* %buf_118_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1398 'store' <Predicate = (icmp_ln895_118)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1399 [1/1] (0.00ns)   --->   "br label %._crit_edge.118" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1399 'br' <Predicate = (icmp_ln895_118)> <Delay = 0.00>
ST_5 : Operation 1400 [1/1] (0.00ns)   --->   "%p_Result_118 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 476, i32 479)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1400 'partselect' 'p_Result_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1401 [1/2] (2.32ns)   --->   "%buf_119_V_load_1 = load i4* %buf_119_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1401 'load' 'buf_119_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1402 [1/1] (1.30ns)   --->   "%icmp_ln895_119 = icmp sgt i4 %p_Result_118, %buf_119_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1402 'icmp' 'icmp_ln895_119' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1403 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_119, label %121, label %._crit_edge.119" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1403 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1404 [1/1] (2.32ns)   --->   "store i4 %p_Result_118, i4* %buf_119_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1404 'store' <Predicate = (icmp_ln895_119)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1405 [1/1] (0.00ns)   --->   "br label %._crit_edge.119" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1405 'br' <Predicate = (icmp_ln895_119)> <Delay = 0.00>
ST_5 : Operation 1406 [1/1] (0.00ns)   --->   "%p_Result_119 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 480, i32 483)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1406 'partselect' 'p_Result_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1407 [1/2] (2.32ns)   --->   "%buf_120_V_load_1 = load i4* %buf_120_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1407 'load' 'buf_120_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1408 [1/1] (1.30ns)   --->   "%icmp_ln895_120 = icmp sgt i4 %p_Result_119, %buf_120_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1408 'icmp' 'icmp_ln895_120' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1409 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_120, label %122, label %._crit_edge.120" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1409 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1410 [1/1] (2.32ns)   --->   "store i4 %p_Result_119, i4* %buf_120_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1410 'store' <Predicate = (icmp_ln895_120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1411 [1/1] (0.00ns)   --->   "br label %._crit_edge.120" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1411 'br' <Predicate = (icmp_ln895_120)> <Delay = 0.00>
ST_5 : Operation 1412 [1/1] (0.00ns)   --->   "%p_Result_120 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 484, i32 487)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1412 'partselect' 'p_Result_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1413 [1/2] (2.32ns)   --->   "%buf_121_V_load_1 = load i4* %buf_121_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1413 'load' 'buf_121_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1414 [1/1] (1.30ns)   --->   "%icmp_ln895_121 = icmp sgt i4 %p_Result_120, %buf_121_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1414 'icmp' 'icmp_ln895_121' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1415 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_121, label %123, label %._crit_edge.121" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1415 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1416 [1/1] (2.32ns)   --->   "store i4 %p_Result_120, i4* %buf_121_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1416 'store' <Predicate = (icmp_ln895_121)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1417 [1/1] (0.00ns)   --->   "br label %._crit_edge.121" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1417 'br' <Predicate = (icmp_ln895_121)> <Delay = 0.00>
ST_5 : Operation 1418 [1/1] (0.00ns)   --->   "%p_Result_121 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 488, i32 491)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1418 'partselect' 'p_Result_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1419 [1/2] (2.32ns)   --->   "%buf_122_V_load_1 = load i4* %buf_122_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1419 'load' 'buf_122_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1420 [1/1] (1.30ns)   --->   "%icmp_ln895_122 = icmp sgt i4 %p_Result_121, %buf_122_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1420 'icmp' 'icmp_ln895_122' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1421 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_122, label %124, label %._crit_edge.122" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1421 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1422 [1/1] (2.32ns)   --->   "store i4 %p_Result_121, i4* %buf_122_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1422 'store' <Predicate = (icmp_ln895_122)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1423 [1/1] (0.00ns)   --->   "br label %._crit_edge.122" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1423 'br' <Predicate = (icmp_ln895_122)> <Delay = 0.00>
ST_5 : Operation 1424 [1/1] (0.00ns)   --->   "%p_Result_122 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 492, i32 495)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1424 'partselect' 'p_Result_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1425 [1/2] (2.32ns)   --->   "%buf_123_V_load_1 = load i4* %buf_123_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1425 'load' 'buf_123_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1426 [1/1] (1.30ns)   --->   "%icmp_ln895_123 = icmp sgt i4 %p_Result_122, %buf_123_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1426 'icmp' 'icmp_ln895_123' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1427 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_123, label %125, label %._crit_edge.123" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1427 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1428 [1/1] (2.32ns)   --->   "store i4 %p_Result_122, i4* %buf_123_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1428 'store' <Predicate = (icmp_ln895_123)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1429 [1/1] (0.00ns)   --->   "br label %._crit_edge.123" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1429 'br' <Predicate = (icmp_ln895_123)> <Delay = 0.00>
ST_5 : Operation 1430 [1/1] (0.00ns)   --->   "%p_Result_123 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 496, i32 499)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1430 'partselect' 'p_Result_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1431 [1/2] (2.32ns)   --->   "%buf_124_V_load_1 = load i4* %buf_124_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1431 'load' 'buf_124_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1432 [1/1] (1.30ns)   --->   "%icmp_ln895_124 = icmp sgt i4 %p_Result_123, %buf_124_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1432 'icmp' 'icmp_ln895_124' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1433 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_124, label %126, label %._crit_edge.124" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1433 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1434 [1/1] (2.32ns)   --->   "store i4 %p_Result_123, i4* %buf_124_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1434 'store' <Predicate = (icmp_ln895_124)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1435 [1/1] (0.00ns)   --->   "br label %._crit_edge.124" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1435 'br' <Predicate = (icmp_ln895_124)> <Delay = 0.00>
ST_5 : Operation 1436 [1/1] (0.00ns)   --->   "%p_Result_124 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 500, i32 503)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1436 'partselect' 'p_Result_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1437 [1/2] (2.32ns)   --->   "%buf_125_V_load_1 = load i4* %buf_125_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1437 'load' 'buf_125_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1438 [1/1] (1.30ns)   --->   "%icmp_ln895_125 = icmp sgt i4 %p_Result_124, %buf_125_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1438 'icmp' 'icmp_ln895_125' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1439 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_125, label %127, label %._crit_edge.125" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1439 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1440 [1/1] (2.32ns)   --->   "store i4 %p_Result_124, i4* %buf_125_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1440 'store' <Predicate = (icmp_ln895_125)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1441 [1/1] (0.00ns)   --->   "br label %._crit_edge.125" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1441 'br' <Predicate = (icmp_ln895_125)> <Delay = 0.00>
ST_5 : Operation 1442 [1/1] (0.00ns)   --->   "%p_Result_125 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 504, i32 507)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1442 'partselect' 'p_Result_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1443 [1/2] (2.32ns)   --->   "%buf_126_V_load_1 = load i4* %buf_126_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1443 'load' 'buf_126_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1444 [1/1] (1.30ns)   --->   "%icmp_ln895_126 = icmp sgt i4 %p_Result_125, %buf_126_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1444 'icmp' 'icmp_ln895_126' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1445 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_126, label %128, label %._crit_edge.126" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1445 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1446 [1/1] (2.32ns)   --->   "store i4 %p_Result_125, i4* %buf_126_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1446 'store' <Predicate = (icmp_ln895_126)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1447 [1/1] (0.00ns)   --->   "br label %._crit_edge.126" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1447 'br' <Predicate = (icmp_ln895_126)> <Delay = 0.00>
ST_5 : Operation 1448 [1/1] (0.00ns)   --->   "%p_Result_126 = call i4 @_ssdm_op_PartSelect.i4.i512.i32.i32(i512 %p_Val2_s, i32 508, i32 511)" [/workspace/finn-hlslib/maxpool.h:163]   --->   Operation 1448 'partselect' 'p_Result_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1449 [1/2] (2.32ns)   --->   "%buf_127_V_load_1 = load i4* %buf_127_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:164]   --->   Operation 1449 'load' 'buf_127_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1450 [1/1] (1.30ns)   --->   "%icmp_ln895_127 = icmp sgt i4 %p_Result_126, %buf_127_V_load_1" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1450 'icmp' 'icmp_ln895_127' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1451 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_127, label %129, label %hls_label_1_end" [/workspace/finn-hlslib/maxpool.h:165]   --->   Operation 1451 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1452 [1/1] (2.32ns)   --->   "store i4 %p_Result_126, i4* %buf_127_V_addr_2, align 1" [/workspace/finn-hlslib/maxpool.h:166]   --->   Operation 1452 'store' <Predicate = (icmp_ln895_127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_5 : Operation 1453 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [/workspace/finn-hlslib/maxpool.h:167]   --->   Operation 1453 'br' <Predicate = (icmp_ln895_127)> <Delay = 0.00>
ST_5 : Operation 1454 [1/1] (0.00ns)   --->   "%empty_514 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [/workspace/finn-hlslib/maxpool.h:169]   --->   Operation 1454 'specregionend' 'empty_514' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1455 [1/1] (1.56ns)   --->   "%add_ln156 = add i2 %kx_0, 1" [/workspace/finn-hlslib/maxpool.h:156]   --->   Operation 1455 'add' 'add_ln156' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node kx)   --->   "%or_ln156 = or i1 %and_ln154, %icmp_ln154" [/workspace/finn-hlslib/maxpool.h:156]   --->   Operation 1456 'or' 'or_ln156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1457 [1/1] (0.99ns) (out node of the LUT)   --->   "%kx = select i1 %or_ln156, i2 1, i2 %add_ln156" [/workspace/finn-hlslib/maxpool.h:156]   --->   Operation 1457 'select' 'kx' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1458 [1/1] (1.78ns)   --->   "%add_ln154_1 = add i5 %indvar_flatten, 1" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 1458 'add' 'add_ln154_1' <Predicate = (!icmp_ln154)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1459 [1/1] (1.21ns)   --->   "%select_ln154_1 = select i1 %icmp_ln154, i5 1, i5 %add_ln154_1" [/workspace/finn-hlslib/maxpool.h:154]   --->   Operation 1459 'select' 'select_ln154_1' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1460 [1/1] (0.00ns)   --->   "br label %.preheader110" [/workspace/finn-hlslib/maxpool.h:156]   --->   Operation 1460 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.76>
ST_6 : Operation 1461 [1/1] (1.76ns)   --->   "br label %.preheader109" [/workspace/finn-hlslib/maxpool.h:172]   --->   Operation 1461 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 1462 [1/1] (0.00ns)   --->   "%outpix_0 = phi i3 [ %outpix, %.preheader.preheader ], [ 0, %.preheader109.preheader ]"   --->   Operation 1462 'phi' 'outpix_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1463 [1/1] (1.13ns)   --->   "%icmp_ln172 = icmp eq i3 %outpix_0, -3" [/workspace/finn-hlslib/maxpool.h:172]   --->   Operation 1463 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1464 [1/1] (0.00ns)   --->   "%empty_516 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 1464 'speclooptripcount' 'empty_516' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1465 [1/1] (1.65ns)   --->   "%outpix = add i3 %outpix_0, 1" [/workspace/finn-hlslib/maxpool.h:172]   --->   Operation 1465 'add' 'outpix' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1466 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %.preheader113.loopexit, label %.preheader.preheader" [/workspace/finn-hlslib/maxpool.h:172]   --->   Operation 1466 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i3 %outpix_0 to i64" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1467 'zext' 'zext_ln177' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1468 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr [5 x i4]* %buf_0_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1468 'getelementptr' 'buf_0_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1469 [2/2] (2.32ns)   --->   "%buf_0_V_load = load i4* %buf_0_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1469 'load' 'buf_0_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1470 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_0_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1470 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1471 [1/1] (0.00ns)   --->   "%buf_1_V_addr_1 = getelementptr [5 x i4]* %buf_1_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1471 'getelementptr' 'buf_1_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1472 [2/2] (2.32ns)   --->   "%buf_1_V_load = load i4* %buf_1_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1472 'load' 'buf_1_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1473 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_1_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1473 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1474 [1/1] (0.00ns)   --->   "%buf_2_V_addr_1 = getelementptr [5 x i4]* %buf_2_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1474 'getelementptr' 'buf_2_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1475 [2/2] (2.32ns)   --->   "%buf_2_V_load = load i4* %buf_2_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1475 'load' 'buf_2_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1476 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_2_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1476 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1477 [1/1] (0.00ns)   --->   "%buf_3_V_addr_1 = getelementptr [5 x i4]* %buf_3_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1477 'getelementptr' 'buf_3_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1478 [2/2] (2.32ns)   --->   "%buf_3_V_load = load i4* %buf_3_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1478 'load' 'buf_3_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1479 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_3_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1479 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1480 [1/1] (0.00ns)   --->   "%buf_4_V_addr_1 = getelementptr [5 x i4]* %buf_4_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1480 'getelementptr' 'buf_4_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1481 [2/2] (2.32ns)   --->   "%buf_4_V_load = load i4* %buf_4_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1481 'load' 'buf_4_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1482 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_4_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1482 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1483 [1/1] (0.00ns)   --->   "%buf_5_V_addr_1 = getelementptr [5 x i4]* %buf_5_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1483 'getelementptr' 'buf_5_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1484 [2/2] (2.32ns)   --->   "%buf_5_V_load = load i4* %buf_5_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1484 'load' 'buf_5_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1485 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_5_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1485 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1486 [1/1] (0.00ns)   --->   "%buf_6_V_addr_1 = getelementptr [5 x i4]* %buf_6_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1486 'getelementptr' 'buf_6_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1487 [2/2] (2.32ns)   --->   "%buf_6_V_load = load i4* %buf_6_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1487 'load' 'buf_6_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1488 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_6_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1488 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1489 [1/1] (0.00ns)   --->   "%buf_7_V_addr_1 = getelementptr [5 x i4]* %buf_7_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1489 'getelementptr' 'buf_7_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1490 [2/2] (2.32ns)   --->   "%buf_7_V_load = load i4* %buf_7_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1490 'load' 'buf_7_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1491 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_7_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1491 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1492 [1/1] (0.00ns)   --->   "%buf_8_V_addr_1 = getelementptr [5 x i4]* %buf_8_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1492 'getelementptr' 'buf_8_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1493 [2/2] (2.32ns)   --->   "%buf_8_V_load = load i4* %buf_8_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1493 'load' 'buf_8_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1494 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_8_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1494 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1495 [1/1] (0.00ns)   --->   "%buf_9_V_addr_1 = getelementptr [5 x i4]* %buf_9_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1495 'getelementptr' 'buf_9_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1496 [2/2] (2.32ns)   --->   "%buf_9_V_load = load i4* %buf_9_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1496 'load' 'buf_9_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1497 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_9_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1497 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1498 [1/1] (0.00ns)   --->   "%buf_10_V_addr_1 = getelementptr [5 x i4]* %buf_10_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1498 'getelementptr' 'buf_10_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1499 [2/2] (2.32ns)   --->   "%buf_10_V_load = load i4* %buf_10_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1499 'load' 'buf_10_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1500 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_10_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1500 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1501 [1/1] (0.00ns)   --->   "%buf_11_V_addr_1 = getelementptr [5 x i4]* %buf_11_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1501 'getelementptr' 'buf_11_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1502 [2/2] (2.32ns)   --->   "%buf_11_V_load = load i4* %buf_11_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1502 'load' 'buf_11_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1503 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_11_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1503 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1504 [1/1] (0.00ns)   --->   "%buf_12_V_addr_1 = getelementptr [5 x i4]* %buf_12_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1504 'getelementptr' 'buf_12_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1505 [2/2] (2.32ns)   --->   "%buf_12_V_load = load i4* %buf_12_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1505 'load' 'buf_12_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1506 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_12_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1506 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1507 [1/1] (0.00ns)   --->   "%buf_13_V_addr_1 = getelementptr [5 x i4]* %buf_13_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1507 'getelementptr' 'buf_13_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1508 [2/2] (2.32ns)   --->   "%buf_13_V_load = load i4* %buf_13_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1508 'load' 'buf_13_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1509 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_13_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1509 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1510 [1/1] (0.00ns)   --->   "%buf_14_V_addr_1 = getelementptr [5 x i4]* %buf_14_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1510 'getelementptr' 'buf_14_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1511 [2/2] (2.32ns)   --->   "%buf_14_V_load = load i4* %buf_14_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1511 'load' 'buf_14_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1512 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_14_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1512 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1513 [1/1] (0.00ns)   --->   "%buf_15_V_addr_1 = getelementptr [5 x i4]* %buf_15_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1513 'getelementptr' 'buf_15_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1514 [2/2] (2.32ns)   --->   "%buf_15_V_load = load i4* %buf_15_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1514 'load' 'buf_15_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1515 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_15_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1515 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1516 [1/1] (0.00ns)   --->   "%buf_16_V_addr_1 = getelementptr [5 x i4]* %buf_16_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1516 'getelementptr' 'buf_16_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1517 [2/2] (2.32ns)   --->   "%buf_16_V_load = load i4* %buf_16_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1517 'load' 'buf_16_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1518 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_16_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1518 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1519 [1/1] (0.00ns)   --->   "%buf_17_V_addr_1 = getelementptr [5 x i4]* %buf_17_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1519 'getelementptr' 'buf_17_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1520 [2/2] (2.32ns)   --->   "%buf_17_V_load = load i4* %buf_17_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1520 'load' 'buf_17_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1521 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_17_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1521 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1522 [1/1] (0.00ns)   --->   "%buf_18_V_addr_1 = getelementptr [5 x i4]* %buf_18_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1522 'getelementptr' 'buf_18_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1523 [2/2] (2.32ns)   --->   "%buf_18_V_load = load i4* %buf_18_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1523 'load' 'buf_18_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1524 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_18_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1524 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1525 [1/1] (0.00ns)   --->   "%buf_19_V_addr_1 = getelementptr [5 x i4]* %buf_19_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1525 'getelementptr' 'buf_19_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1526 [2/2] (2.32ns)   --->   "%buf_19_V_load = load i4* %buf_19_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1526 'load' 'buf_19_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1527 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_19_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1527 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1528 [1/1] (0.00ns)   --->   "%buf_20_V_addr_1 = getelementptr [5 x i4]* %buf_20_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1528 'getelementptr' 'buf_20_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1529 [2/2] (2.32ns)   --->   "%buf_20_V_load = load i4* %buf_20_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1529 'load' 'buf_20_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1530 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_20_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1530 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1531 [1/1] (0.00ns)   --->   "%buf_21_V_addr_1 = getelementptr [5 x i4]* %buf_21_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1531 'getelementptr' 'buf_21_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1532 [2/2] (2.32ns)   --->   "%buf_21_V_load = load i4* %buf_21_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1532 'load' 'buf_21_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1533 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_21_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1533 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1534 [1/1] (0.00ns)   --->   "%buf_22_V_addr_1 = getelementptr [5 x i4]* %buf_22_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1534 'getelementptr' 'buf_22_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1535 [2/2] (2.32ns)   --->   "%buf_22_V_load = load i4* %buf_22_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1535 'load' 'buf_22_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1536 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_22_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1536 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1537 [1/1] (0.00ns)   --->   "%buf_23_V_addr_1 = getelementptr [5 x i4]* %buf_23_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1537 'getelementptr' 'buf_23_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1538 [2/2] (2.32ns)   --->   "%buf_23_V_load = load i4* %buf_23_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1538 'load' 'buf_23_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1539 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_23_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1539 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1540 [1/1] (0.00ns)   --->   "%buf_24_V_addr_1 = getelementptr [5 x i4]* %buf_24_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1540 'getelementptr' 'buf_24_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1541 [2/2] (2.32ns)   --->   "%buf_24_V_load = load i4* %buf_24_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1541 'load' 'buf_24_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1542 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_24_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1542 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1543 [1/1] (0.00ns)   --->   "%buf_25_V_addr_1 = getelementptr [5 x i4]* %buf_25_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1543 'getelementptr' 'buf_25_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1544 [2/2] (2.32ns)   --->   "%buf_25_V_load = load i4* %buf_25_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1544 'load' 'buf_25_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1545 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_25_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1545 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1546 [1/1] (0.00ns)   --->   "%buf_26_V_addr_1 = getelementptr [5 x i4]* %buf_26_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1546 'getelementptr' 'buf_26_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1547 [2/2] (2.32ns)   --->   "%buf_26_V_load = load i4* %buf_26_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1547 'load' 'buf_26_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1548 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_26_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1548 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1549 [1/1] (0.00ns)   --->   "%buf_27_V_addr_1 = getelementptr [5 x i4]* %buf_27_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1549 'getelementptr' 'buf_27_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1550 [2/2] (2.32ns)   --->   "%buf_27_V_load = load i4* %buf_27_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1550 'load' 'buf_27_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1551 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_27_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1551 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1552 [1/1] (0.00ns)   --->   "%buf_28_V_addr_1 = getelementptr [5 x i4]* %buf_28_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1552 'getelementptr' 'buf_28_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1553 [2/2] (2.32ns)   --->   "%buf_28_V_load = load i4* %buf_28_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1553 'load' 'buf_28_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1554 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_28_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1554 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1555 [1/1] (0.00ns)   --->   "%buf_29_V_addr_1 = getelementptr [5 x i4]* %buf_29_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1555 'getelementptr' 'buf_29_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1556 [2/2] (2.32ns)   --->   "%buf_29_V_load = load i4* %buf_29_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1556 'load' 'buf_29_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1557 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_29_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1557 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1558 [1/1] (0.00ns)   --->   "%buf_30_V_addr_1 = getelementptr [5 x i4]* %buf_30_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1558 'getelementptr' 'buf_30_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1559 [2/2] (2.32ns)   --->   "%buf_30_V_load = load i4* %buf_30_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1559 'load' 'buf_30_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1560 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_30_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1560 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1561 [1/1] (0.00ns)   --->   "%buf_31_V_addr_1 = getelementptr [5 x i4]* %buf_31_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1561 'getelementptr' 'buf_31_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1562 [2/2] (2.32ns)   --->   "%buf_31_V_load = load i4* %buf_31_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1562 'load' 'buf_31_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1563 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_31_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1563 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1564 [1/1] (0.00ns)   --->   "%buf_32_V_addr_1 = getelementptr [5 x i4]* %buf_32_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1564 'getelementptr' 'buf_32_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1565 [2/2] (2.32ns)   --->   "%buf_32_V_load = load i4* %buf_32_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1565 'load' 'buf_32_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1566 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_32_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1566 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1567 [1/1] (0.00ns)   --->   "%buf_33_V_addr_1 = getelementptr [5 x i4]* %buf_33_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1567 'getelementptr' 'buf_33_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1568 [2/2] (2.32ns)   --->   "%buf_33_V_load = load i4* %buf_33_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1568 'load' 'buf_33_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1569 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_33_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1569 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1570 [1/1] (0.00ns)   --->   "%buf_34_V_addr_1 = getelementptr [5 x i4]* %buf_34_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1570 'getelementptr' 'buf_34_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1571 [2/2] (2.32ns)   --->   "%buf_34_V_load = load i4* %buf_34_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1571 'load' 'buf_34_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1572 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_34_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1572 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1573 [1/1] (0.00ns)   --->   "%buf_35_V_addr_1 = getelementptr [5 x i4]* %buf_35_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1573 'getelementptr' 'buf_35_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1574 [2/2] (2.32ns)   --->   "%buf_35_V_load = load i4* %buf_35_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1574 'load' 'buf_35_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1575 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_35_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1575 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1576 [1/1] (0.00ns)   --->   "%buf_36_V_addr_1 = getelementptr [5 x i4]* %buf_36_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1576 'getelementptr' 'buf_36_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1577 [2/2] (2.32ns)   --->   "%buf_36_V_load = load i4* %buf_36_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1577 'load' 'buf_36_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1578 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_36_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1578 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1579 [1/1] (0.00ns)   --->   "%buf_37_V_addr_1 = getelementptr [5 x i4]* %buf_37_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1579 'getelementptr' 'buf_37_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1580 [2/2] (2.32ns)   --->   "%buf_37_V_load = load i4* %buf_37_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1580 'load' 'buf_37_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1581 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_37_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1581 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1582 [1/1] (0.00ns)   --->   "%buf_38_V_addr_1 = getelementptr [5 x i4]* %buf_38_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1582 'getelementptr' 'buf_38_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1583 [2/2] (2.32ns)   --->   "%buf_38_V_load = load i4* %buf_38_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1583 'load' 'buf_38_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1584 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_38_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1584 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1585 [1/1] (0.00ns)   --->   "%buf_39_V_addr_1 = getelementptr [5 x i4]* %buf_39_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1585 'getelementptr' 'buf_39_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1586 [2/2] (2.32ns)   --->   "%buf_39_V_load = load i4* %buf_39_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1586 'load' 'buf_39_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1587 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_39_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1587 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1588 [1/1] (0.00ns)   --->   "%buf_40_V_addr_1 = getelementptr [5 x i4]* %buf_40_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1588 'getelementptr' 'buf_40_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1589 [2/2] (2.32ns)   --->   "%buf_40_V_load = load i4* %buf_40_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1589 'load' 'buf_40_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1590 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_40_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1590 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1591 [1/1] (0.00ns)   --->   "%buf_41_V_addr_1 = getelementptr [5 x i4]* %buf_41_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1591 'getelementptr' 'buf_41_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1592 [2/2] (2.32ns)   --->   "%buf_41_V_load = load i4* %buf_41_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1592 'load' 'buf_41_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1593 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_41_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1593 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1594 [1/1] (0.00ns)   --->   "%buf_42_V_addr_1 = getelementptr [5 x i4]* %buf_42_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1594 'getelementptr' 'buf_42_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1595 [2/2] (2.32ns)   --->   "%buf_42_V_load = load i4* %buf_42_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1595 'load' 'buf_42_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1596 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_42_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1596 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1597 [1/1] (0.00ns)   --->   "%buf_43_V_addr_1 = getelementptr [5 x i4]* %buf_43_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1597 'getelementptr' 'buf_43_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1598 [2/2] (2.32ns)   --->   "%buf_43_V_load = load i4* %buf_43_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1598 'load' 'buf_43_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1599 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_43_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1599 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1600 [1/1] (0.00ns)   --->   "%buf_44_V_addr_1 = getelementptr [5 x i4]* %buf_44_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1600 'getelementptr' 'buf_44_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1601 [2/2] (2.32ns)   --->   "%buf_44_V_load = load i4* %buf_44_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1601 'load' 'buf_44_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1602 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_44_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1602 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1603 [1/1] (0.00ns)   --->   "%buf_45_V_addr_1 = getelementptr [5 x i4]* %buf_45_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1603 'getelementptr' 'buf_45_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1604 [2/2] (2.32ns)   --->   "%buf_45_V_load = load i4* %buf_45_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1604 'load' 'buf_45_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1605 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_45_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1605 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1606 [1/1] (0.00ns)   --->   "%buf_46_V_addr_1 = getelementptr [5 x i4]* %buf_46_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1606 'getelementptr' 'buf_46_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1607 [2/2] (2.32ns)   --->   "%buf_46_V_load = load i4* %buf_46_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1607 'load' 'buf_46_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1608 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_46_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1608 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1609 [1/1] (0.00ns)   --->   "%buf_47_V_addr_1 = getelementptr [5 x i4]* %buf_47_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1609 'getelementptr' 'buf_47_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1610 [2/2] (2.32ns)   --->   "%buf_47_V_load = load i4* %buf_47_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1610 'load' 'buf_47_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1611 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_47_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1611 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1612 [1/1] (0.00ns)   --->   "%buf_48_V_addr_1 = getelementptr [5 x i4]* %buf_48_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1612 'getelementptr' 'buf_48_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1613 [2/2] (2.32ns)   --->   "%buf_48_V_load = load i4* %buf_48_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1613 'load' 'buf_48_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1614 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_48_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1614 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1615 [1/1] (0.00ns)   --->   "%buf_49_V_addr_1 = getelementptr [5 x i4]* %buf_49_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1615 'getelementptr' 'buf_49_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1616 [2/2] (2.32ns)   --->   "%buf_49_V_load = load i4* %buf_49_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1616 'load' 'buf_49_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1617 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_49_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1617 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1618 [1/1] (0.00ns)   --->   "%buf_50_V_addr_1 = getelementptr [5 x i4]* %buf_50_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1618 'getelementptr' 'buf_50_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1619 [2/2] (2.32ns)   --->   "%buf_50_V_load = load i4* %buf_50_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1619 'load' 'buf_50_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1620 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_50_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1620 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1621 [1/1] (0.00ns)   --->   "%buf_51_V_addr_1 = getelementptr [5 x i4]* %buf_51_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1621 'getelementptr' 'buf_51_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1622 [2/2] (2.32ns)   --->   "%buf_51_V_load = load i4* %buf_51_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1622 'load' 'buf_51_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1623 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_51_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1623 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1624 [1/1] (0.00ns)   --->   "%buf_52_V_addr_1 = getelementptr [5 x i4]* %buf_52_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1624 'getelementptr' 'buf_52_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1625 [2/2] (2.32ns)   --->   "%buf_52_V_load = load i4* %buf_52_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1625 'load' 'buf_52_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1626 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_52_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1626 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1627 [1/1] (0.00ns)   --->   "%buf_53_V_addr_1 = getelementptr [5 x i4]* %buf_53_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1627 'getelementptr' 'buf_53_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1628 [2/2] (2.32ns)   --->   "%buf_53_V_load = load i4* %buf_53_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1628 'load' 'buf_53_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1629 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_53_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1629 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1630 [1/1] (0.00ns)   --->   "%buf_54_V_addr_1 = getelementptr [5 x i4]* %buf_54_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1630 'getelementptr' 'buf_54_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1631 [2/2] (2.32ns)   --->   "%buf_54_V_load = load i4* %buf_54_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1631 'load' 'buf_54_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1632 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_54_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1632 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1633 [1/1] (0.00ns)   --->   "%buf_55_V_addr_1 = getelementptr [5 x i4]* %buf_55_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1633 'getelementptr' 'buf_55_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1634 [2/2] (2.32ns)   --->   "%buf_55_V_load = load i4* %buf_55_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1634 'load' 'buf_55_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1635 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_55_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1635 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1636 [1/1] (0.00ns)   --->   "%buf_56_V_addr_1 = getelementptr [5 x i4]* %buf_56_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1636 'getelementptr' 'buf_56_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1637 [2/2] (2.32ns)   --->   "%buf_56_V_load = load i4* %buf_56_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1637 'load' 'buf_56_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1638 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_56_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1638 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1639 [1/1] (0.00ns)   --->   "%buf_57_V_addr_1 = getelementptr [5 x i4]* %buf_57_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1639 'getelementptr' 'buf_57_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1640 [2/2] (2.32ns)   --->   "%buf_57_V_load = load i4* %buf_57_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1640 'load' 'buf_57_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1641 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_57_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1641 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1642 [1/1] (0.00ns)   --->   "%buf_58_V_addr_1 = getelementptr [5 x i4]* %buf_58_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1642 'getelementptr' 'buf_58_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1643 [2/2] (2.32ns)   --->   "%buf_58_V_load = load i4* %buf_58_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1643 'load' 'buf_58_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1644 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_58_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1644 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1645 [1/1] (0.00ns)   --->   "%buf_59_V_addr_1 = getelementptr [5 x i4]* %buf_59_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1645 'getelementptr' 'buf_59_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1646 [2/2] (2.32ns)   --->   "%buf_59_V_load = load i4* %buf_59_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1646 'load' 'buf_59_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1647 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_59_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1647 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1648 [1/1] (0.00ns)   --->   "%buf_60_V_addr_1 = getelementptr [5 x i4]* %buf_60_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1648 'getelementptr' 'buf_60_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1649 [2/2] (2.32ns)   --->   "%buf_60_V_load = load i4* %buf_60_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1649 'load' 'buf_60_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1650 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_60_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1650 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1651 [1/1] (0.00ns)   --->   "%buf_61_V_addr_1 = getelementptr [5 x i4]* %buf_61_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1651 'getelementptr' 'buf_61_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1652 [2/2] (2.32ns)   --->   "%buf_61_V_load = load i4* %buf_61_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1652 'load' 'buf_61_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1653 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_61_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1653 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1654 [1/1] (0.00ns)   --->   "%buf_62_V_addr_1 = getelementptr [5 x i4]* %buf_62_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1654 'getelementptr' 'buf_62_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1655 [2/2] (2.32ns)   --->   "%buf_62_V_load = load i4* %buf_62_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1655 'load' 'buf_62_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1656 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_62_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1656 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1657 [1/1] (0.00ns)   --->   "%buf_63_V_addr_1 = getelementptr [5 x i4]* %buf_63_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1657 'getelementptr' 'buf_63_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1658 [2/2] (2.32ns)   --->   "%buf_63_V_load = load i4* %buf_63_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1658 'load' 'buf_63_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1659 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_63_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1659 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1660 [1/1] (0.00ns)   --->   "%buf_64_V_addr_1 = getelementptr [5 x i4]* %buf_64_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1660 'getelementptr' 'buf_64_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1661 [2/2] (2.32ns)   --->   "%buf_64_V_load = load i4* %buf_64_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1661 'load' 'buf_64_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1662 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_64_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1662 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1663 [1/1] (0.00ns)   --->   "%buf_65_V_addr_1 = getelementptr [5 x i4]* %buf_65_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1663 'getelementptr' 'buf_65_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1664 [2/2] (2.32ns)   --->   "%buf_65_V_load = load i4* %buf_65_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1664 'load' 'buf_65_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1665 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_65_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1665 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1666 [1/1] (0.00ns)   --->   "%buf_66_V_addr_1 = getelementptr [5 x i4]* %buf_66_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1666 'getelementptr' 'buf_66_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1667 [2/2] (2.32ns)   --->   "%buf_66_V_load = load i4* %buf_66_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1667 'load' 'buf_66_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1668 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_66_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1668 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1669 [1/1] (0.00ns)   --->   "%buf_67_V_addr_1 = getelementptr [5 x i4]* %buf_67_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1669 'getelementptr' 'buf_67_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1670 [2/2] (2.32ns)   --->   "%buf_67_V_load = load i4* %buf_67_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1670 'load' 'buf_67_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1671 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_67_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1671 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1672 [1/1] (0.00ns)   --->   "%buf_68_V_addr_1 = getelementptr [5 x i4]* %buf_68_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1672 'getelementptr' 'buf_68_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1673 [2/2] (2.32ns)   --->   "%buf_68_V_load = load i4* %buf_68_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1673 'load' 'buf_68_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1674 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_68_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1674 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1675 [1/1] (0.00ns)   --->   "%buf_69_V_addr_1 = getelementptr [5 x i4]* %buf_69_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1675 'getelementptr' 'buf_69_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1676 [2/2] (2.32ns)   --->   "%buf_69_V_load = load i4* %buf_69_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1676 'load' 'buf_69_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1677 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_69_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1677 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1678 [1/1] (0.00ns)   --->   "%buf_70_V_addr_1 = getelementptr [5 x i4]* %buf_70_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1678 'getelementptr' 'buf_70_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1679 [2/2] (2.32ns)   --->   "%buf_70_V_load = load i4* %buf_70_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1679 'load' 'buf_70_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1680 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_70_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1680 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1681 [1/1] (0.00ns)   --->   "%buf_71_V_addr_1 = getelementptr [5 x i4]* %buf_71_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1681 'getelementptr' 'buf_71_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1682 [2/2] (2.32ns)   --->   "%buf_71_V_load = load i4* %buf_71_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1682 'load' 'buf_71_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1683 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_71_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1683 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1684 [1/1] (0.00ns)   --->   "%buf_72_V_addr_1 = getelementptr [5 x i4]* %buf_72_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1684 'getelementptr' 'buf_72_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1685 [2/2] (2.32ns)   --->   "%buf_72_V_load = load i4* %buf_72_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1685 'load' 'buf_72_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1686 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_72_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1686 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1687 [1/1] (0.00ns)   --->   "%buf_73_V_addr_1 = getelementptr [5 x i4]* %buf_73_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1687 'getelementptr' 'buf_73_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1688 [2/2] (2.32ns)   --->   "%buf_73_V_load = load i4* %buf_73_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1688 'load' 'buf_73_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1689 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_73_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1689 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1690 [1/1] (0.00ns)   --->   "%buf_74_V_addr_1 = getelementptr [5 x i4]* %buf_74_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1690 'getelementptr' 'buf_74_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1691 [2/2] (2.32ns)   --->   "%buf_74_V_load = load i4* %buf_74_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1691 'load' 'buf_74_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1692 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_74_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1692 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1693 [1/1] (0.00ns)   --->   "%buf_75_V_addr_1 = getelementptr [5 x i4]* %buf_75_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1693 'getelementptr' 'buf_75_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1694 [2/2] (2.32ns)   --->   "%buf_75_V_load = load i4* %buf_75_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1694 'load' 'buf_75_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1695 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_75_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1695 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1696 [1/1] (0.00ns)   --->   "%buf_76_V_addr_1 = getelementptr [5 x i4]* %buf_76_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1696 'getelementptr' 'buf_76_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1697 [2/2] (2.32ns)   --->   "%buf_76_V_load = load i4* %buf_76_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1697 'load' 'buf_76_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1698 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_76_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1698 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1699 [1/1] (0.00ns)   --->   "%buf_77_V_addr_1 = getelementptr [5 x i4]* %buf_77_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1699 'getelementptr' 'buf_77_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1700 [2/2] (2.32ns)   --->   "%buf_77_V_load = load i4* %buf_77_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1700 'load' 'buf_77_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1701 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_77_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1701 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1702 [1/1] (0.00ns)   --->   "%buf_78_V_addr_1 = getelementptr [5 x i4]* %buf_78_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1702 'getelementptr' 'buf_78_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1703 [2/2] (2.32ns)   --->   "%buf_78_V_load = load i4* %buf_78_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1703 'load' 'buf_78_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1704 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_78_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1704 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1705 [1/1] (0.00ns)   --->   "%buf_79_V_addr_1 = getelementptr [5 x i4]* %buf_79_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1705 'getelementptr' 'buf_79_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1706 [2/2] (2.32ns)   --->   "%buf_79_V_load = load i4* %buf_79_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1706 'load' 'buf_79_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1707 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_79_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1707 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1708 [1/1] (0.00ns)   --->   "%buf_80_V_addr_1 = getelementptr [5 x i4]* %buf_80_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1708 'getelementptr' 'buf_80_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1709 [2/2] (2.32ns)   --->   "%buf_80_V_load = load i4* %buf_80_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1709 'load' 'buf_80_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1710 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_80_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1710 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1711 [1/1] (0.00ns)   --->   "%buf_81_V_addr_1 = getelementptr [5 x i4]* %buf_81_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1711 'getelementptr' 'buf_81_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1712 [2/2] (2.32ns)   --->   "%buf_81_V_load = load i4* %buf_81_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1712 'load' 'buf_81_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1713 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_81_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1713 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1714 [1/1] (0.00ns)   --->   "%buf_82_V_addr_1 = getelementptr [5 x i4]* %buf_82_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1714 'getelementptr' 'buf_82_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1715 [2/2] (2.32ns)   --->   "%buf_82_V_load = load i4* %buf_82_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1715 'load' 'buf_82_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1716 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_82_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1716 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1717 [1/1] (0.00ns)   --->   "%buf_83_V_addr_1 = getelementptr [5 x i4]* %buf_83_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1717 'getelementptr' 'buf_83_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1718 [2/2] (2.32ns)   --->   "%buf_83_V_load = load i4* %buf_83_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1718 'load' 'buf_83_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1719 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_83_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1719 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1720 [1/1] (0.00ns)   --->   "%buf_84_V_addr_1 = getelementptr [5 x i4]* %buf_84_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1720 'getelementptr' 'buf_84_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1721 [2/2] (2.32ns)   --->   "%buf_84_V_load = load i4* %buf_84_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1721 'load' 'buf_84_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1722 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_84_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1722 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1723 [1/1] (0.00ns)   --->   "%buf_85_V_addr_1 = getelementptr [5 x i4]* %buf_85_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1723 'getelementptr' 'buf_85_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1724 [2/2] (2.32ns)   --->   "%buf_85_V_load = load i4* %buf_85_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1724 'load' 'buf_85_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1725 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_85_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1725 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1726 [1/1] (0.00ns)   --->   "%buf_86_V_addr_1 = getelementptr [5 x i4]* %buf_86_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1726 'getelementptr' 'buf_86_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1727 [2/2] (2.32ns)   --->   "%buf_86_V_load = load i4* %buf_86_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1727 'load' 'buf_86_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1728 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_86_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1728 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1729 [1/1] (0.00ns)   --->   "%buf_87_V_addr_1 = getelementptr [5 x i4]* %buf_87_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1729 'getelementptr' 'buf_87_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1730 [2/2] (2.32ns)   --->   "%buf_87_V_load = load i4* %buf_87_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1730 'load' 'buf_87_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1731 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_87_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1731 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1732 [1/1] (0.00ns)   --->   "%buf_88_V_addr_1 = getelementptr [5 x i4]* %buf_88_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1732 'getelementptr' 'buf_88_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1733 [2/2] (2.32ns)   --->   "%buf_88_V_load = load i4* %buf_88_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1733 'load' 'buf_88_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1734 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_88_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1734 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1735 [1/1] (0.00ns)   --->   "%buf_89_V_addr_1 = getelementptr [5 x i4]* %buf_89_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1735 'getelementptr' 'buf_89_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1736 [2/2] (2.32ns)   --->   "%buf_89_V_load = load i4* %buf_89_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1736 'load' 'buf_89_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1737 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_89_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1737 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1738 [1/1] (0.00ns)   --->   "%buf_90_V_addr_1 = getelementptr [5 x i4]* %buf_90_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1738 'getelementptr' 'buf_90_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1739 [2/2] (2.32ns)   --->   "%buf_90_V_load = load i4* %buf_90_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1739 'load' 'buf_90_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1740 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_90_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1740 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1741 [1/1] (0.00ns)   --->   "%buf_91_V_addr_1 = getelementptr [5 x i4]* %buf_91_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1741 'getelementptr' 'buf_91_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1742 [2/2] (2.32ns)   --->   "%buf_91_V_load = load i4* %buf_91_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1742 'load' 'buf_91_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1743 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_91_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1743 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1744 [1/1] (0.00ns)   --->   "%buf_92_V_addr_1 = getelementptr [5 x i4]* %buf_92_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1744 'getelementptr' 'buf_92_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1745 [2/2] (2.32ns)   --->   "%buf_92_V_load = load i4* %buf_92_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1745 'load' 'buf_92_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1746 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_92_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1746 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1747 [1/1] (0.00ns)   --->   "%buf_93_V_addr_1 = getelementptr [5 x i4]* %buf_93_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1747 'getelementptr' 'buf_93_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1748 [2/2] (2.32ns)   --->   "%buf_93_V_load = load i4* %buf_93_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1748 'load' 'buf_93_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1749 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_93_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1749 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1750 [1/1] (0.00ns)   --->   "%buf_94_V_addr_1 = getelementptr [5 x i4]* %buf_94_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1750 'getelementptr' 'buf_94_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1751 [2/2] (2.32ns)   --->   "%buf_94_V_load = load i4* %buf_94_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1751 'load' 'buf_94_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1752 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_94_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1752 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1753 [1/1] (0.00ns)   --->   "%buf_95_V_addr_1 = getelementptr [5 x i4]* %buf_95_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1753 'getelementptr' 'buf_95_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1754 [2/2] (2.32ns)   --->   "%buf_95_V_load = load i4* %buf_95_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1754 'load' 'buf_95_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1755 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_95_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1755 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1756 [1/1] (0.00ns)   --->   "%buf_96_V_addr_1 = getelementptr [5 x i4]* %buf_96_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1756 'getelementptr' 'buf_96_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1757 [2/2] (2.32ns)   --->   "%buf_96_V_load = load i4* %buf_96_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1757 'load' 'buf_96_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1758 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_96_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1758 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1759 [1/1] (0.00ns)   --->   "%buf_97_V_addr_1 = getelementptr [5 x i4]* %buf_97_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1759 'getelementptr' 'buf_97_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1760 [2/2] (2.32ns)   --->   "%buf_97_V_load = load i4* %buf_97_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1760 'load' 'buf_97_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1761 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_97_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1761 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1762 [1/1] (0.00ns)   --->   "%buf_98_V_addr_1 = getelementptr [5 x i4]* %buf_98_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1762 'getelementptr' 'buf_98_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1763 [2/2] (2.32ns)   --->   "%buf_98_V_load = load i4* %buf_98_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1763 'load' 'buf_98_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1764 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_98_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1764 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1765 [1/1] (0.00ns)   --->   "%buf_99_V_addr_1 = getelementptr [5 x i4]* %buf_99_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1765 'getelementptr' 'buf_99_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1766 [2/2] (2.32ns)   --->   "%buf_99_V_load = load i4* %buf_99_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1766 'load' 'buf_99_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1767 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_99_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1767 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1768 [1/1] (0.00ns)   --->   "%buf_100_V_addr_1 = getelementptr [5 x i4]* %buf_100_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1768 'getelementptr' 'buf_100_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1769 [2/2] (2.32ns)   --->   "%buf_100_V_load = load i4* %buf_100_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1769 'load' 'buf_100_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1770 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_100_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1770 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1771 [1/1] (0.00ns)   --->   "%buf_101_V_addr_1 = getelementptr [5 x i4]* %buf_101_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1771 'getelementptr' 'buf_101_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1772 [2/2] (2.32ns)   --->   "%buf_101_V_load = load i4* %buf_101_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1772 'load' 'buf_101_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1773 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_101_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1773 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1774 [1/1] (0.00ns)   --->   "%buf_102_V_addr_1 = getelementptr [5 x i4]* %buf_102_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1774 'getelementptr' 'buf_102_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1775 [2/2] (2.32ns)   --->   "%buf_102_V_load = load i4* %buf_102_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1775 'load' 'buf_102_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1776 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_102_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1776 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1777 [1/1] (0.00ns)   --->   "%buf_103_V_addr_1 = getelementptr [5 x i4]* %buf_103_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1777 'getelementptr' 'buf_103_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1778 [2/2] (2.32ns)   --->   "%buf_103_V_load = load i4* %buf_103_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1778 'load' 'buf_103_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1779 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_103_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1779 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1780 [1/1] (0.00ns)   --->   "%buf_104_V_addr_1 = getelementptr [5 x i4]* %buf_104_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1780 'getelementptr' 'buf_104_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1781 [2/2] (2.32ns)   --->   "%buf_104_V_load = load i4* %buf_104_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1781 'load' 'buf_104_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1782 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_104_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1782 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1783 [1/1] (0.00ns)   --->   "%buf_105_V_addr_1 = getelementptr [5 x i4]* %buf_105_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1783 'getelementptr' 'buf_105_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1784 [2/2] (2.32ns)   --->   "%buf_105_V_load = load i4* %buf_105_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1784 'load' 'buf_105_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1785 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_105_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1785 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1786 [1/1] (0.00ns)   --->   "%buf_106_V_addr_1 = getelementptr [5 x i4]* %buf_106_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1786 'getelementptr' 'buf_106_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1787 [2/2] (2.32ns)   --->   "%buf_106_V_load = load i4* %buf_106_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1787 'load' 'buf_106_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1788 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_106_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1788 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1789 [1/1] (0.00ns)   --->   "%buf_107_V_addr_1 = getelementptr [5 x i4]* %buf_107_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1789 'getelementptr' 'buf_107_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1790 [2/2] (2.32ns)   --->   "%buf_107_V_load = load i4* %buf_107_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1790 'load' 'buf_107_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1791 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_107_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1791 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1792 [1/1] (0.00ns)   --->   "%buf_108_V_addr_1 = getelementptr [5 x i4]* %buf_108_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1792 'getelementptr' 'buf_108_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1793 [2/2] (2.32ns)   --->   "%buf_108_V_load = load i4* %buf_108_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1793 'load' 'buf_108_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1794 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_108_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1794 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1795 [1/1] (0.00ns)   --->   "%buf_109_V_addr_1 = getelementptr [5 x i4]* %buf_109_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1795 'getelementptr' 'buf_109_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1796 [2/2] (2.32ns)   --->   "%buf_109_V_load = load i4* %buf_109_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1796 'load' 'buf_109_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1797 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_109_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1797 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1798 [1/1] (0.00ns)   --->   "%buf_110_V_addr_1 = getelementptr [5 x i4]* %buf_110_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1798 'getelementptr' 'buf_110_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1799 [2/2] (2.32ns)   --->   "%buf_110_V_load = load i4* %buf_110_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1799 'load' 'buf_110_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1800 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_110_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1800 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1801 [1/1] (0.00ns)   --->   "%buf_111_V_addr_1 = getelementptr [5 x i4]* %buf_111_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1801 'getelementptr' 'buf_111_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1802 [2/2] (2.32ns)   --->   "%buf_111_V_load = load i4* %buf_111_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1802 'load' 'buf_111_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1803 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_111_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1803 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1804 [1/1] (0.00ns)   --->   "%buf_112_V_addr_1 = getelementptr [5 x i4]* %buf_112_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1804 'getelementptr' 'buf_112_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1805 [2/2] (2.32ns)   --->   "%buf_112_V_load = load i4* %buf_112_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1805 'load' 'buf_112_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1806 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_112_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1806 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1807 [1/1] (0.00ns)   --->   "%buf_113_V_addr_1 = getelementptr [5 x i4]* %buf_113_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1807 'getelementptr' 'buf_113_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1808 [2/2] (2.32ns)   --->   "%buf_113_V_load = load i4* %buf_113_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1808 'load' 'buf_113_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1809 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_113_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1809 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1810 [1/1] (0.00ns)   --->   "%buf_114_V_addr_1 = getelementptr [5 x i4]* %buf_114_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1810 'getelementptr' 'buf_114_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1811 [2/2] (2.32ns)   --->   "%buf_114_V_load = load i4* %buf_114_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1811 'load' 'buf_114_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1812 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_114_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1812 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1813 [1/1] (0.00ns)   --->   "%buf_115_V_addr_1 = getelementptr [5 x i4]* %buf_115_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1813 'getelementptr' 'buf_115_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1814 [2/2] (2.32ns)   --->   "%buf_115_V_load = load i4* %buf_115_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1814 'load' 'buf_115_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1815 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_115_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1815 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1816 [1/1] (0.00ns)   --->   "%buf_116_V_addr_1 = getelementptr [5 x i4]* %buf_116_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1816 'getelementptr' 'buf_116_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1817 [2/2] (2.32ns)   --->   "%buf_116_V_load = load i4* %buf_116_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1817 'load' 'buf_116_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1818 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_116_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1818 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1819 [1/1] (0.00ns)   --->   "%buf_117_V_addr_1 = getelementptr [5 x i4]* %buf_117_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1819 'getelementptr' 'buf_117_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1820 [2/2] (2.32ns)   --->   "%buf_117_V_load = load i4* %buf_117_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1820 'load' 'buf_117_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1821 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_117_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1821 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1822 [1/1] (0.00ns)   --->   "%buf_118_V_addr_1 = getelementptr [5 x i4]* %buf_118_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1822 'getelementptr' 'buf_118_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1823 [2/2] (2.32ns)   --->   "%buf_118_V_load = load i4* %buf_118_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1823 'load' 'buf_118_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1824 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_118_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1824 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1825 [1/1] (0.00ns)   --->   "%buf_119_V_addr_1 = getelementptr [5 x i4]* %buf_119_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1825 'getelementptr' 'buf_119_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1826 [2/2] (2.32ns)   --->   "%buf_119_V_load = load i4* %buf_119_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1826 'load' 'buf_119_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1827 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_119_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1827 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1828 [1/1] (0.00ns)   --->   "%buf_120_V_addr_1 = getelementptr [5 x i4]* %buf_120_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1828 'getelementptr' 'buf_120_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1829 [2/2] (2.32ns)   --->   "%buf_120_V_load = load i4* %buf_120_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1829 'load' 'buf_120_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1830 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_120_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1830 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1831 [1/1] (0.00ns)   --->   "%buf_121_V_addr_1 = getelementptr [5 x i4]* %buf_121_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1831 'getelementptr' 'buf_121_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1832 [2/2] (2.32ns)   --->   "%buf_121_V_load = load i4* %buf_121_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1832 'load' 'buf_121_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1833 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_121_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1833 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1834 [1/1] (0.00ns)   --->   "%buf_122_V_addr_1 = getelementptr [5 x i4]* %buf_122_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1834 'getelementptr' 'buf_122_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1835 [2/2] (2.32ns)   --->   "%buf_122_V_load = load i4* %buf_122_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1835 'load' 'buf_122_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1836 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_122_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1836 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1837 [1/1] (0.00ns)   --->   "%buf_123_V_addr_1 = getelementptr [5 x i4]* %buf_123_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1837 'getelementptr' 'buf_123_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1838 [2/2] (2.32ns)   --->   "%buf_123_V_load = load i4* %buf_123_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1838 'load' 'buf_123_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1839 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_123_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1839 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1840 [1/1] (0.00ns)   --->   "%buf_124_V_addr_1 = getelementptr [5 x i4]* %buf_124_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1840 'getelementptr' 'buf_124_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1841 [2/2] (2.32ns)   --->   "%buf_124_V_load = load i4* %buf_124_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1841 'load' 'buf_124_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1842 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_124_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1842 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1843 [1/1] (0.00ns)   --->   "%buf_125_V_addr_1 = getelementptr [5 x i4]* %buf_125_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1843 'getelementptr' 'buf_125_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1844 [2/2] (2.32ns)   --->   "%buf_125_V_load = load i4* %buf_125_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1844 'load' 'buf_125_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1845 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_125_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1845 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1846 [1/1] (0.00ns)   --->   "%buf_126_V_addr_1 = getelementptr [5 x i4]* %buf_126_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1846 'getelementptr' 'buf_126_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1847 [2/2] (2.32ns)   --->   "%buf_126_V_load = load i4* %buf_126_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1847 'load' 'buf_126_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1848 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_126_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1848 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1849 [1/1] (0.00ns)   --->   "%buf_127_V_addr_1 = getelementptr [5 x i4]* %buf_127_V, i64 0, i64 %zext_ln177" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1849 'getelementptr' 'buf_127_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 1850 [2/2] (2.32ns)   --->   "%buf_127_V_load = load i4* %buf_127_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1850 'load' 'buf_127_V_load' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1851 [1/1] (2.32ns)   --->   "store i4 -8, i4* %buf_127_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:179]   --->   Operation 1851 'store' <Predicate = (!icmp_ln172)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_7 : Operation 1852 [1/1] (0.00ns)   --->   "br label %.preheader113"   --->   Operation 1852 'br' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.32>
ST_8 : Operation 1853 [1/2] (2.32ns)   --->   "%buf_0_V_load = load i4* %buf_0_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1853 'load' 'buf_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1854 [1/2] (2.32ns)   --->   "%buf_1_V_load = load i4* %buf_1_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1854 'load' 'buf_1_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1855 [1/2] (2.32ns)   --->   "%buf_2_V_load = load i4* %buf_2_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1855 'load' 'buf_2_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1856 [1/2] (2.32ns)   --->   "%buf_3_V_load = load i4* %buf_3_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1856 'load' 'buf_3_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1857 [1/2] (2.32ns)   --->   "%buf_4_V_load = load i4* %buf_4_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1857 'load' 'buf_4_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1858 [1/2] (2.32ns)   --->   "%buf_5_V_load = load i4* %buf_5_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1858 'load' 'buf_5_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1859 [1/2] (2.32ns)   --->   "%buf_6_V_load = load i4* %buf_6_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1859 'load' 'buf_6_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1860 [1/2] (2.32ns)   --->   "%buf_7_V_load = load i4* %buf_7_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1860 'load' 'buf_7_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1861 [1/2] (2.32ns)   --->   "%buf_8_V_load = load i4* %buf_8_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1861 'load' 'buf_8_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1862 [1/2] (2.32ns)   --->   "%buf_9_V_load = load i4* %buf_9_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1862 'load' 'buf_9_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1863 [1/2] (2.32ns)   --->   "%buf_10_V_load = load i4* %buf_10_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1863 'load' 'buf_10_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1864 [1/2] (2.32ns)   --->   "%buf_11_V_load = load i4* %buf_11_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1864 'load' 'buf_11_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1865 [1/2] (2.32ns)   --->   "%buf_12_V_load = load i4* %buf_12_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1865 'load' 'buf_12_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1866 [1/2] (2.32ns)   --->   "%buf_13_V_load = load i4* %buf_13_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1866 'load' 'buf_13_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1867 [1/2] (2.32ns)   --->   "%buf_14_V_load = load i4* %buf_14_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1867 'load' 'buf_14_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1868 [1/2] (2.32ns)   --->   "%buf_15_V_load = load i4* %buf_15_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1868 'load' 'buf_15_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1869 [1/2] (2.32ns)   --->   "%buf_16_V_load = load i4* %buf_16_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1869 'load' 'buf_16_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1870 [1/2] (2.32ns)   --->   "%buf_17_V_load = load i4* %buf_17_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1870 'load' 'buf_17_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1871 [1/2] (2.32ns)   --->   "%buf_18_V_load = load i4* %buf_18_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1871 'load' 'buf_18_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1872 [1/2] (2.32ns)   --->   "%buf_19_V_load = load i4* %buf_19_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1872 'load' 'buf_19_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1873 [1/2] (2.32ns)   --->   "%buf_20_V_load = load i4* %buf_20_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1873 'load' 'buf_20_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1874 [1/2] (2.32ns)   --->   "%buf_21_V_load = load i4* %buf_21_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1874 'load' 'buf_21_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1875 [1/2] (2.32ns)   --->   "%buf_22_V_load = load i4* %buf_22_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1875 'load' 'buf_22_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1876 [1/2] (2.32ns)   --->   "%buf_23_V_load = load i4* %buf_23_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1876 'load' 'buf_23_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1877 [1/2] (2.32ns)   --->   "%buf_24_V_load = load i4* %buf_24_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1877 'load' 'buf_24_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1878 [1/2] (2.32ns)   --->   "%buf_25_V_load = load i4* %buf_25_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1878 'load' 'buf_25_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1879 [1/2] (2.32ns)   --->   "%buf_26_V_load = load i4* %buf_26_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1879 'load' 'buf_26_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1880 [1/2] (2.32ns)   --->   "%buf_27_V_load = load i4* %buf_27_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1880 'load' 'buf_27_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1881 [1/2] (2.32ns)   --->   "%buf_28_V_load = load i4* %buf_28_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1881 'load' 'buf_28_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1882 [1/2] (2.32ns)   --->   "%buf_29_V_load = load i4* %buf_29_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1882 'load' 'buf_29_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1883 [1/2] (2.32ns)   --->   "%buf_30_V_load = load i4* %buf_30_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1883 'load' 'buf_30_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1884 [1/2] (2.32ns)   --->   "%buf_31_V_load = load i4* %buf_31_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1884 'load' 'buf_31_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1885 [1/2] (2.32ns)   --->   "%buf_32_V_load = load i4* %buf_32_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1885 'load' 'buf_32_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1886 [1/2] (2.32ns)   --->   "%buf_33_V_load = load i4* %buf_33_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1886 'load' 'buf_33_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1887 [1/2] (2.32ns)   --->   "%buf_34_V_load = load i4* %buf_34_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1887 'load' 'buf_34_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1888 [1/2] (2.32ns)   --->   "%buf_35_V_load = load i4* %buf_35_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1888 'load' 'buf_35_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1889 [1/2] (2.32ns)   --->   "%buf_36_V_load = load i4* %buf_36_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1889 'load' 'buf_36_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1890 [1/2] (2.32ns)   --->   "%buf_37_V_load = load i4* %buf_37_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1890 'load' 'buf_37_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1891 [1/2] (2.32ns)   --->   "%buf_38_V_load = load i4* %buf_38_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1891 'load' 'buf_38_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1892 [1/2] (2.32ns)   --->   "%buf_39_V_load = load i4* %buf_39_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1892 'load' 'buf_39_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1893 [1/2] (2.32ns)   --->   "%buf_40_V_load = load i4* %buf_40_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1893 'load' 'buf_40_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1894 [1/2] (2.32ns)   --->   "%buf_41_V_load = load i4* %buf_41_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1894 'load' 'buf_41_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1895 [1/2] (2.32ns)   --->   "%buf_42_V_load = load i4* %buf_42_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1895 'load' 'buf_42_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1896 [1/2] (2.32ns)   --->   "%buf_43_V_load = load i4* %buf_43_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1896 'load' 'buf_43_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1897 [1/2] (2.32ns)   --->   "%buf_44_V_load = load i4* %buf_44_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1897 'load' 'buf_44_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1898 [1/2] (2.32ns)   --->   "%buf_45_V_load = load i4* %buf_45_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1898 'load' 'buf_45_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1899 [1/2] (2.32ns)   --->   "%buf_46_V_load = load i4* %buf_46_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1899 'load' 'buf_46_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1900 [1/2] (2.32ns)   --->   "%buf_47_V_load = load i4* %buf_47_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1900 'load' 'buf_47_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1901 [1/2] (2.32ns)   --->   "%buf_48_V_load = load i4* %buf_48_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1901 'load' 'buf_48_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1902 [1/2] (2.32ns)   --->   "%buf_49_V_load = load i4* %buf_49_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1902 'load' 'buf_49_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1903 [1/2] (2.32ns)   --->   "%buf_50_V_load = load i4* %buf_50_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1903 'load' 'buf_50_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1904 [1/2] (2.32ns)   --->   "%buf_51_V_load = load i4* %buf_51_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1904 'load' 'buf_51_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1905 [1/2] (2.32ns)   --->   "%buf_52_V_load = load i4* %buf_52_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1905 'load' 'buf_52_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1906 [1/2] (2.32ns)   --->   "%buf_53_V_load = load i4* %buf_53_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1906 'load' 'buf_53_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1907 [1/2] (2.32ns)   --->   "%buf_54_V_load = load i4* %buf_54_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1907 'load' 'buf_54_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1908 [1/2] (2.32ns)   --->   "%buf_55_V_load = load i4* %buf_55_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1908 'load' 'buf_55_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1909 [1/2] (2.32ns)   --->   "%buf_56_V_load = load i4* %buf_56_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1909 'load' 'buf_56_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1910 [1/2] (2.32ns)   --->   "%buf_57_V_load = load i4* %buf_57_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1910 'load' 'buf_57_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1911 [1/2] (2.32ns)   --->   "%buf_58_V_load = load i4* %buf_58_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1911 'load' 'buf_58_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1912 [1/2] (2.32ns)   --->   "%buf_59_V_load = load i4* %buf_59_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1912 'load' 'buf_59_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1913 [1/2] (2.32ns)   --->   "%buf_60_V_load = load i4* %buf_60_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1913 'load' 'buf_60_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1914 [1/2] (2.32ns)   --->   "%buf_61_V_load = load i4* %buf_61_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1914 'load' 'buf_61_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1915 [1/2] (2.32ns)   --->   "%buf_62_V_load = load i4* %buf_62_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1915 'load' 'buf_62_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1916 [1/2] (2.32ns)   --->   "%buf_63_V_load = load i4* %buf_63_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1916 'load' 'buf_63_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1917 [1/2] (2.32ns)   --->   "%buf_64_V_load = load i4* %buf_64_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1917 'load' 'buf_64_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1918 [1/2] (2.32ns)   --->   "%buf_65_V_load = load i4* %buf_65_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1918 'load' 'buf_65_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1919 [1/2] (2.32ns)   --->   "%buf_66_V_load = load i4* %buf_66_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1919 'load' 'buf_66_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1920 [1/2] (2.32ns)   --->   "%buf_67_V_load = load i4* %buf_67_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1920 'load' 'buf_67_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1921 [1/2] (2.32ns)   --->   "%buf_68_V_load = load i4* %buf_68_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1921 'load' 'buf_68_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1922 [1/2] (2.32ns)   --->   "%buf_69_V_load = load i4* %buf_69_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1922 'load' 'buf_69_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1923 [1/2] (2.32ns)   --->   "%buf_70_V_load = load i4* %buf_70_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1923 'load' 'buf_70_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1924 [1/2] (2.32ns)   --->   "%buf_71_V_load = load i4* %buf_71_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1924 'load' 'buf_71_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1925 [1/2] (2.32ns)   --->   "%buf_72_V_load = load i4* %buf_72_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1925 'load' 'buf_72_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1926 [1/2] (2.32ns)   --->   "%buf_73_V_load = load i4* %buf_73_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1926 'load' 'buf_73_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1927 [1/2] (2.32ns)   --->   "%buf_74_V_load = load i4* %buf_74_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1927 'load' 'buf_74_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1928 [1/2] (2.32ns)   --->   "%buf_75_V_load = load i4* %buf_75_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1928 'load' 'buf_75_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1929 [1/2] (2.32ns)   --->   "%buf_76_V_load = load i4* %buf_76_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1929 'load' 'buf_76_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1930 [1/2] (2.32ns)   --->   "%buf_77_V_load = load i4* %buf_77_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1930 'load' 'buf_77_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1931 [1/2] (2.32ns)   --->   "%buf_78_V_load = load i4* %buf_78_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1931 'load' 'buf_78_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1932 [1/2] (2.32ns)   --->   "%buf_79_V_load = load i4* %buf_79_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1932 'load' 'buf_79_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1933 [1/2] (2.32ns)   --->   "%buf_80_V_load = load i4* %buf_80_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1933 'load' 'buf_80_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1934 [1/2] (2.32ns)   --->   "%buf_81_V_load = load i4* %buf_81_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1934 'load' 'buf_81_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1935 [1/2] (2.32ns)   --->   "%buf_82_V_load = load i4* %buf_82_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1935 'load' 'buf_82_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1936 [1/2] (2.32ns)   --->   "%buf_83_V_load = load i4* %buf_83_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1936 'load' 'buf_83_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1937 [1/2] (2.32ns)   --->   "%buf_84_V_load = load i4* %buf_84_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1937 'load' 'buf_84_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1938 [1/2] (2.32ns)   --->   "%buf_85_V_load = load i4* %buf_85_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1938 'load' 'buf_85_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1939 [1/2] (2.32ns)   --->   "%buf_86_V_load = load i4* %buf_86_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1939 'load' 'buf_86_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1940 [1/2] (2.32ns)   --->   "%buf_87_V_load = load i4* %buf_87_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1940 'load' 'buf_87_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1941 [1/2] (2.32ns)   --->   "%buf_88_V_load = load i4* %buf_88_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1941 'load' 'buf_88_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1942 [1/2] (2.32ns)   --->   "%buf_89_V_load = load i4* %buf_89_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1942 'load' 'buf_89_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1943 [1/2] (2.32ns)   --->   "%buf_90_V_load = load i4* %buf_90_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1943 'load' 'buf_90_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1944 [1/2] (2.32ns)   --->   "%buf_91_V_load = load i4* %buf_91_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1944 'load' 'buf_91_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1945 [1/2] (2.32ns)   --->   "%buf_92_V_load = load i4* %buf_92_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1945 'load' 'buf_92_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1946 [1/2] (2.32ns)   --->   "%buf_93_V_load = load i4* %buf_93_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1946 'load' 'buf_93_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1947 [1/2] (2.32ns)   --->   "%buf_94_V_load = load i4* %buf_94_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1947 'load' 'buf_94_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1948 [1/2] (2.32ns)   --->   "%buf_95_V_load = load i4* %buf_95_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1948 'load' 'buf_95_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1949 [1/2] (2.32ns)   --->   "%buf_96_V_load = load i4* %buf_96_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1949 'load' 'buf_96_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1950 [1/2] (2.32ns)   --->   "%buf_97_V_load = load i4* %buf_97_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1950 'load' 'buf_97_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1951 [1/2] (2.32ns)   --->   "%buf_98_V_load = load i4* %buf_98_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1951 'load' 'buf_98_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1952 [1/2] (2.32ns)   --->   "%buf_99_V_load = load i4* %buf_99_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1952 'load' 'buf_99_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1953 [1/2] (2.32ns)   --->   "%buf_100_V_load = load i4* %buf_100_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1953 'load' 'buf_100_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1954 [1/2] (2.32ns)   --->   "%buf_101_V_load = load i4* %buf_101_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1954 'load' 'buf_101_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1955 [1/2] (2.32ns)   --->   "%buf_102_V_load = load i4* %buf_102_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1955 'load' 'buf_102_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1956 [1/2] (2.32ns)   --->   "%buf_103_V_load = load i4* %buf_103_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1956 'load' 'buf_103_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1957 [1/2] (2.32ns)   --->   "%buf_104_V_load = load i4* %buf_104_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1957 'load' 'buf_104_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1958 [1/2] (2.32ns)   --->   "%buf_105_V_load = load i4* %buf_105_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1958 'load' 'buf_105_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1959 [1/2] (2.32ns)   --->   "%buf_106_V_load = load i4* %buf_106_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1959 'load' 'buf_106_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1960 [1/2] (2.32ns)   --->   "%buf_107_V_load = load i4* %buf_107_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1960 'load' 'buf_107_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1961 [1/2] (2.32ns)   --->   "%buf_108_V_load = load i4* %buf_108_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1961 'load' 'buf_108_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1962 [1/2] (2.32ns)   --->   "%buf_109_V_load = load i4* %buf_109_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1962 'load' 'buf_109_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1963 [1/2] (2.32ns)   --->   "%buf_110_V_load = load i4* %buf_110_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1963 'load' 'buf_110_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1964 [1/2] (2.32ns)   --->   "%buf_111_V_load = load i4* %buf_111_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1964 'load' 'buf_111_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1965 [1/2] (2.32ns)   --->   "%buf_112_V_load = load i4* %buf_112_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1965 'load' 'buf_112_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1966 [1/2] (2.32ns)   --->   "%buf_113_V_load = load i4* %buf_113_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1966 'load' 'buf_113_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1967 [1/2] (2.32ns)   --->   "%buf_114_V_load = load i4* %buf_114_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1967 'load' 'buf_114_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1968 [1/2] (2.32ns)   --->   "%buf_115_V_load = load i4* %buf_115_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1968 'load' 'buf_115_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1969 [1/2] (2.32ns)   --->   "%buf_116_V_load = load i4* %buf_116_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1969 'load' 'buf_116_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1970 [1/2] (2.32ns)   --->   "%buf_117_V_load = load i4* %buf_117_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1970 'load' 'buf_117_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1971 [1/2] (2.32ns)   --->   "%buf_118_V_load = load i4* %buf_118_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1971 'load' 'buf_118_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1972 [1/2] (2.32ns)   --->   "%buf_119_V_load = load i4* %buf_119_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1972 'load' 'buf_119_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1973 [1/2] (2.32ns)   --->   "%buf_120_V_load = load i4* %buf_120_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1973 'load' 'buf_120_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1974 [1/2] (2.32ns)   --->   "%buf_121_V_load = load i4* %buf_121_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1974 'load' 'buf_121_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1975 [1/2] (2.32ns)   --->   "%buf_122_V_load = load i4* %buf_122_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1975 'load' 'buf_122_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1976 [1/2] (2.32ns)   --->   "%buf_123_V_load = load i4* %buf_123_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1976 'load' 'buf_123_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1977 [1/2] (2.32ns)   --->   "%buf_124_V_load = load i4* %buf_124_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1977 'load' 'buf_124_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1978 [1/2] (2.32ns)   --->   "%buf_125_V_load = load i4* %buf_125_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1978 'load' 'buf_125_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1979 [1/2] (2.32ns)   --->   "%buf_126_V_load = load i4* %buf_126_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1979 'load' 'buf_126_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1980 [1/2] (2.32ns)   --->   "%buf_127_V_load = load i4* %buf_127_V_addr_1, align 1" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1980 'load' 'buf_127_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 5> <RAM>
ST_8 : Operation 1981 [1/1] (0.00ns)   --->   "%tmp_V = call i512 @_ssdm_op_BitConcatenate.i512.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %buf_127_V_load, i4 %buf_126_V_load, i4 %buf_125_V_load, i4 %buf_124_V_load, i4 %buf_123_V_load, i4 %buf_122_V_load, i4 %buf_121_V_load, i4 %buf_120_V_load, i4 %buf_119_V_load, i4 %buf_118_V_load, i4 %buf_117_V_load, i4 %buf_116_V_load, i4 %buf_115_V_load, i4 %buf_114_V_load, i4 %buf_113_V_load, i4 %buf_112_V_load, i4 %buf_111_V_load, i4 %buf_110_V_load, i4 %buf_109_V_load, i4 %buf_108_V_load, i4 %buf_107_V_load, i4 %buf_106_V_load, i4 %buf_105_V_load, i4 %buf_104_V_load, i4 %buf_103_V_load, i4 %buf_102_V_load, i4 %buf_101_V_load, i4 %buf_100_V_load, i4 %buf_99_V_load, i4 %buf_98_V_load, i4 %buf_97_V_load, i4 %buf_96_V_load, i4 %buf_95_V_load, i4 %buf_94_V_load, i4 %buf_93_V_load, i4 %buf_92_V_load, i4 %buf_91_V_load, i4 %buf_90_V_load, i4 %buf_89_V_load, i4 %buf_88_V_load, i4 %buf_87_V_load, i4 %buf_86_V_load, i4 %buf_85_V_load, i4 %buf_84_V_load, i4 %buf_83_V_load, i4 %buf_82_V_load, i4 %buf_81_V_load, i4 %buf_80_V_load, i4 %buf_79_V_load, i4 %buf_78_V_load, i4 %buf_77_V_load, i4 %buf_76_V_load, i4 %buf_75_V_load, i4 %buf_74_V_load, i4 %buf_73_V_load, i4 %buf_72_V_load, i4 %buf_71_V_load, i4 %buf_70_V_load, i4 %buf_69_V_load, i4 %buf_68_V_load, i4 %buf_67_V_load, i4 %buf_66_V_load, i4 %buf_65_V_load, i4 %buf_64_V_load, i4 %buf_63_V_load, i4 %buf_62_V_load, i4 %buf_61_V_load, i4 %buf_60_V_load, i4 %buf_59_V_load, i4 %buf_58_V_load, i4 %buf_57_V_load, i4 %buf_56_V_load, i4 %buf_55_V_load, i4 %buf_54_V_load, i4 %buf_53_V_load, i4 %buf_52_V_load, i4 %buf_51_V_load, i4 %buf_50_V_load, i4 %buf_49_V_load, i4 %buf_48_V_load, i4 %buf_47_V_load, i4 %buf_46_V_load, i4 %buf_45_V_load, i4 %buf_44_V_load, i4 %buf_43_V_load, i4 %buf_42_V_load, i4 %buf_41_V_load, i4 %buf_40_V_load, i4 %buf_39_V_load, i4 %buf_38_V_load, i4 %buf_37_V_load, i4 %buf_36_V_load, i4 %buf_35_V_load, i4 %buf_34_V_load, i4 %buf_33_V_load, i4 %buf_32_V_load, i4 %buf_31_V_load, i4 %buf_30_V_load, i4 %buf_29_V_load, i4 %buf_28_V_load, i4 %buf_27_V_load, i4 %buf_26_V_load, i4 %buf_25_V_load, i4 %buf_24_V_load, i4 %buf_23_V_load, i4 %buf_22_V_load, i4 %buf_21_V_load, i4 %buf_20_V_load, i4 %buf_19_V_load, i4 %buf_18_V_load, i4 %buf_17_V_load, i4 %buf_16_V_load, i4 %buf_15_V_load, i4 %buf_14_V_load, i4 %buf_13_V_load, i4 %buf_12_V_load, i4 %buf_11_V_load, i4 %buf_10_V_load, i4 %buf_9_V_load, i4 %buf_8_V_load, i4 %buf_7_V_load, i4 %buf_6_V_load, i4 %buf_5_V_load, i4 %buf_4_V_load, i4 %buf_3_V_load, i4 %buf_2_V_load, i4 %buf_1_V_load, i4 %buf_0_V_load)" [/workspace/finn-hlslib/maxpool.h:177]   --->   Operation 1981 'bitconcatenate' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1982 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %out_V_V, i512 %tmp_V)" [/workspace/finn-hlslib/maxpool.h:181]   --->   Operation 1982 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 1983 [1/1] (0.00ns)   --->   "br label %.preheader109" [/workspace/finn-hlslib/maxpool.h:172]   --->   Operation 1983 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /workspace/finn-hlslib/maxpool.h:145) [135]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /workspace/finn-hlslib/maxpool.h:145) [135]  (0 ns)
	'getelementptr' operation ('buf_0_V_addr', /workspace/finn-hlslib/maxpool.h:148) [142]  (0 ns)
	'store' operation ('store_ln148', /workspace/finn-hlslib/maxpool.h:148) of constant 8 on array 'buf[0].V', /workspace/finn-hlslib/maxpool.h:143 [143]  (2.32 ns)

 <State 3>: 2.11ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln152', /workspace/finn-hlslib/maxpool.h:152) [403]  (1.13 ns)
	blocking operation 0.978 ns on control path)

 <State 4>: 7.3ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', /workspace/finn-hlslib/maxpool.h:154) with incoming values : ('select_ln154_1', /workspace/finn-hlslib/maxpool.h:154) [411]  (0 ns)
	'icmp' operation ('icmp_ln154', /workspace/finn-hlslib/maxpool.h:154) [419]  (1.36 ns)
	'select' operation ('select_ln154', /workspace/finn-hlslib/maxpool.h:154) [420]  (0.98 ns)
	'add' operation ('xp', /workspace/finn-hlslib/maxpool.h:154) [424]  (1.65 ns)
	'select' operation ('select_ln164', /workspace/finn-hlslib/maxpool.h:164) [425]  (0.98 ns)
	'getelementptr' operation ('buf_70_V_addr_2', /workspace/finn-hlslib/maxpool.h:164) [1061]  (0 ns)
	'load' operation ('buf_70_V_load_1', /workspace/finn-hlslib/maxpool.h:164) on array 'buf[70].V', /workspace/finn-hlslib/maxpool.h:143 [1062]  (2.32 ns)

 <State 5>: 3.62ns
The critical path consists of the following:
	'load' operation ('buf_0_V_load_1', /workspace/finn-hlslib/maxpool.h:164) on array 'buf[0].V', /workspace/finn-hlslib/maxpool.h:143 [432]  (2.32 ns)
	'icmp' operation ('icmp_ln895', /workspace/finn-hlslib/maxpool.h:165) [433]  (1.3 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('outpix') with incoming values : ('outpix', /workspace/finn-hlslib/maxpool.h:172) [1592]  (1.77 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'phi' operation ('outpix') with incoming values : ('outpix', /workspace/finn-hlslib/maxpool.h:172) [1592]  (0 ns)
	'getelementptr' operation ('buf_0_V_addr_1', /workspace/finn-hlslib/maxpool.h:177) [1599]  (0 ns)
	'load' operation ('buf_0_V_load', /workspace/finn-hlslib/maxpool.h:177) on array 'buf[0].V', /workspace/finn-hlslib/maxpool.h:143 [1600]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('buf_0_V_load', /workspace/finn-hlslib/maxpool.h:177) on array 'buf[0].V', /workspace/finn-hlslib/maxpool.h:143 [1600]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
