.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx */
.set Rx__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Rx__0__MASK, 0x01
.set Rx__0__PC, CYREG_IO_PC_PRT15_PC0
.set Rx__0__PORT, 15
.set Rx__0__SHIFT, 0
.set Rx__AG, CYREG_PRT15_AG
.set Rx__AMUX, CYREG_PRT15_AMUX
.set Rx__BIE, CYREG_PRT15_BIE
.set Rx__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Rx__BYP, CYREG_PRT15_BYP
.set Rx__CTL, CYREG_PRT15_CTL
.set Rx__DM0, CYREG_PRT15_DM0
.set Rx__DM1, CYREG_PRT15_DM1
.set Rx__DM2, CYREG_PRT15_DM2
.set Rx__DR, CYREG_PRT15_DR
.set Rx__INP_DIS, CYREG_PRT15_INP_DIS
.set Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Rx__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Rx__LCD_EN, CYREG_PRT15_LCD_EN
.set Rx__MASK, 0x01
.set Rx__PORT, 15
.set Rx__PRT, CYREG_PRT15_PRT
.set Rx__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Rx__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Rx__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Rx__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Rx__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Rx__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Rx__PS, CYREG_PRT15_PS
.set Rx__SHIFT, 0
.set Rx__SLW, CYREG_PRT15_SLW

/* Tx */
.set Tx__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Tx__0__MASK, 0x04
.set Tx__0__PC, CYREG_PRT12_PC2
.set Tx__0__PORT, 12
.set Tx__0__SHIFT, 2
.set Tx__AG, CYREG_PRT12_AG
.set Tx__BIE, CYREG_PRT12_BIE
.set Tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx__BYP, CYREG_PRT12_BYP
.set Tx__DM0, CYREG_PRT12_DM0
.set Tx__DM1, CYREG_PRT12_DM1
.set Tx__DM2, CYREG_PRT12_DM2
.set Tx__DR, CYREG_PRT12_DR
.set Tx__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx__MASK, 0x04
.set Tx__PORT, 12
.set Tx__PRT, CYREG_PRT12_PRT
.set Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx__PS, CYREG_PRT12_PS
.set Tx__SHIFT, 2
.set Tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx__SLW, CYREG_PRT12_SLW

/* PWR */
.set PWR__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set PWR__0__MASK, 0x02
.set PWR__0__PC, CYREG_PRT2_PC1
.set PWR__0__PORT, 2
.set PWR__0__SHIFT, 1
.set PWR__AG, CYREG_PRT2_AG
.set PWR__AMUX, CYREG_PRT2_AMUX
.set PWR__BIE, CYREG_PRT2_BIE
.set PWR__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PWR__BYP, CYREG_PRT2_BYP
.set PWR__CTL, CYREG_PRT2_CTL
.set PWR__DM0, CYREG_PRT2_DM0
.set PWR__DM1, CYREG_PRT2_DM1
.set PWR__DM2, CYREG_PRT2_DM2
.set PWR__DR, CYREG_PRT2_DR
.set PWR__INP_DIS, CYREG_PRT2_INP_DIS
.set PWR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PWR__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PWR__LCD_EN, CYREG_PRT2_LCD_EN
.set PWR__MASK, 0x02
.set PWR__PORT, 2
.set PWR__PRT, CYREG_PRT2_PRT
.set PWR__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PWR__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PWR__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PWR__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PWR__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PWR__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PWR__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PWR__PS, CYREG_PRT2_PS
.set PWR__SHIFT, 1
.set PWR__SLW, CYREG_PRT2_SLW

/* UART_BUART */
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB07_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04

/* DENCA */
.set DENCA__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set DENCA__0__MASK, 0x40
.set DENCA__0__PC, CYREG_PRT0_PC6
.set DENCA__0__PORT, 0
.set DENCA__0__SHIFT, 6
.set DENCA__AG, CYREG_PRT0_AG
.set DENCA__AMUX, CYREG_PRT0_AMUX
.set DENCA__BIE, CYREG_PRT0_BIE
.set DENCA__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DENCA__BYP, CYREG_PRT0_BYP
.set DENCA__CTL, CYREG_PRT0_CTL
.set DENCA__DM0, CYREG_PRT0_DM0
.set DENCA__DM1, CYREG_PRT0_DM1
.set DENCA__DM2, CYREG_PRT0_DM2
.set DENCA__DR, CYREG_PRT0_DR
.set DENCA__INP_DIS, CYREG_PRT0_INP_DIS
.set DENCA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DENCA__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DENCA__LCD_EN, CYREG_PRT0_LCD_EN
.set DENCA__MASK, 0x40
.set DENCA__PORT, 0
.set DENCA__PRT, CYREG_PRT0_PRT
.set DENCA__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DENCA__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DENCA__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DENCA__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DENCA__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DENCA__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DENCA__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DENCA__PS, CYREG_PRT0_PS
.set DENCA__SHIFT, 6
.set DENCA__SLW, CYREG_PRT0_SLW

/* DENCB */
.set DENCB__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set DENCB__0__MASK, 0x04
.set DENCB__0__PC, CYREG_PRT0_PC2
.set DENCB__0__PORT, 0
.set DENCB__0__SHIFT, 2
.set DENCB__AG, CYREG_PRT0_AG
.set DENCB__AMUX, CYREG_PRT0_AMUX
.set DENCB__BIE, CYREG_PRT0_BIE
.set DENCB__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DENCB__BYP, CYREG_PRT0_BYP
.set DENCB__CTL, CYREG_PRT0_CTL
.set DENCB__DM0, CYREG_PRT0_DM0
.set DENCB__DM1, CYREG_PRT0_DM1
.set DENCB__DM2, CYREG_PRT0_DM2
.set DENCB__DR, CYREG_PRT0_DR
.set DENCB__INP_DIS, CYREG_PRT0_INP_DIS
.set DENCB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DENCB__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DENCB__LCD_EN, CYREG_PRT0_LCD_EN
.set DENCB__MASK, 0x04
.set DENCB__PORT, 0
.set DENCB__PRT, CYREG_PRT0_PRT
.set DENCB__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DENCB__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DENCB__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DENCB__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DENCB__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DENCB__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DENCB__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DENCB__PS, CYREG_PRT0_PS
.set DENCB__SHIFT, 2
.set DENCB__SLW, CYREG_PRT0_SLW

/* DVDAC_DMA */
.set DVDAC_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set DVDAC_DMA__DRQ_NUMBER, 4
.set DVDAC_DMA__NUMBEROF_TDS, 0
.set DVDAC_DMA__PRIORITY, 2
.set DVDAC_DMA__TERMIN_EN, 0
.set DVDAC_DMA__TERMIN_SEL, 0
.set DVDAC_DMA__TERMOUT0_EN, 0
.set DVDAC_DMA__TERMOUT0_SEL, 0
.set DVDAC_DMA__TERMOUT1_EN, 0
.set DVDAC_DMA__TERMOUT1_SEL, 0

/* DVDAC_IntClock */
.set DVDAC_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set DVDAC_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set DVDAC_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set DVDAC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set DVDAC_IntClock__INDEX, 0x03
.set DVDAC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DVDAC_IntClock__PM_ACT_MSK, 0x08
.set DVDAC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DVDAC_IntClock__PM_STBY_MSK, 0x08

/* DVDAC_VDAC8_viDAC8 */
.set DVDAC_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set DVDAC_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set DVDAC_VDAC8_viDAC8__D, CYREG_DAC2_D
.set DVDAC_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set DVDAC_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set DVDAC_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set DVDAC_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set DVDAC_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set DVDAC_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set DVDAC_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set DVDAC_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set DVDAC_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set DVDAC_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set DVDAC_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set DVDAC_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set DVDAC_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set DVDAC_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set DVDAC_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set DVDAC_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set DVDAC_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set DVDAC_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set DVDAC_VDAC8_viDAC8__TST, CYREG_DAC2_TST

/* ESTOP */
.set ESTOP__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set ESTOP__0__MASK, 0x08
.set ESTOP__0__PC, CYREG_PRT12_PC3
.set ESTOP__0__PORT, 12
.set ESTOP__0__SHIFT, 3
.set ESTOP__AG, CYREG_PRT12_AG
.set ESTOP__BIE, CYREG_PRT12_BIE
.set ESTOP__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ESTOP__BYP, CYREG_PRT12_BYP
.set ESTOP__DM0, CYREG_PRT12_DM0
.set ESTOP__DM1, CYREG_PRT12_DM1
.set ESTOP__DM2, CYREG_PRT12_DM2
.set ESTOP__DR, CYREG_PRT12_DR
.set ESTOP__INP_DIS, CYREG_PRT12_INP_DIS
.set ESTOP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ESTOP__MASK, 0x08
.set ESTOP__PORT, 12
.set ESTOP__PRT, CYREG_PRT12_PRT
.set ESTOP__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ESTOP__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ESTOP__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ESTOP__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ESTOP__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ESTOP__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ESTOP__PS, CYREG_PRT12_PS
.set ESTOP__SHIFT, 3
.set ESTOP__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ESTOP__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ESTOP__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ESTOP__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ESTOP__SLW, CYREG_PRT12_SLW

/* SENCA */
.set SENCA__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set SENCA__0__MASK, 0x80
.set SENCA__0__PC, CYREG_PRT0_PC7
.set SENCA__0__PORT, 0
.set SENCA__0__SHIFT, 7
.set SENCA__AG, CYREG_PRT0_AG
.set SENCA__AMUX, CYREG_PRT0_AMUX
.set SENCA__BIE, CYREG_PRT0_BIE
.set SENCA__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SENCA__BYP, CYREG_PRT0_BYP
.set SENCA__CTL, CYREG_PRT0_CTL
.set SENCA__DM0, CYREG_PRT0_DM0
.set SENCA__DM1, CYREG_PRT0_DM1
.set SENCA__DM2, CYREG_PRT0_DM2
.set SENCA__DR, CYREG_PRT0_DR
.set SENCA__INP_DIS, CYREG_PRT0_INP_DIS
.set SENCA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SENCA__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SENCA__LCD_EN, CYREG_PRT0_LCD_EN
.set SENCA__MASK, 0x80
.set SENCA__PORT, 0
.set SENCA__PRT, CYREG_PRT0_PRT
.set SENCA__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SENCA__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SENCA__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SENCA__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SENCA__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SENCA__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SENCA__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SENCA__PS, CYREG_PRT0_PS
.set SENCA__SHIFT, 7
.set SENCA__SLW, CYREG_PRT0_SLW

/* SENCB */
.set SENCB__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set SENCB__0__MASK, 0x20
.set SENCB__0__PC, CYREG_PRT0_PC5
.set SENCB__0__PORT, 0
.set SENCB__0__SHIFT, 5
.set SENCB__AG, CYREG_PRT0_AG
.set SENCB__AMUX, CYREG_PRT0_AMUX
.set SENCB__BIE, CYREG_PRT0_BIE
.set SENCB__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SENCB__BYP, CYREG_PRT0_BYP
.set SENCB__CTL, CYREG_PRT0_CTL
.set SENCB__DM0, CYREG_PRT0_DM0
.set SENCB__DM1, CYREG_PRT0_DM1
.set SENCB__DM2, CYREG_PRT0_DM2
.set SENCB__DR, CYREG_PRT0_DR
.set SENCB__INP_DIS, CYREG_PRT0_INP_DIS
.set SENCB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SENCB__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SENCB__LCD_EN, CYREG_PRT0_LCD_EN
.set SENCB__MASK, 0x20
.set SENCB__PORT, 0
.set SENCB__PRT, CYREG_PRT0_PRT
.set SENCB__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SENCB__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SENCB__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SENCB__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SENCB__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SENCB__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SENCB__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SENCB__PS, CYREG_PRT0_PS
.set SENCB__SHIFT, 5
.set SENCB__SLW, CYREG_PRT0_SLW

/* USBFS_arb_int */
.set USBFS_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_arb_int__INTC_MASK, 0x400000
.set USBFS_arb_int__INTC_NUMBER, 22
.set USBFS_arb_int__INTC_PRIOR_NUM, 7
.set USBFS_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBFS_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_bus_reset */
.set USBFS_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_bus_reset__INTC_MASK, 0x800000
.set USBFS_bus_reset__INTC_NUMBER, 23
.set USBFS_bus_reset__INTC_PRIOR_NUM, 7
.set USBFS_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBFS_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_Dm */
.set USBFS_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBFS_Dm__0__MASK, 0x80
.set USBFS_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBFS_Dm__0__PORT, 15
.set USBFS_Dm__0__SHIFT, 7
.set USBFS_Dm__AG, CYREG_PRT15_AG
.set USBFS_Dm__AMUX, CYREG_PRT15_AMUX
.set USBFS_Dm__BIE, CYREG_PRT15_BIE
.set USBFS_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_Dm__BYP, CYREG_PRT15_BYP
.set USBFS_Dm__CTL, CYREG_PRT15_CTL
.set USBFS_Dm__DM0, CYREG_PRT15_DM0
.set USBFS_Dm__DM1, CYREG_PRT15_DM1
.set USBFS_Dm__DM2, CYREG_PRT15_DM2
.set USBFS_Dm__DR, CYREG_PRT15_DR
.set USBFS_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBFS_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_Dm__MASK, 0x80
.set USBFS_Dm__PORT, 15
.set USBFS_Dm__PRT, CYREG_PRT15_PRT
.set USBFS_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_Dm__PS, CYREG_PRT15_PS
.set USBFS_Dm__SHIFT, 7
.set USBFS_Dm__SLW, CYREG_PRT15_SLW

/* USBFS_Dp */
.set USBFS_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBFS_Dp__0__MASK, 0x40
.set USBFS_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBFS_Dp__0__PORT, 15
.set USBFS_Dp__0__SHIFT, 6
.set USBFS_Dp__AG, CYREG_PRT15_AG
.set USBFS_Dp__AMUX, CYREG_PRT15_AMUX
.set USBFS_Dp__BIE, CYREG_PRT15_BIE
.set USBFS_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBFS_Dp__BYP, CYREG_PRT15_BYP
.set USBFS_Dp__CTL, CYREG_PRT15_CTL
.set USBFS_Dp__DM0, CYREG_PRT15_DM0
.set USBFS_Dp__DM1, CYREG_PRT15_DM1
.set USBFS_Dp__DM2, CYREG_PRT15_DM2
.set USBFS_Dp__DR, CYREG_PRT15_DR
.set USBFS_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBFS_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBFS_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBFS_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBFS_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBFS_Dp__MASK, 0x40
.set USBFS_Dp__PORT, 15
.set USBFS_Dp__PRT, CYREG_PRT15_PRT
.set USBFS_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBFS_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBFS_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBFS_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBFS_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBFS_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBFS_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBFS_Dp__PS, CYREG_PRT15_PS
.set USBFS_Dp__SHIFT, 6
.set USBFS_Dp__SLW, CYREG_PRT15_SLW
.set USBFS_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBFS_dp_int */
.set USBFS_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_dp_int__INTC_MASK, 0x1000
.set USBFS_dp_int__INTC_NUMBER, 12
.set USBFS_dp_int__INTC_PRIOR_NUM, 7
.set USBFS_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBFS_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_0 */
.set USBFS_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_0__INTC_MASK, 0x1000000
.set USBFS_ep_0__INTC_NUMBER, 24
.set USBFS_ep_0__INTC_PRIOR_NUM, 7
.set USBFS_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBFS_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_1 */
.set USBFS_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_1__INTC_MASK, 0x04
.set USBFS_ep_1__INTC_NUMBER, 2
.set USBFS_ep_1__INTC_PRIOR_NUM, 7
.set USBFS_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBFS_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep_2 */
.set USBFS_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ep_2__INTC_MASK, 0x08
.set USBFS_ep_2__INTC_NUMBER, 3
.set USBFS_ep_2__INTC_PRIOR_NUM, 7
.set USBFS_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBFS_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_ep1 */
.set USBFS_ep1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set USBFS_ep1__DRQ_NUMBER, 0
.set USBFS_ep1__NUMBEROF_TDS, 0
.set USBFS_ep1__PRIORITY, 2
.set USBFS_ep1__TERMIN_EN, 1
.set USBFS_ep1__TERMIN_SEL, 0
.set USBFS_ep1__TERMOUT0_EN, 0
.set USBFS_ep1__TERMOUT0_SEL, 0
.set USBFS_ep1__TERMOUT1_EN, 0
.set USBFS_ep1__TERMOUT1_SEL, 0

/* USBFS_ep2 */
.set USBFS_ep2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set USBFS_ep2__DRQ_NUMBER, 1
.set USBFS_ep2__NUMBEROF_TDS, 0
.set USBFS_ep2__PRIORITY, 2
.set USBFS_ep2__TERMIN_EN, 1
.set USBFS_ep2__TERMIN_SEL, 0
.set USBFS_ep2__TERMOUT0_EN, 0
.set USBFS_ep2__TERMOUT0_SEL, 0
.set USBFS_ep2__TERMOUT1_EN, 0
.set USBFS_ep2__TERMOUT1_SEL, 0

/* USBFS_ord_int */
.set USBFS_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBFS_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBFS_ord_int__INTC_MASK, 0x2000000
.set USBFS_ord_int__INTC_NUMBER, 25
.set USBFS_ord_int__INTC_PRIOR_NUM, 7
.set USBFS_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBFS_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBFS_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBFS_USB */
.set USBFS_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBFS_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBFS_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBFS_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBFS_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBFS_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBFS_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBFS_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBFS_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBFS_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBFS_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBFS_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBFS_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBFS_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBFS_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBFS_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBFS_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBFS_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBFS_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBFS_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBFS_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBFS_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBFS_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBFS_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBFS_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBFS_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBFS_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBFS_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBFS_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBFS_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBFS_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBFS_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBFS_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBFS_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBFS_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBFS_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBFS_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBFS_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBFS_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBFS_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBFS_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBFS_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBFS_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBFS_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBFS_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBFS_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBFS_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBFS_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBFS_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBFS_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBFS_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBFS_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBFS_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBFS_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBFS_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBFS_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBFS_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBFS_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBFS_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBFS_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBFS_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBFS_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBFS_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBFS_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBFS_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBFS_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBFS_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBFS_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBFS_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBFS_USB__CR0, CYREG_USB_CR0
.set USBFS_USB__CR1, CYREG_USB_CR1
.set USBFS_USB__CWA, CYREG_USB_CWA
.set USBFS_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBFS_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBFS_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBFS_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBFS_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBFS_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBFS_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBFS_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBFS_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBFS_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBFS_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBFS_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBFS_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBFS_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBFS_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBFS_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBFS_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBFS_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBFS_USB__PM_ACT_MSK, 0x01
.set USBFS_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBFS_USB__PM_STBY_MSK, 0x01
.set USBFS_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBFS_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBFS_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBFS_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBFS_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBFS_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBFS_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBFS_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBFS_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBFS_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBFS_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBFS_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBFS_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBFS_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBFS_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBFS_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBFS_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBFS_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBFS_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBFS_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBFS_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBFS_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBFS_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBFS_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBFS_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBFS_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBFS_USB__SOF0, CYREG_USB_SOF0
.set USBFS_USB__SOF1, CYREG_USB_SOF1
.set USBFS_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBFS_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBFS_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* RAMBUF1 */
.set RAMBUF1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set RAMBUF1__DRQ_NUMBER, 2
.set RAMBUF1__NUMBEROF_TDS, 0
.set RAMBUF1__PRIORITY, 2
.set RAMBUF1__TERMIN_EN, 0
.set RAMBUF1__TERMIN_SEL, 0
.set RAMBUF1__TERMOUT0_EN, 0
.set RAMBUF1__TERMOUT0_SEL, 0
.set RAMBUF1__TERMOUT1_EN, 0
.set RAMBUF1__TERMOUT1_SEL, 0

/* RAMBUF2 */
.set RAMBUF2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set RAMBUF2__DRQ_NUMBER, 3
.set RAMBUF2__NUMBEROF_TDS, 0
.set RAMBUF2__PRIORITY, 2
.set RAMBUF2__TERMIN_EN, 0
.set RAMBUF2__TERMIN_SEL, 0
.set RAMBUF2__TERMOUT0_EN, 0
.set RAMBUF2__TERMOUT0_SEL, 0
.set RAMBUF2__TERMOUT1_EN, 0
.set RAMBUF2__TERMOUT1_SEL, 0

/* BRAKEADC_ADC_SAR */
.set BRAKEADC_ADC_SAR__CLK, CYREG_SAR0_CLK
.set BRAKEADC_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set BRAKEADC_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set BRAKEADC_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set BRAKEADC_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set BRAKEADC_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set BRAKEADC_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set BRAKEADC_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set BRAKEADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set BRAKEADC_ADC_SAR__PM_ACT_MSK, 0x01
.set BRAKEADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set BRAKEADC_ADC_SAR__PM_STBY_MSK, 0x01
.set BRAKEADC_ADC_SAR__SW0, CYREG_SAR0_SW0
.set BRAKEADC_ADC_SAR__SW2, CYREG_SAR0_SW2
.set BRAKEADC_ADC_SAR__SW3, CYREG_SAR0_SW3
.set BRAKEADC_ADC_SAR__SW4, CYREG_SAR0_SW4
.set BRAKEADC_ADC_SAR__SW6, CYREG_SAR0_SW6
.set BRAKEADC_ADC_SAR__TR0, CYREG_SAR0_TR0
.set BRAKEADC_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set BRAKEADC_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* BRAKEADC_IRQ */
.set BRAKEADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set BRAKEADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set BRAKEADC_IRQ__INTC_MASK, 0x01
.set BRAKEADC_IRQ__INTC_NUMBER, 0
.set BRAKEADC_IRQ__INTC_PRIOR_NUM, 7
.set BRAKEADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set BRAKEADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set BRAKEADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BRAKEADC_theACLK */
.set BRAKEADC_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set BRAKEADC_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set BRAKEADC_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set BRAKEADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set BRAKEADC_theACLK__INDEX, 0x01
.set BRAKEADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set BRAKEADC_theACLK__PM_ACT_MSK, 0x02
.set BRAKEADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set BRAKEADC_theACLK__PM_STBY_MSK, 0x02

/* BRAKEPOT */
.set BRAKEPOT__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set BRAKEPOT__0__MASK, 0x10
.set BRAKEPOT__0__PC, CYREG_PRT0_PC4
.set BRAKEPOT__0__PORT, 0
.set BRAKEPOT__0__SHIFT, 4
.set BRAKEPOT__AG, CYREG_PRT0_AG
.set BRAKEPOT__AMUX, CYREG_PRT0_AMUX
.set BRAKEPOT__BIE, CYREG_PRT0_BIE
.set BRAKEPOT__BIT_MASK, CYREG_PRT0_BIT_MASK
.set BRAKEPOT__BYP, CYREG_PRT0_BYP
.set BRAKEPOT__CTL, CYREG_PRT0_CTL
.set BRAKEPOT__DM0, CYREG_PRT0_DM0
.set BRAKEPOT__DM1, CYREG_PRT0_DM1
.set BRAKEPOT__DM2, CYREG_PRT0_DM2
.set BRAKEPOT__DR, CYREG_PRT0_DR
.set BRAKEPOT__INP_DIS, CYREG_PRT0_INP_DIS
.set BRAKEPOT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set BRAKEPOT__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set BRAKEPOT__LCD_EN, CYREG_PRT0_LCD_EN
.set BRAKEPOT__MASK, 0x10
.set BRAKEPOT__PORT, 0
.set BRAKEPOT__PRT, CYREG_PRT0_PRT
.set BRAKEPOT__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set BRAKEPOT__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set BRAKEPOT__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set BRAKEPOT__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set BRAKEPOT__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set BRAKEPOT__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set BRAKEPOT__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set BRAKEPOT__PS, CYREG_PRT0_PS
.set BRAKEPOT__SHIFT, 4
.set BRAKEPOT__SLW, CYREG_PRT0_SLW

/* DVDACOUT */
.set DVDACOUT__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set DVDACOUT__0__MASK, 0x02
.set DVDACOUT__0__PC, CYREG_PRT0_PC1
.set DVDACOUT__0__PORT, 0
.set DVDACOUT__0__SHIFT, 1
.set DVDACOUT__AG, CYREG_PRT0_AG
.set DVDACOUT__AMUX, CYREG_PRT0_AMUX
.set DVDACOUT__BIE, CYREG_PRT0_BIE
.set DVDACOUT__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DVDACOUT__BYP, CYREG_PRT0_BYP
.set DVDACOUT__CTL, CYREG_PRT0_CTL
.set DVDACOUT__DM0, CYREG_PRT0_DM0
.set DVDACOUT__DM1, CYREG_PRT0_DM1
.set DVDACOUT__DM2, CYREG_PRT0_DM2
.set DVDACOUT__DR, CYREG_PRT0_DR
.set DVDACOUT__INP_DIS, CYREG_PRT0_INP_DIS
.set DVDACOUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DVDACOUT__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DVDACOUT__LCD_EN, CYREG_PRT0_LCD_EN
.set DVDACOUT__MASK, 0x02
.set DVDACOUT__PORT, 0
.set DVDACOUT__PRT, CYREG_PRT0_PRT
.set DVDACOUT__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DVDACOUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DVDACOUT__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DVDACOUT__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DVDACOUT__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DVDACOUT__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DVDACOUT__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DVDACOUT__PS, CYREG_PRT0_PS
.set DVDACOUT__SHIFT, 1
.set DVDACOUT__SLW, CYREG_PRT0_SLW

/* STEERADC_ADC_SAR */
.set STEERADC_ADC_SAR__CLK, CYREG_SAR1_CLK
.set STEERADC_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set STEERADC_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set STEERADC_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set STEERADC_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set STEERADC_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set STEERADC_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set STEERADC_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set STEERADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set STEERADC_ADC_SAR__PM_ACT_MSK, 0x02
.set STEERADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set STEERADC_ADC_SAR__PM_STBY_MSK, 0x02
.set STEERADC_ADC_SAR__SW0, CYREG_SAR1_SW0
.set STEERADC_ADC_SAR__SW2, CYREG_SAR1_SW2
.set STEERADC_ADC_SAR__SW3, CYREG_SAR1_SW3
.set STEERADC_ADC_SAR__SW4, CYREG_SAR1_SW4
.set STEERADC_ADC_SAR__SW6, CYREG_SAR1_SW6
.set STEERADC_ADC_SAR__TR0, CYREG_SAR1_TR0
.set STEERADC_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set STEERADC_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* STEERADC_IRQ */
.set STEERADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set STEERADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set STEERADC_IRQ__INTC_MASK, 0x02
.set STEERADC_IRQ__INTC_NUMBER, 1
.set STEERADC_IRQ__INTC_PRIOR_NUM, 7
.set STEERADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set STEERADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set STEERADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* STEERADC_theACLK */
.set STEERADC_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set STEERADC_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set STEERADC_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set STEERADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set STEERADC_theACLK__INDEX, 0x00
.set STEERADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set STEERADC_theACLK__PM_ACT_MSK, 0x01
.set STEERADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set STEERADC_theACLK__PM_STBY_MSK, 0x01

/* STEERPOT */
.set STEERPOT__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set STEERPOT__0__MASK, 0x20
.set STEERPOT__0__PC, CYREG_PRT3_PC5
.set STEERPOT__0__PORT, 3
.set STEERPOT__0__SHIFT, 5
.set STEERPOT__AG, CYREG_PRT3_AG
.set STEERPOT__AMUX, CYREG_PRT3_AMUX
.set STEERPOT__BIE, CYREG_PRT3_BIE
.set STEERPOT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set STEERPOT__BYP, CYREG_PRT3_BYP
.set STEERPOT__CTL, CYREG_PRT3_CTL
.set STEERPOT__DM0, CYREG_PRT3_DM0
.set STEERPOT__DM1, CYREG_PRT3_DM1
.set STEERPOT__DM2, CYREG_PRT3_DM2
.set STEERPOT__DR, CYREG_PRT3_DR
.set STEERPOT__INP_DIS, CYREG_PRT3_INP_DIS
.set STEERPOT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set STEERPOT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set STEERPOT__LCD_EN, CYREG_PRT3_LCD_EN
.set STEERPOT__MASK, 0x20
.set STEERPOT__PORT, 3
.set STEERPOT__PRT, CYREG_PRT3_PRT
.set STEERPOT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set STEERPOT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set STEERPOT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set STEERPOT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set STEERPOT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set STEERPOT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set STEERPOT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set STEERPOT__PS, CYREG_PRT3_PS
.set STEERPOT__SHIFT, 5
.set STEERPOT__SLW, CYREG_PRT3_SLW

/* RLY_COAST */
.set RLY_COAST__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set RLY_COAST__0__MASK, 0x20
.set RLY_COAST__0__PC, CYREG_PRT12_PC5
.set RLY_COAST__0__PORT, 12
.set RLY_COAST__0__SHIFT, 5
.set RLY_COAST__AG, CYREG_PRT12_AG
.set RLY_COAST__BIE, CYREG_PRT12_BIE
.set RLY_COAST__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RLY_COAST__BYP, CYREG_PRT12_BYP
.set RLY_COAST__DM0, CYREG_PRT12_DM0
.set RLY_COAST__DM1, CYREG_PRT12_DM1
.set RLY_COAST__DM2, CYREG_PRT12_DM2
.set RLY_COAST__DR, CYREG_PRT12_DR
.set RLY_COAST__INP_DIS, CYREG_PRT12_INP_DIS
.set RLY_COAST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RLY_COAST__MASK, 0x20
.set RLY_COAST__PORT, 12
.set RLY_COAST__PRT, CYREG_PRT12_PRT
.set RLY_COAST__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RLY_COAST__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RLY_COAST__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RLY_COAST__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RLY_COAST__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RLY_COAST__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RLY_COAST__PS, CYREG_PRT12_PS
.set RLY_COAST__SHIFT, 5
.set RLY_COAST__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RLY_COAST__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RLY_COAST__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RLY_COAST__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RLY_COAST__SLW, CYREG_PRT12_SLW

/* RLY_REVERSE */
.set RLY_REVERSE__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set RLY_REVERSE__0__MASK, 0x10
.set RLY_REVERSE__0__PC, CYREG_PRT12_PC4
.set RLY_REVERSE__0__PORT, 12
.set RLY_REVERSE__0__SHIFT, 4
.set RLY_REVERSE__AG, CYREG_PRT12_AG
.set RLY_REVERSE__BIE, CYREG_PRT12_BIE
.set RLY_REVERSE__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RLY_REVERSE__BYP, CYREG_PRT12_BYP
.set RLY_REVERSE__DM0, CYREG_PRT12_DM0
.set RLY_REVERSE__DM1, CYREG_PRT12_DM1
.set RLY_REVERSE__DM2, CYREG_PRT12_DM2
.set RLY_REVERSE__DR, CYREG_PRT12_DR
.set RLY_REVERSE__INP_DIS, CYREG_PRT12_INP_DIS
.set RLY_REVERSE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RLY_REVERSE__MASK, 0x10
.set RLY_REVERSE__PORT, 12
.set RLY_REVERSE__PRT, CYREG_PRT12_PRT
.set RLY_REVERSE__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RLY_REVERSE__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RLY_REVERSE__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RLY_REVERSE__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RLY_REVERSE__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RLY_REVERSE__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RLY_REVERSE__PS, CYREG_PRT12_PS
.set RLY_REVERSE__SHIFT, 4
.set RLY_REVERSE__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RLY_REVERSE__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RLY_REVERSE__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RLY_REVERSE__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RLY_REVERSE__SLW, CYREG_PRT12_SLW

/* QuadDecDrive_bQuadDec */
.set QuadDecDrive_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDecDrive_bQuadDec_Stsreg__0__POS, 0
.set QuadDecDrive_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDecDrive_bQuadDec_Stsreg__1__POS, 1
.set QuadDecDrive_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set QuadDecDrive_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set QuadDecDrive_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDecDrive_bQuadDec_Stsreg__2__POS, 2
.set QuadDecDrive_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDecDrive_bQuadDec_Stsreg__3__POS, 3
.set QuadDecDrive_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDecDrive_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set QuadDecDrive_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set QuadDecDrive_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB00_ST

/* QuadDecDrive_Cnt16_CounterUDB */
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set QuadDecDrive_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set QuadDecDrive_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDecDrive_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB03_ST

/* QuadDecSteer_bQuadDec */
.set QuadDecSteer_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDecSteer_bQuadDec_Stsreg__0__POS, 0
.set QuadDecSteer_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDecSteer_bQuadDec_Stsreg__1__POS, 1
.set QuadDecSteer_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set QuadDecSteer_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set QuadDecSteer_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDecSteer_bQuadDec_Stsreg__2__POS, 2
.set QuadDecSteer_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDecSteer_bQuadDec_Stsreg__3__POS, 3
.set QuadDecSteer_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDecSteer_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set QuadDecSteer_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set QuadDecSteer_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB04_ST

/* QuadDecSteer_Cnt16_CounterUDB */
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDecSteer_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDecSteer_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set QuadDecSteer_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB04_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 26500000
.set BCLK__BUS_CLK__KHZ, 26500
.set BCLK__BUS_CLK__MHZ, 26
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000001F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
