Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue May 21 18:54:05 2024
| Host         : Tony-VPI4CJD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpgadrv_wrapper_control_sets_placed.rpt
| Design       : fpgadrv_wrapper
| Device       : xc7vx485t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1929 |
|    Minimum number of control sets                        |  1745 |
|    Addition due to synthesis replication                 |   168 |
|    Addition due to physical synthesis replication        |    16 |
| Unused register locations in slices containing registers |  5781 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1929 |
| >= 0 to < 4        |   166 |
| >= 4 to < 6        |   259 |
| >= 6 to < 8        |   348 |
| >= 8 to < 10       |   476 |
| >= 10 to < 12      |    78 |
| >= 12 to < 14      |    38 |
| >= 14 to < 16      |    38 |
| >= 16              |   526 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7422 |         2417 |
| No           | No                    | Yes                    |             375 |          129 |
| No           | Yes                   | No                     |            6084 |         2434 |
| Yes          | No                    | No                     |           12784 |         3350 |
| Yes          | No                    | Yes                    |             115 |           29 |
| Yes          | Yes                   | No                     |           20015 |         6411 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                Clock Signal                                                                                                               |                                                                                                                                      Enable Signal                                                                                                                                     |                                                                                                                                    Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg_n_0_[1]                                                   |                1 |              1 |         1.00 |
| ~fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                                          |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                                          |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                                          |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                     | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                          |                1 |              1 |         1.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                          |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                          |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                            |                1 |              1 |         1.00 |
| ~fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                       | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                   | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/active_high_rst_reg                                                                                                                                                                                |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                   |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/rdaddrsmsig_reg[0]                                                                                                                                    | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                   |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/derived_size_reg[1]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                    |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                        |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                  | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                2 |              2 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                   |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                  |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                    |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_4                                                                                                                                                                                                                             | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                          |                2 |              3 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                   |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                    |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                              |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                               |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                          |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                              |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                          |                3 |              3 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                              |                1 |              3 |         3.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                              |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                          |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                               |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__4_n_0                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                          |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__5_n_0                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                          |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__6_n_0                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                          |                2 |              3 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                          |                1 |              3 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_2                                                                                                                     |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.corr_err_cntr[3]_i_1_n_0                       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.fatal_err_cntr[3]_i_1_n_0                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.intr_fifo_wr_ptr[3]_i_1_n_0                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                3 |              4 |         1.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.non_fatal_err_cntr[3]_i_1_n_0                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_rep__0_3                                                                                                                  |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_2                                                                                                                         |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_3                                                                                                                         |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                                                         |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                              |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/FSM_sequential_rd_cpl_tlpctlSM_cs[3]_i_1_n_0                                                                                                                                                    | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/cpl_addr_mask[3]_i_1_n_0                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/block_is_rp.err_fifo_rd_ptr                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.pl_directed_link_width[1]_i_1_n_0                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_araddr_ipic_bridge[5]_i_1_n_0                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awvalid_ev_hndlr_i_1_n_0                       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                               |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/interrupt_mask1_out[11]                                            | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/reset_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | fpgadrv_i/reset_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/reset_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | fpgadrv_i/reset_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                         | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                       |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                       | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                 | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                            |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_arbiter/root_port.fifo[2][3]_i_1_n_0                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_arbiter/root_port.fifo[1][3]_i_1_n_0                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_arbiter/root_port.fifo[3][3]_i_1_n_0                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_arbiter/root_port.fifo[0][3]_i_1_n_0                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_arbiter/root_port.psr[3]_i_2_n_0                                                             | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_arbiter/root_port.psr[3]_i_1_n_0                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                         | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/pcie_7x_i/block_is_rp.err_fifo_wr_ptr                                                                                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/sys_rst_n_int_reg_0                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_ZPR_instr_reg[0]                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/rst_mig_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                                                                                                |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__0_n_0                                                                                                                     |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                         | fpgadrv_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                                              |                4 |              4 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                   | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.cplndstatuscode[3][0]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                 | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/CLK                                                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                            | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                        | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_5[0]                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_5[0]                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                               | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/wrlvl_final_r_reg                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/reset_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/E[0]                                                                                                                                                                                                                    | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                              | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                                  | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
| ~fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/rst_pcie_axi_ctl_aclk_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_arbiter/root_port.fifo_rd_ptr[1]_i_1_n_0                                                     |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                           | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           | fpgadrv_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                       | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/last_BE[3]_i_1_n_0                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/write_dataSM_ns                                                                                                                                                                                    | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 | fpgadrv_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                                  | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                                                                         |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                         | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                       | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                               | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                           | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                               | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                                                              |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                    |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                             |                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/reset_invert/Res[0]                                                                                                                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/read_data_bram_we[15]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/rst_axi_pcie_0_125M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/arb_stall_r_reg_0                                                                                                                                                                                                     | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                           | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                           | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push113_out                                                                                                                                                              | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                                                            |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                             | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[0][0]                                                                                                                                      | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                                                      | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                               | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/pipe_latency_cntr                                                                                                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/rx_np_ok_cntr                                                                                                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/slcplorderpipeline                                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/p_0_in                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/cmpl_slv_wr_cnt_int_reg[1]_0[0]                                                                                                                                                                    | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                   |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/slave_cmpl_rdy_p_reg_0                                                                                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/E[0]                                                                                                                                                                                            | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/read_req_sent                                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                                                    | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                                                                   |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/en_strobes2                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/address_offset[27]_i_1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg_1[0]                                                                                                                       |                2 |              4 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[0].FDRE_I/Use_Async_Reset.sync_reset_reg                                                                                                            |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_6[0]                                                                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_reg[0]                                                                                                                                      |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_6                                                                                                                                                                                                                             | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_2                                                                                                                                                                                                                             | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_5                                                                                                                                                                                                                             | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                 | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/dwlength_sent[9]_i_1__0_n_0                                                                                                                                                                    | reset_IBUF                                                                                                                                                                                                                                                                             |                4 |              5 |         1.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                           |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                          |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                                                                 |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                          |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                              | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                                                                                                             | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                                                                                                               | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_3                                                                                                                                                                                                                             | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                          |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/SR[0]                                                                                                               |                3 |              5 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                   | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/SR[0]                                                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                   | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/SR[0]                                                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                   | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/SR[0]                                                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/CLK                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/cw_enable_i_1_n_0                                                                 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                          |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                 | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                    | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                          |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                               |                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                 | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_index_nxt                                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                 | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/interrupt_mask1_out[28]                                            | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                            |                4 |              5 |         1.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                4 |              5 |         1.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/rst_mig_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                                  | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                    | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                          | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                                           | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                                         | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_arvalid_gen_sink_reg_0                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_gen_sink_inst/root_port.rp_128_bit_intf.s_axis_cfg_tdata[31]_i_1_n_0          |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                       | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/FSM_sequential_State_reg[4]                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[21]_i_1_n_0                                                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[27]_1                                                                                                                                                                                    | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                           | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[4]_i_1__3_n_0                                                                                      | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                     | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                    | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                    | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awvalid_ipic_bridge_i_1_n_0                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                    | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                                                                       |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                                                              |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                               |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                    | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                               |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                    | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                       | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                 | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                               |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                               |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                               |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                               |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/FSM_sequential_rd_req_tlpctlSM_cs_reg[0]_0                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_index_to                                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/SR[0]                                                                                                                                                    |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                          |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                              | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                                |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                          |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                                   |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                        |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/read_req_sent                                                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arid_history[3][4]_i_1_n_0                                                                                                                                                                          |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                                |                1 |              5 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                    |                3 |              5 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                          |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                          |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_2[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in                 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                                                                                       |                3 |              6 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                5 |              6 |         1.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[1][31]_i_1_n_0  |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                               |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[3][31]_i_1_n_0  |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[5][31]_i_1_n_0  |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[2][31]_i_1_n_0  |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[4][31]_i_1_n_0  |                                                                                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[7][31]_i_1_n_0  |                                                                                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[6][31]_i_1_n_0  |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[8][31]_i_1_n_0  |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                                        |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[9][31]_i_1_n_0  |                                                                                                                                                                                                                                                                                        |                5 |              6 |         1.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                                        |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                                        |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                                        |                                                                                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                                        |                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[11][31]_i_1_n_0 |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[0][31]_i_1_n_0  |                                                                                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                       |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[10][31]_i_1_n_0 |                                                                                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                                    |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[12][31]_i_1_n_0 |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[14][31]_i_1_n_0 |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[13][31]_i_1_n_0 |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[15][31]_i_1_n_0 |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_1                                                                                                                         |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[0]                                                                                                                      |                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[1]                                                                                                                      |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[2]                                                                                                                      |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                                        |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                                           | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                            |                4 |              6 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk2/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__2_n_0                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                                                                  |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                          |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_arvalid_gen_sink_reg_0                         |                                                                                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                                                                         |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                                                                                         |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                                    |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                         |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/interrupt_mask1_out[7]                                             | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/interrupt_mask1_out[23]                                            | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_ev_hndlr_reg[3]_0[0]                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/rst_mig_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | fpgadrv_i/rst_mig_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqa2_carry_compare_mask_I1/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                               | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                                                              |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/Using_MMU_Write.ex_move_to_TLBSX_instr                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                             |                5 |              6 |         1.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                                                                                                                    |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/p_389_in                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/rst_mig_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | fpgadrv_i/rst_mig_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                           | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                                                                 |                3 |              6 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[11].cpl_timer_count[0,11][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[0].cpl_timer_count[0,0][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[10].cpl_timer_count[0,10][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[12].cpl_timer_count[1,12][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[13].cpl_timer_count[1,13][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[12].cpl_timer_count[0,12][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[13].cpl_timer_count[0,13][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[14].cpl_timer_count[0,14][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[15].cpl_timer_count[0,15][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[16].cpl_timer_count[0,16][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[17].cpl_timer_count[0,17][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[19].cpl_timer_count[0,19][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[18].cpl_timer_count[0,18][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[1].cpl_timer_count[0,1][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[20].cpl_timer_count[0,20][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[22].cpl_timer_count[0,22][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[21].cpl_timer_count[0,21][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[23].cpl_timer_count[0,23][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[24].cpl_timer_count[0,24][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[25].cpl_timer_count[0,25][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[27].cpl_timer_count[0,27][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[26].cpl_timer_count[0,26][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[28].cpl_timer_count[0,28][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[29].cpl_timer_count[0,29][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[2].cpl_timer_count[0,2][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[30].cpl_timer_count[0,30][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[31].cpl_timer_count[0,31][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[3].cpl_timer_count[0,3][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[4].cpl_timer_count[0,4][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[5].cpl_timer_count[0,5][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[6].cpl_timer_count[0,6][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[7].cpl_timer_count[0,7][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[8].cpl_timer_count[0,8][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[9].cpl_timer_count[0,9][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[0].cpl_timer_count[1,0][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[10].cpl_timer_count[1,10][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[11].cpl_timer_count[1,11][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[14].cpl_timer_count[1,14][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[15].cpl_timer_count[1,15][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[16].cpl_timer_count[1,16][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[17].cpl_timer_count[1,17][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[18].cpl_timer_count[1,18][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[19].cpl_timer_count[1,19][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[1].cpl_timer_count[1,1][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[21].cpl_timer_count[1,21][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[20].cpl_timer_count[1,20][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[22].cpl_timer_count[1,22][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[23].cpl_timer_count[1,23][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[25].cpl_timer_count[1,25][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[24].cpl_timer_count[1,24][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[26].cpl_timer_count[1,26][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[27].cpl_timer_count[1,27][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[28].cpl_timer_count[1,28][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[29].cpl_timer_count[1,29][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[2].cpl_timer_count[1,2][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[30].cpl_timer_count[1,30][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[31].cpl_timer_count[1,31][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[3].cpl_timer_count[1,3][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[4].cpl_timer_count[1,4][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[5].cpl_timer_count[1,5][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[6].cpl_timer_count[1,6][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[7].cpl_timer_count[1,7][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[9].cpl_timer_count[1,9][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[0].cpl_timer_count[2,0][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[10].cpl_timer_count[2,10][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[11].cpl_timer_count[2,11][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[12].cpl_timer_count[2,12][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[13].cpl_timer_count[2,13][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[14].cpl_timer_count[2,14][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[16].cpl_timer_count[2,16][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[15].cpl_timer_count[2,15][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[17].cpl_timer_count[2,17][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[18].cpl_timer_count[2,18][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[19].cpl_timer_count[2,19][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[1].cpl_timer_count[2,1][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[20].cpl_timer_count[2,20][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[21].cpl_timer_count[2,21][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[22].cpl_timer_count[2,22][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[23].cpl_timer_count[2,23][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[24].cpl_timer_count[2,24][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[25].cpl_timer_count[2,25][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[26].cpl_timer_count[2,26][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[28].cpl_timer_count[2,28][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[27].cpl_timer_count[2,27][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[29].cpl_timer_count[2,29][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[2].cpl_timer_count[2,2][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[30].cpl_timer_count[2,30][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[31].cpl_timer_count[2,31][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[3].cpl_timer_count[2,3][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[4].cpl_timer_count[2,4][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[5].cpl_timer_count[2,5][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[6].cpl_timer_count[2,6][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[8].cpl_timer_count[2,8][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[7].cpl_timer_count[2,7][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[9].cpl_timer_count[2,9][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[0].cpl_timer_count[3,0][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[10].cpl_timer_count[3,10][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[11].cpl_timer_count[3,11][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[12].cpl_timer_count[3,12][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[13].cpl_timer_count[3,13][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[14].cpl_timer_count[3,14][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[15].cpl_timer_count[3,15][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[16].cpl_timer_count[3,16][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[17].cpl_timer_count[3,17][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[18].cpl_timer_count[3,18][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[19].cpl_timer_count[3,19][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[1].cpl_timer_count[3,1][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[20].cpl_timer_count[3,20][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[22].cpl_timer_count[3,22][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[21].cpl_timer_count[3,21][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[23].cpl_timer_count[3,23][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[24].cpl_timer_count[3,24][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[25].cpl_timer_count[3,25][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[27].cpl_timer_count[3,27][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[26].cpl_timer_count[3,26][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[28].cpl_timer_count[3,28][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[29].cpl_timer_count[3,29][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[2].cpl_timer_count[3,2][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[30].cpl_timer_count[3,30][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[31].cpl_timer_count[3,31][12]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[3].cpl_timer_count[3,3][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[4].cpl_timer_count[3,4][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[5].cpl_timer_count[3,5][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[6].cpl_timer_count[3,6][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[7].cpl_timer_count[3,7][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[8].cpl_timer_count[3,8][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[9].cpl_timer_count[3,9][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_req_ptr_history_nxt[0]_7                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_rdreq_cpl_correlateSM_cs_reg[2]_1[0]                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_index_int_reg[0]_rep_2[0]                                                                                                                                                                       |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_rdreq_cpl_correlateSM_cs_reg[2][0]                                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/SR[0]                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_rdreq_cpl_correlateSM_cs_reg[2]_0[0]                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_index_int_reg[1]_rep_4[0]                                                                                                                                                                       |                3 |              6 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_rdreq_cpl_correlateSM_cs_reg[2]_2[0]                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_index_int_reg[0]_rep_3[0]                                                                                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_index[4]_i_2_n_0                                                                                                                                                                            | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/rd_req_index0                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[8].cpl_timer_count[1,8][12]_i_1_n_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/num_cmd_splits[5]_i_1_n_0                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/num_cmd_splits[5]_i_1__0_n_0                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/wr_req_tlpctlSM_cs[3]_i_1_n_0                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                             |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                    |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/rst_axi_pcie_0_125M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | fpgadrv_i/rst_axi_pcie_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/rst_pcie_axi_ctl_aclk_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | fpgadrv_i/rst_pcie_axi_ctl_aclk_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                    | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                         | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | fpgadrv_i/axi_smc/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/derived_burst_reg_reg[0][0]                                                                                                                                                                                             | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                             |                5 |              6 |         1.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stg3_init_val_reg[4][0]                                                                                                                                  |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                      |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1_n_0                                                                                                                                                    |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | fpgadrv_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                  | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                                                                                       |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_2_n_0                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                                                                                         |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                                                                                        |                4 |              6 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                                                                                       |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                                                                                        |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                                                                                       |                3 |              6 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                               |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                               |                1 |              6 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                                                                                        |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                                                                                       |                2 |              6 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_TLBX_instr_reg[0]                                                                                                                               | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                               |                                                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awvalid_gen_sink_i_1_n_0                       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_qual                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/rd_req_index[1]_i_1_n_0                                                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/rd_req_index0                                                                                                                                                                                   |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                         | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0                                                                 |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.last_outstanding_write                                                                              | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                    |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/mc_aux_out0_1                                                                                                                                                         |                3 |              7 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                   | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                               | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_req_ptr_history_nxt[1]_8                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_req_ptr_history[2][1]_i_1_n_0                                                                                                                                                                    | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_read_dataSM_cs[4]_i_2_n_0                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/rdndtlpaddrlow                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/p_389_in                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/pcie_block_i                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/pcie_7x_i/pcie_block_i_4                                                                                                 |                4 |              7 |         1.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/pcie_block_i_2                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/pcie_7x_i/pcie_block_i_7                                                                                                 |                4 |              7 |         1.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/pcie_block_i_1                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/pcie_7x_i/pcie_block_i_6                                                                                                 |                3 |              7 |         2.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/pcie_block_i_0                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/pcie_7x_i/pcie_block_i_5                                                                                                 |                4 |              7 |         1.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][28]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][28]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][23]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][23]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                         | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][27]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][27]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][11]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][11]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][8]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][8]_1[0]                                                                                                                                                               |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                                                                   |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][14]_3[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][14]_2[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                           | fpgadrv_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                            | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                            | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                            | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                            | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                              | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                             | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.blk_bus_number[7]_i_1_n_0                                | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.port_number[7]_i_1_n_0                                   | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                                                        | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                              | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][31]_3[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][31]_2[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                            |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awvalid_blk_bridge_i_1_n_0                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.secondary_bus_number[7]_i_1_n_0                          | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.slot_power_limit_value[7]_i_1_n_0                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.subordinate_bus_number[7]_i_1_n_0                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][12]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][12]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                                            |                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                           |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][16]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][16]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/tag_count0                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.msg_req_i_1_n_0                                          |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                         | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/axi_aresetn_9[0]                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/axi_aresetn_5[0]                                                                                                                                     |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/axi_aresetn_7[0]                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/SS[0]                                                                                                                                                |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_5[0]                                                                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                              | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][17]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][17]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/axi_aresetn_5[0]                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/axi_aresetn_8[0]                                                                                                                                     |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/axi_aresetn_8[0]                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][20]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][20]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                         | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][19]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][19]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][18]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][18]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][7]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][7]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                            |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][3]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][3]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][20]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][20]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][14]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][14]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                           |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][8]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][8]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][17]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][17]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][31]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][31]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][6]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][6]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][25]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][25]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][16]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][16]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_2[0]                                                                                                    | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][28]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][28]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][19]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][19]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][3]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][3]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][20]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][20]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][21]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][21]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][25]_3[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][25]_2[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][23]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][23]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][4]_7[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][4]_8[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][31]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][31]_8[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                       | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                  | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][7]_7[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][7]_8[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][14]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][14]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][29]_8[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][29]_9[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][5]_6[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][5]_7[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][3]_7[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][3]_8[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][2]_7[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][2]_8[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][16]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][16]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][12]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][12]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][11]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][11]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][13]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][13]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][30]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][30]_8[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][10]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][10]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][9]_6[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][9]_7[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][1]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][1]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][15]_3[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][15]_2[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                              |                                                                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][0]_3[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][0]_2[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][6]_7[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][6]_8[0]                                                                                                                                                               |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][28]_6[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][28]_7[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][8]_7[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][8]_8[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][12]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][12]_8[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][18]_6[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][18]_7[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][27]_8[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][27]_9[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][13]_6[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][13]_7[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][26]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][26]_8[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][25]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][25]_8[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][23]_6[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][23]_7[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][14]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][14]_8[0]                                                                                                                                                              |                5 |              8 |         1.60 |
| ~fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                           | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][24]_6[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][24]_7[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][0]_8[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][0]_9[0]                                                                                                                                                               |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][22]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][22]_8[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][17]_6[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][17]_7[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][10]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][10]_8[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][15]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][15]_8[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][21]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][21]_8[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][20]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][20]_8[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][16]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][16]_8[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0                                                                                             |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][11]_7[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][11]_8[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][1]_6[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][1]_7[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][17]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][17]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                               |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][19]_6[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][19]_7[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][23]_3[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][23]_2[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][22]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][22]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                              | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt[7]_i_1_n_0                                                                                                                                                                                                            | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                              | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                              | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][10]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][10]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/blk_lnk_up_latch_reg_3                                                                                                                                |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][4]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][4]_1[0]                                                                                                                                                               |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][0]_3[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][0]_2[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][3]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][3]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/first_BE_tmp[3]_i_1_n_0                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                                                           |                6 |              8 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                          | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][18]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][18]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                          |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                          |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                   |                6 |              8 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][2]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][2]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/burst_addr_cnt_reg[7][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][28]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][28]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                                                          |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][25]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][25]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                        | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][8]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][8]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CE                                                                                                                                                                                                                      | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[8]_0[0]                                                                                                                                                                  | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][30]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][30]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][0]_3[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][0]_2[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                   |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][7]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][7]_1[0]                                                                                                                                                               |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][15]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][15]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][13]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][13]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][10]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][10]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/last_BE_tmp_nxt                                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][26]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][26]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][5]_3[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][5]_2[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][18]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][18]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][29]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][29]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][27]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][27]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][5]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][5]_1[0]                                                                                                                                                               |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][31]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][31]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][4]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][4]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][9]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][9]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][11]_3[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][11]_2[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][9]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][9]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][1]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][1]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                                 | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][29]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][29]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][30]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][30]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][6]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][6]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][7]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][7]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r_reg0                                                                                                     |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][26]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][26]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][1]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][1]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_13[0]                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                   |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[7].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                             |                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][30]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][30]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][13]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][13]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][21]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][21]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][24]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][24]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][5]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][5]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][22]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][22]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                                                                       |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][29]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][29]_1[0]                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][21]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][21]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][12]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][12]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][27]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][27]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                              | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[7]_i_1_n_0                                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[95]_i_1_n_0                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[87]_i_1_n_0                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[71]_i_1_n_0                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                       |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rd_addr[7]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[79]_i_1_n_0                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[55]_i_1_n_0                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[39]_i_1_n_0                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[119]_i_1_n_0                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[127]_i_1_n_0                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[103]_i_1_n_0                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[31]_i_1_n_0                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[15]_i_1_n_0                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[63]_i_1_n_0                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[23]_i_1_n_0                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[111]_i_1_n_0                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_5[0]                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_5[0]                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                   |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_6[0]                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                   |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_12[0]                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                   |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_14[0]                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                   |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_7[0]                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                   |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_4[0]                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                   |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_16[0]                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                                                                   |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wdata[47]_i_1_n_0                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][22]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][22]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                          |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                                              |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                                              |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                                              |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                                              |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                                              |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/SR[0]                                                                                              |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/p_0_in__0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][24]_3[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][24]_2[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                          |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/data_width_128.tlplength_reg[7]_i_1_n_0                                                                                                              | reset_IBUF                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][9]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][9]_1[0]                                                                                                                                                               |                4 |              8 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][2]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][2]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                          | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                                                                                                  | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                           |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][26]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][26]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][19]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][19]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][15]_3[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][15]_2[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][24]_2[0]                                                                                                                                                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][24]_1[0]                                                                                                                                                              |                5 |              8 |         1.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][6]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][6]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                                          | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][2]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][2]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][4]_2[0]                                                                                                                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][4]_1[0]                                                                                                                                                               |                5 |              8 |         1.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                  | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[11]                                                                                                                                                           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_4                                                                                                                                                       |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,20][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,20][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[5]                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_10                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[9]                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_6                                                                                                                                                       |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[14]                                                                                                                                                           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_1                                                                                                                                                       |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,1][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,1][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,18][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,18][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                                                   | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,17][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,17][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,16][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,16][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,15][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,15][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,13][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,13][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,14][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,14][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,0][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,0][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,10][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,10][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,12][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,12][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,6][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,6][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,4][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,4][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,5][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,5][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,7][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,7][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,30][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,30][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,2][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,2][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,31][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,31][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,3][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,3][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,29][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,29][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,25][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,25][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,26][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,26][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,28][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,28][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,21][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,21][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,23][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,23][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,22][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,22][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,24][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,24][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,17][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,17][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,19][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,19][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,18][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,18][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,1][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,1][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,20][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,20][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,16][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,16][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,13][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,13][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,15][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,15][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                  | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,14][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,14][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_fetch                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,9][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,9][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,0][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,0][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,12][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,12][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                       |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,10][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,10][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,11][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,11][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,6][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,6][8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,8][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,8][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,7][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,7][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,31][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,31][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,3][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,3][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,5][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,5][8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,28][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,28][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                            | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                  | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,30][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,30][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                              | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                  | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                               | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,2][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,2][8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,29][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,29][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                                | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,19][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,19][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                       | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                                                                                                               | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                                         |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                     | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,7][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,7][8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,25][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,25][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,26][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,26][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,27][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,27][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,8][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,8][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,9][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,9][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,24][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,24][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,4][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,4][8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,3][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,3][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,5][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,5][8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,6][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,6][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,21][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,21][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,23][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,23][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,22][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,22][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,31][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,31][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,10][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,10][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,29][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,29][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,9][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,9][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,30][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,30][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,8][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,8][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,0][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,0][8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,2][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,2][8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,25][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,25][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,28][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,28][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,26][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,26][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,27][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,27][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,24][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,24][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,22][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,22][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,21][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,21][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,23][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,23][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,20][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,20][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,17][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,17][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,18][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,18][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,16][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,16][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,1][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,1][8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,19][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,19][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                       |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,12][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,12][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,14][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,14][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,15][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,15][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,13][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,13][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,10][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,10][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,11][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,11][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,0][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,0][8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,9][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,9][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,8][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,8][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,11][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,11][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,7][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,7][8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                                                            |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/null_beat_count[8]_i_1_n_0                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                   |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,6][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,6][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,5][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,5][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,4][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,4][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,3][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,3][8]_i_1_n_0                                                                                                                                                                      |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_counter[8]_i_1_n_0                                                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_0[0]                                                                                                                                                                  |                6 |              9 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,31][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,31][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,28][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,28][8]_i_1_n_0                                                                                                                                                                     |                5 |              9 |         1.80 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,2][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,2][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,29][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,29][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,30][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,30][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,26][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,26][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,27][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,27][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,24][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,24][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,27][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,27][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,25][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,25][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,23][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,23][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,20][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,20][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,1][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,1][8]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,22][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,22][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                   | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,21][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,21][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,16][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,16][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,17][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,17][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,19][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,19][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,4][8]_i_2_n_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,4][8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,18][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,18][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,11][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,11][8]_i_1_n_0                                                                                                                                                                     |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,12][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,12][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,15][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,15][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                                         |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                                               |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,13][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,13][8]_i_1_n_0                                                                                                                                                                     |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[1]                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_14                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[10]                                                                                                                                                           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_5                                                                                                                                                       |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7]                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_8                                                                                                                                                       |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[2]                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_13                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[8]                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_7                                                                                                                                                       |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3]                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_12                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[12]                                                                                                                                                           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_3                                                                                                                                                       |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[4]                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_11                                                                                                                                                      |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15]                                                                                                                                                           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_0                                                                                                                                                       |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[13]                                                                                                                                                           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_2                                                                                                                                                       |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[6]                                                                                                                                                            | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg_9                                                                                                                                                       |                2 |              9 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,14][8]_i_2_n_0                                                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,14][8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                               | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awvalid_blk_bridge_reg_2[0]                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                               | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.linkdownflushdepth[9]_i_1_n_0                                                                                                          | reset_IBUF                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/cpldsplitcount_reg_0_3_0_0_i_2_n_0                                                                                                                    |                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                   | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                             | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arid_reg[2]_11                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                               | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                           |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                               |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                               | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arlen_reg[3][7]_i_1_n_0                                                                                                                                                                             | reset_IBUF                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                                                                                                                      |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                               | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arid_reg[0]_12                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                                     | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                       |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                                                       |                4 |             10 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arlen_reg[1][7]_i_1_n_0                                                                                                                                                                             | reset_IBUF                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/ic_data_str_mask[3]_i_1_n_0                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_araddr_blk_bridge[11]_i_1_n_0                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |             10 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                            |                2 |             10 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/tlplengthcntr                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                             |                6 |             10 |         1.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/cpl_addr_count_reg[9]_i_1_n_2                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                           |                3 |             10 |         3.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                           |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/wr_counter[31]_i_2_n_0                                                                                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                            |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                            |                7 |             10 |         1.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                               | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/cpldsplitsm__1[0]                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                               | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_len_active_valid_reg_0                                                                                                                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/tag_len_active_valid_reg[0]                                                                                                                                                                     |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                               | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                          |                5 |             10 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/p_0_in_2                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 | fpgadrv_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                          | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                   | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                              | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[5][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[5][26]_i_1_n_0  |                4 |             11 |         2.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/user_lnk_up_mux_reg_rep__1_0[0]                                                   | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                4 |             11 |         2.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[3][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[3][26]_i_1_n_0  |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[1][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[1][26]_i_1_n_0  |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |                7 |             11 |         1.57 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[4][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[4][26]_i_1_n_0  |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/SR[0]                                                                                                                                                    |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/cpl_addr_count_1[10]_i_2_n_0                                                                                                                                                                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/cpl_addr_count_1[10]_i_1_n_0                                                                                                                                                                    |                5 |             11 |         2.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[15][31]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[15][26]_i_1_n_0 |                4 |             11 |         2.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[13][31]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[13][26]_i_1_n_0 |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[14][31]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[14][26]_i_1_n_0 |                4 |             11 |         2.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[12][31]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[12][26]_i_1_n_0 |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[10][31]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[10][26]_i_1_n_0 |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[0][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[0][26]_i_1_n_0  |                3 |             11 |         3.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[11][31]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[11][26]_i_1_n_0 |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |                5 |             11 |         2.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |                6 |             11 |         1.83 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[8][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[8][26]_i_1_n_0  |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |                6 |             11 |         1.83 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.m_axis_cc_tdata_nd[95]_i_1_n_0                                                                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.m_axis_cc_tdata_nd[43]_i_1_n_0                                                                                                         |                4 |             11 |         2.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[6][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[6][26]_i_1_n_0  |                3 |             11 |         3.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[7][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[7][26]_i_1_n_0  |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |                7 |             11 |         1.57 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[9][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[9][26]_i_1_n_0  |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |                6 |             11 |         1.83 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[2][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[2][26]_i_1_n_0  |                2 |             11 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |                5 |             11 |         2.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/CLK                                                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                                                           |                3 |             11 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                                  | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___22_n_0                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                      |                2 |             12 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                     |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                          |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               12 |             12 |         1.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_araddr_ev_hndlr[11]_i_1_n_0                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                2 |             12 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                7 |             12 |         1.71 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                      |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_67_out                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/prev_sr_diff_r1                                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                           | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                    | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                           | fpgadrv_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                    | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                                       |                                                                                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                       | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/E[0]                                                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                     |                2 |             12 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/CLK                                                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                     |                3 |             12 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/CLK                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/CLK                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_1[0]                                                                                                                                                                                          |                2 |             13 |         6.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                                                                              |                7 |             13 |         1.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg_0[0]                                                                                                                                                                                       |                2 |             13 |         6.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                    |                                                                                                                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                   | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                9 |             14 |         1.56 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                             |                                                                                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                             |                6 |             14 |         2.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_packing_boundary                                                                                                                                          | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |                6 |             14 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                                                            |                4 |             14 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                            |                7 |             14 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                    |                                                                                                                                                                                                                                                                                        |                7 |             14 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                                                          |                9 |             14 |         1.56 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                             |                                                                                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                                                                            |                6 |             14 |         2.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                6 |             14 |         2.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[7][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[7][29]_i_1_n_0  |                5 |             15 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA                                                                                                                                                                                         | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[6][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[6][29]_i_1_n_0  |                5 |             15 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                          |                6 |             15 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                                                                            |                6 |             15 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[12][31]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[12][29]_i_1_n_0 |                4 |             15 |         3.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[1][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                5 |             15 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[3][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                4 |             15 |         3.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[4][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                5 |             15 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                            |                                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[5][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[5][29]_i_1_n_0  |                3 |             15 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[8][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[8][29]_i_1_n_0  |                3 |             15 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[10][31]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[10][29]_i_1_n_0 |                3 |             15 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[15][31]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[15][29]_i_1_n_0 |                3 |             15 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                               |                                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[9][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[9][29]_i_1_n_0  |                5 |             15 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                          |                7 |             15 |         2.14 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[2][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                6 |             15 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                            |                                                                                                                                                                                                                                                                                        |                6 |             15 |         2.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[13][31]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[13][29]_i_1_n_0 |                3 |             15 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[11][31]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[11][29]_i_1_n_0 |                3 |             15 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[0][31]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                7 |             15 |         2.14 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                            |                                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[14][31]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read1[14][29]_i_1_n_0 |                3 |             15 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[3][15]_i_2_n_0       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[3][15]_i_1_n_0       |                6 |             16 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/m_axis_msi_tuser_reg[13]_0[0]                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                7 |             16 |         2.29 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[11][15]_i_2_n_0      | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[11][15]_i_1_n_0      |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[10][15]_i_2_n_0      | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[10][15]_i_1_n_0      |                6 |             16 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[12][15]_i_2_n_0      | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[12][15]_i_1_n_0      |                6 |             16 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                             |                6 |             16 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[13][15]_i_2_n_0      | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[13][15]_i_1_n_0      |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[1][15]_i_2_n_0       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[1][15]_i_1_n_0       |                3 |             16 |         5.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[14][15]_i_2_n_0      | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[14][15]_i_1_n_0      |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[2][15]_i_2_n_0       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[2][15]_i_1_n_0       |                6 |             16 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[4][15]_i_2_n_0       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[4][15]_i_1_n_0       |                8 |             16 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/mux4_out[6]                                                                                                                                                                                                                              | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/mux4_out[4]                                                                                                                                                                                                                              | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[15][15]_i_2_n_0      | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[15][15]_i_1_n_0      |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[4][15]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                5 |             16 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/FSM_sequential_emc_addr_ps_reg[2]                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[5][15]_i_2_n_0       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[5][15]_i_1_n_0       |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[6][15]_i_2_n_0       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[6][15]_i_1_n_0       |                8 |             16 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                      | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                          |                6 |             16 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[9][15]_i_2_n_0       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[9][15]_i_1_n_0       |                4 |             16 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                                                                                                             | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[7][15]_i_2_n_0       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[7][15]_i_1_n_0       |                6 |             16 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[8][15]_i_2_n_0       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[8][15]_i_1_n_0       |                3 |             16 |         5.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[0][15]_i_2_n_0       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_error_fifo_read[0][15]_i_1_n_0       |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                 | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                    |                6 |             16 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                             | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[0][15]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[11][15]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/strobe_pipe[0][15]_i_2_n_0                                                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/strobe_pipe_reg[0]0                                                                                                                                                                                |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[13][15]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                3 |             16 |         5.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[14][15]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                2 |             16 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[10][15]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[12][15]_i_1_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                3 |             16 |         5.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[9][15]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[2][15]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[7][15]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                7 |             16 |         2.29 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[5][15]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                3 |             16 |         5.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[8][15]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[6][15]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                7 |             16 |         2.29 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[1][15]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[3][15]_i_1_n_0  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                7 |             16 |         2.29 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_2_n_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.root_port_interrupt_fifo_read2[15][15]_i_1_n_0 |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/data_width_128.m_axi_wstrb[15]_i_1_n_0                                                                                                               | reset_IBUF                                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                     |                5 |             16 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                            | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                    |                4 |             16 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                           |                8 |             17 |         2.12 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                                                                                                                                                              |                3 |             17 |         5.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                             |                8 |             17 |         2.12 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                 | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                7 |             18 |         2.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                 | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                                  |                7 |             18 |         2.57 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                 | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                7 |             18 |         2.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                 | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                6 |             18 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_2                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                8 |             18 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/E[0]                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                9 |             18 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                             |               12 |             18 |         1.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                 | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                7 |             18 |         2.57 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                          | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                                                                |                8 |             19 |         2.38 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                          | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                                                                |                7 |             19 |         2.71 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                          | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                                                                |                8 |             19 |         2.38 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                           | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                              |                4 |             19 |         4.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                            |                8 |             19 |         2.38 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_128.tlpfmtsig[0]_i_1_n_0                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                                             |                5 |             19 |         3.80 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wlast_BE_valid                                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                             |                7 |             19 |         2.71 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                          | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                                                                |                6 |             19 |         3.17 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                                                                                                            |               15 |             20 |         1.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                           |                5 |             20 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                         |                4 |             20 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                            | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                6 |             20 |         3.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_ev_hndlr_reg[2]_1[0]                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                5 |             20 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                                                                                                            |                9 |             20 |         2.22 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                         |                4 |             20 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/reset_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                       |                5 |             20 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/p_0_in__0                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                3 |             20 |         6.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                |                9 |             21 |         2.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                  |                                                                                                                                                                                                                                                                                        |                6 |             21 |         3.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/wr_counter[31]_i_2_n_0                                                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/wr_counter[31]_i_1_n_0                                                                                                                                                                         |                6 |             22 |         3.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__5_n_0                                                  |                6 |             22 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                7 |             22 |         3.14 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                  |                6 |             22 |         3.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__3_n_0                                                  |                6 |             22 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                     | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |                7 |             22 |         3.14 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               13 |             22 |         1.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                8 |             22 |         2.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                  |                6 |             22 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                9 |             22 |         2.44 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                                                                                                            |               15 |             23 |         1.53 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                                               |                                                                                                                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                8 |             23 |         2.88 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                                                   |                8 |             23 |         2.88 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/address_offset[27]_i_2_n_0                                                                                                                                                                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/address_offset[27]_i_1_n_0                                                                                                                                                                         |                7 |             23 |         3.29 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                  |               13 |             24 |         1.85 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                                                                               |               16 |             24 |         1.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                      | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                             |                9 |             24 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                  | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                             |               12 |             24 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_2[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                8 |             25 |         3.12 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |                5 |             25 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                                  | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                                                                            |                8 |             25 |         3.12 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                                            | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |                4 |             25 |         6.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                9 |             25 |         2.78 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                                                                                                                 |               13 |             25 |         1.92 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_5[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               10 |             25 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_3[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_4                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_1                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                9 |             26 |         2.89 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]_3                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                7 |             26 |         3.71 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[1]                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                8 |             26 |         3.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                  |               11 |             26 |         2.36 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/not_strict_mode.app_rd_data_valid_reg                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                             |                9 |             26 |         2.89 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                  |               11 |             26 |         2.36 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/IDataRdy_reg_2[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               10 |             26 |         2.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_1                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                9 |             27 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                7 |             27 |         3.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                9 |             27 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_6[0]                                                                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBX_I_reg_0[1]                                                                                                                                                                   |               10 |             27 |         2.70 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                       | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                9 |             27 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                          | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                7 |             27 |         3.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                6 |             27 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                                   |                7 |             27 |         3.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                7 |             27 |         3.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                8 |             27 |         3.38 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               10 |             27 |         2.70 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                7 |             28 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                7 |             28 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                               |               14 |             28 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_araddr_gen_sink[27]_i_1_n_0                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                5 |             28 |         5.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                7 |             28 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.cplcounter[4]_i_1_n_0                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |               10 |             28 |         2.80 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                             |                5 |             28 |         5.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                7 |             28 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_block_bridge_inst/cfg_mgmt_rd_en1                                             | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_block_bridge_inst/root_port_12.cfg_mgmt_di[31]_i_1_n_0                        |                4 |             29 |         7.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.tlpattrsig[1]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                        |               16 |             29 |         1.81 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/E[0]                                                                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                                                                             |               10 |             30 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/axi_aresetn_0[0]                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr2[31]_i_1_n_0                                                                                                                            |                8 |             30 |         3.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/axi_aresetn_0[0]                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr4[31]_i_1_n_0                                                                                                                            |                7 |             30 |         4.29 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_1                                                                                                                     |               11 |             30 |         2.73 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               13 |             30 |         2.31 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                       | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                               |                8 |             30 |         3.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/axi_aresetn_0[0]                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr3[31]                                                                                                                                    |                7 |             30 |         4.29 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |               12 |             30 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                 |               21 |             30 |         1.43 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push113_out                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               17 |             31 |         1.82 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/address_l_tmp[31]_i_1_n_0                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                             |                9 |             31 |         3.44 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_gen_sink_inst/root_port.timer_value[31]_i_2_n_0                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_gen_sink_inst/timer_value[31]                                                 |                8 |             31 |         3.88 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tdata_reg[127]_i_2_n_0                                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tdata_reg[95]_i_1_n_0                                                                                                                                                                           |               10 |             32 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                                                      |                                                                                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_128.s_axis_cw_tdatatemp[63]_i_1_n_0                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |               14 |             32 |         2.29 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_128.tempdatareg[31]_i_1_n_0                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/m_axis_cr_tuser_reg[2]_0[0]                                                       | reset_IBUF                                                                                                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_ev_hndlr_reg[2]_1[1]                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                7 |             32 |         4.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Use_XX_Accesses.xx_wait_for_data_reg[0]                                                                                                                                         | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_2[0]                                                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                      | fpgadrv_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tdata_reg[127]_i_2_n_0                                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tdata_reg[63]_i_1_n_0                                                                                                                                                                           |                9 |             32 |         3.56 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                            | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                9 |             32 |         3.56 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                           | fpgadrv_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |               12 |             32 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_128.s_axis_cw_tdatatemp[95]_i_1_n_0                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tdata_reg[127]_i_2_n_0                                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tdata_reg[31]_i_1_n_0                                                                                                                                                                           |               17 |             32 |         1.88 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                                                              |                7 |             32 |         4.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/gen_read.s_axi_rvalid_i_reg_0                                                                                                                                               | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_rdata[31]_i_1_n_0                              | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |               13 |             32 |         2.46 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/block_is_rp.s_axi_ctl_rdata[31]_i_1_n_0                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |               14 |             32 |         2.29 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_arvalid_gen_sink_reg_0                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_gen_sink_inst/root_port.rp_128_bit_intf.s_axis_cfg_tdata[127]_i_1_n_0         |                8 |             32 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_register_block/sig_register_bar_array[1][31]_i_1_n_0                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_hold_reg_2[0]                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                       | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                                                |                9 |             32 |         3.56 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                                                          |                6 |             32 |         5.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/rdreq_reg_n_0                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_128.s_axis_cw_tdatatemp[127]_i_1_n_0                                                                                                       | reset_IBUF                                                                                                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg_0[0]                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                               | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int[3][0]_i_1_n_0                                                                                                                                                                |               13 |             32 |         2.46 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | fpgadrv_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                            |               32 |             32 |         1.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/axi_aresetn_0[0]                                                                                                                                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/axi_aresetn_6[0]                                                                                                                                     |                9 |             32 |         3.56 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                                               | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/total_length_out_int[31]_i_1_n_0                                                                                                                                                                | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/SR[0]                                                                                                                                                    |               10 |             32 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                                                | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                                                  | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tdata_reg[127]_i_2_n_0                                                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tdata_reg[127]_i_1_n_0                                                                                                                                                                          |               10 |             32 |         3.20 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_128.s_axis_cw_tdatatemp[31]_i_1_n_0                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |               18 |             32 |         1.78 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_data_reg0                                                                                                                                                                                                                     | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                                   | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_128.tlpaddrl[31]_i_1_n_0                                                                                                                   | reset_IBUF                                                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                                                     | fpgadrv_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_gen_sink_inst/s_axi_ctl_rvalid1_out                                           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_gen_sink_inst/root_port.s_axi_ctl_rdata[31]_i_1__0_n_0                        |               10 |             32 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                                                                                                   |               13 |             32 |         2.46 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                           | fpgadrv_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |               12 |             32 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_block_bridge_inst/root_port_1.s_axi_ctl_rdata[31]_i_2_n_0                     | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_block_bridge_inst/root_port_1.s_axi_ctl_rdata[31]_i_1_n_0                     |                8 |             32 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int[0][0]_i_1_n_0                                                                                                                                                                |               16 |             32 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int[1][0]_i_1_n_0                                                                                                                                                                |               16 |             32 |         2.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int[2][0]_i_1_n_0                                                                                                                                                                |               13 |             32 |         2.46 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                           | fpgadrv_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |               15 |             33 |         2.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                    | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |               11 |             33 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                                 | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                                                              |                9 |             33 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                           | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                                                                                                            |               14 |             33 |         2.36 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                           | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |                8 |             33 |         4.12 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[45].FDRE_inst_0[0]                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                                                                                                             |                9 |             33 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                9 |             33 |         3.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                                           | fpgadrv_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                                                                                     |               14 |             33 |         2.36 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             34 |         3.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             |                                                                                                                                                                                                                                                                                        |                8 |             34 |         4.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                            | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |               12 |             34 |         2.83 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/totalbytecount                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |               15 |             34 |         2.27 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               13 |             34 |         2.62 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                8 |             34 |         4.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |               12 |             34 |         2.83 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |               11 |             34 |         3.09 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                8 |             35 |         4.38 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                             |               15 |             35 |         2.33 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/wrreqsetsig                                                                                                                                           | reset_IBUF                                                                                                                                                                                                                                                                             |                9 |             35 |         3.89 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                                                                                                            |                7 |             35 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                                                                                                             |               11 |             35 |         3.18 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                        |               13 |             35 |         2.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                                             |               13 |             35 |         2.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                            |               10 |             36 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_4                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                                        |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                8 |             36 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                7 |             36 |         5.14 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/Using_FPGA.Native_2[0]                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_ipic_bridge[5]_i_1_n_0                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                7 |             36 |         5.14 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |                8 |             36 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |                7 |             36 |         5.14 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                8 |             36 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |                8 |             36 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |                9 |             36 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |                8 |             36 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             36 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_2                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_5                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_7                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_1                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_3                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_6                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7][0]_i_2_n_0                                                                                                                                       | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                6 |             37 |         6.17 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.write_req_granted                                                                          |                                                                                                                                                                                                                                                                                        |                6 |             37 |         6.17 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                5 |             37 |         7.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                7 |             38 |         5.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                6 |             38 |         6.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                6 |             38 |         6.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                            |               12 |             38 |         3.17 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                            |               23 |             38 |         1.65 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                7 |             38 |         5.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                   |                                                                                                                                                                                                                                                                                        |               10 |             39 |         3.90 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |               14 |             39 |         2.79 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                8 |             39 |         4.88 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wid_reg[0]_19                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |               15 |             40 |         2.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                6 |             40 |         6.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.tlplength_reg_0_3_0_1_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                8 |             40 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                9 |             40 |         4.44 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/waddr_reg[1][31]_i_1_n_0                                                                                                                                                                           | reset_IBUF                                                                                                                                                                                                                                                                             |               14 |             40 |         2.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                 |                                                                                                                                                                                                                                                                                        |               10 |             40 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                7 |             40 |         5.71 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                        |               11 |             40 |         3.64 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]      |                                                                                                                                                                                                                                                                                        |               14 |             40 |         2.86 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                9 |             40 |         4.44 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/dwlength_tmp[9]_i_1__0_n_0                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                             |               13 |             40 |         3.08 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |               14 |             40 |         2.86 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/pcie_block_i                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               16 |             41 |         2.56 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/pcie_block_i_2                                                                                                                                        |                                                                                                                                                                                                                                                                                        |               14 |             41 |         2.93 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_arvalid_gen_sink_reg_0                         | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.msg_req_reg_2                                            |               15 |             41 |         2.73 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/pcie_block_i_0                                                                                                                                        |                                                                                                                                                                                                                                                                                        |               13 |             41 |         3.15 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/iic_main/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                              |               15 |             41 |         2.73 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/pcie_block_i_1                                                                                                                                        |                                                                                                                                                                                                                                                                                        |               12 |             41 |         3.42 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                9 |             42 |         4.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                7 |             42 |         6.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                8 |             42 |         5.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                9 |             42 |         4.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/wraddrsmsig                                                                                                                                          | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/m_axi_awaddr[31]_i_1_n_0                                                                                                                             |                9 |             42 |         4.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                         |               13 |             42 |         3.23 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/E[0]                                                                                                                                                 | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/rdaddrsmsig_reg_0[0]                                                                                                                                  |               13 |             43 |         3.31 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                            |               13 |             43 |         3.31 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                             |               17 |             43 |         2.53 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                                                                                                              |               20 |             44 |         2.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_valid_old_data                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |               11 |             44 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |               11 |             44 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                9 |             44 |         4.89 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_ev_hndlr[11]_i_1_n_0                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                9 |             44 |         4.89 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |                8 |             44 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                7 |             44 |         6.29 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_blk_bridge[11]_i_1_n_0                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                8 |             44 |         5.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               10 |             45 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                                                        |               11 |             45 |         4.09 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |               10 |             45 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               10 |             45 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                                                                                                            |               31 |             45 |         1.45 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]       |                                                                                                                                                                                                                                                                                        |               12 |             45 |         3.75 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               10 |             45 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_event_handler_inst/p_953_in                                                   | reset_IBUF                                                                                                                                                                                                                                                                             |               14 |             45 |         3.21 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_3                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               11 |             46 |         4.18 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                9 |             46 |         5.11 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.tlpaddrl_out[2][31]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                        |               14 |             46 |         3.29 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.tlpaddrl_out[1][31]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                        |                9 |             46 |         5.11 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.tlpaddrl_out[3][31]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                        |               11 |             46 |         4.18 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.tlpaddrl_out[0][31]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                                        |               10 |             46 |         4.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               10 |             46 |         4.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |               14 |             46 |         3.29 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                8 |             47 |         5.88 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |               16 |             47 |         2.94 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.m_axis_cc_tdata_nd[95]_i_1_n_0                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                             |               16 |             47 |         2.94 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                8 |             47 |         5.88 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                9 |             47 |         5.22 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                             |               15 |             47 |         3.13 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                8 |             47 |         5.88 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                8 |             47 |         5.88 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                8 |             47 |         5.88 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/enable_addr                                                                                                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                             |               17 |             48 |         2.82 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |               20 |             48 |         2.40 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               17 |             48 |         2.82 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               12 |             48 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |               12 |             49 |         4.08 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |               13 |             51 |         3.92 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |               13 |             51 |         3.92 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                                                                                                             |               19 |             52 |         2.74 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                                        |                7 |             52 |         7.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                                        |                7 |             52 |         7.43 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                                                                                                    | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                                                         |               13 |             57 |         4.38 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/root_port.s_axi_ctl_awaddr_gen_sink[27]_i_1_n_0                    | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |                9 |             58 |         6.44 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/tlprequesterid                                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                8 |             58 |         7.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_6                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               15 |             58 |         3.87 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |               13 |             58 |         4.46 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |               13 |             58 |         4.46 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/tlpndtc                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                8 |             58 |         7.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |               14 |             60 |         4.29 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                             | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |               19 |             60 |         3.16 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |               13 |             60 |         4.62 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_2                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               18 |             61 |         3.39 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                                                           |               24 |             63 |         2.62 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |               25 |             63 |         2.52 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               14 |             63 |         4.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                                                  |                                                                                                                                                                                                                                                                                        |               21 |             64 |         3.05 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                8 |             64 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1156_out                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                                        |               19 |             64 |         3.37 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               20 |             64 |         3.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               21 |             64 |         3.05 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                         |                                                                                                                                                                                                                                                                                        |                8 |             64 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                             |                                                                                                                                                                                                                                                                                        |               18 |             64 |         3.56 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               13 |             65 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               27 |             65 |         2.41 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/en_header_array                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                             |               26 |             65 |         2.50 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                         |                                                                                                                                                                                                                                                                                        |               20 |             65 |         3.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                        |                9 |             66 |         7.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                        |                9 |             66 |         7.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               14 |             66 |         4.71 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/axi_aresetn_4                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                9 |             66 |         7.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |               26 |             69 |         2.65 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                        | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               14 |             70 |         5.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |               20 |             72 |         3.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               21 |             72 |         3.43 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/p_0_in__3                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                9 |             72 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                                            |               20 |             72 |         3.60 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                                                         |               35 |             74 |         2.11 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/header_dw0_nxt                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                                                                             |               39 |             74 |         1.90 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                        |               22 |             75 |         3.41 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                 | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               23 |             77 |         3.35 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                                                |               27 |             77 |         2.85 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                 | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               23 |             77 |         3.35 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                                                                                                             |               28 |             78 |         2.79 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               12 |             79 |         6.58 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                                        |               10 |             80 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               23 |             82 |         3.57 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                 | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               23 |             83 |         3.61 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                 | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               21 |             83 |         3.95 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                 | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               23 |             83 |         3.61 |
|  fpgadrv_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |               30 |             83 |         2.77 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |               28 |             86 |         3.07 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                |                                                                                                                                                                                                                                                                                        |               11 |             88 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/header_array_reg[0][30]_i_1_n_0                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                                                                             |               35 |             89 |         2.54 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_4                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               26 |             90 |         3.46 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[45].FDRE_inst_0[0]                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__18_n_0                                                                                                                                                                                             |               25 |             91 |         3.64 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |               31 |             91 |         2.94 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                |                                                                                                                                                                                                                                                                                        |               12 |             92 |         7.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                |                                                                                                                                                                                                                                                                                        |               12 |             92 |         7.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                |                                                                                                                                                                                                                                                                                        |               12 |             92 |         7.67 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                |                                                                                                                                                                                                                                                                                        |               12 |             92 |         7.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.m_axis_cc_tdatatemp128[95]_i_1_n_0                                                                                                     | reset_IBUF                                                                                                                                                                                                                                                                             |               37 |             96 |         2.59 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                |                                                                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.wrpendflush[0][3]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                        |               18 |             96 |         5.33 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                                        |               12 |             96 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/wr_req_tlpctlSM_cs_reg[2]_1[0]                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                                                                             |               39 |             96 |         2.46 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[45].FDRE_inst_0[0]                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__14_n_0                                                                                                                                                                                             |               25 |             97 |         3.88 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[45].FDRE_inst_0[0]                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__15_n_0                                                                                                                                                                                             |               24 |             97 |         4.04 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[45].FDRE_inst_0[0]                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__16_n_0                                                                                                                                                                                             |               26 |             97 |         3.73 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                                                 |               41 |             97 |         2.37 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                                              |               38 |             97 |         2.55 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                                                                              |               31 |             97 |         3.13 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                                                                                                              |               37 |             97 |         2.62 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                                                                              |               38 |             97 |         2.55 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                                                                                                              |               36 |             97 |         2.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                                              |               35 |             97 |         2.77 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                                              |               61 |             97 |         1.59 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                                              |               31 |             97 |         3.13 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                                              |               34 |             97 |         2.85 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                                              |               40 |             97 |         2.42 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[45].FDRE_inst_0[0]                                                                                   | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__17_n_0                                                                                                                                                                                             |               28 |             97 |         3.46 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tdata_reg0                                                                                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |               42 |            100 |         2.38 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                |                                                                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                |                                                                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                                        |               13 |            100 |         7.69 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.m_axis_cc_tdata_h[127]_i_1_n_0                                                                                                         | reset_IBUF                                                                                                                                                                                                                                                                             |               43 |            102 |         2.37 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                            |                                                                                                                                                                                                                                                                                        |               13 |            104 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                                                                        |               24 |            106 |         4.42 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_128.rdtlpaddrl_reg_0_3_0_5_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                                                        |               19 |            106 |         5.58 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               36 |            108 |         3.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/cfg_full_i_1_n_0                                                                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |               35 |            112 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/cr_empty_i_1_n_0                                                                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |               50 |            118 |         2.36 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2_repN_5                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               30 |            118 |         3.93 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/msi_full_i_1_n_0                                                                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |               41 |            118 |         2.88 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                        |               16 |            128 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_128.datain[127]_i_1_n_0                                                                                                                    | reset_IBUF                                                                                                                                                                                                                                                                             |               57 |            128 |         2.25 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/data_width_128.din[127]_i_1_n_0                                                                                                                      | reset_IBUF                                                                                                                                                                                                                                                                             |               32 |            128 |         4.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                                        |               34 |            130 |         3.82 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                              |                                                                                                                                                                                                                                                                                        |               31 |            130 |         4.19 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]       |                                                                                                                                                                                                                                                                                        |               33 |            130 |         3.94 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/state_reg[s_ready_i][0]                                                                                                                            |                                                                                                                                                                                                                                                                                        |               34 |            130 |         3.82 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/push                                                                                                                                  |                                                                                                                                                                                                                                                                                        |               34 |            130 |         3.82 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                                                        |               36 |            130 |         3.61 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               33 |            131 |         3.97 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               49 |            131 |         2.67 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/cw_empty_i_1_n_0                                                                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |               26 |            132 |         5.08 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_pipeline_inst/reg_tvalid_i_1_n_0                                                             | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |               23 |            133 |         5.78 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/rc_empty_i_1_n_0                                                                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |               46 |            135 |         2.93 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |               71 |            135 |         1.90 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid_i_1_n_0                                                       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |               30 |            138 |         4.60 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                        |               34 |            144 |         4.24 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               31 |            144 |         4.65 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |               36 |            144 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                        |               38 |            144 |         3.79 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                                                     |                                                                                                                                                                                                                                                                                        |               37 |            144 |         3.89 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]      |                                                                                                                                                                                                                                                                                        |               34 |            145 |         4.26 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                  |                                                                                                                                                                                                                                                                                        |               36 |            145 |         4.03 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                        |               38 |            145 |         3.82 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               29 |            145 |         5.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               35 |            145 |         4.14 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                        |               22 |            176 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                          |                                                                                                                                                                                                                                                                                        |               25 |            194 |         7.76 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg_0                                                             | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |               62 |            205 |         3.31 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |               79 |            217 |         2.75 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                                     | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |               98 |            257 |         2.62 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/rd_fifo_wr_en                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                        |               66 |            264 |         4.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_pipeline_inst/reg_tready_reg_0                                                               | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/sys_rst_n_int_reg                                                                                                   |               83 |            266 |         3.20 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/SR[0]                                                                                                               |               77 |            298 |         3.87 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                |              110 |            364 |         3.31 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        | fpgadrv_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                 |              201 |            452 |         2.25 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |              143 |            477 |         3.34 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |              130 |            512 |         3.94 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1570]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               97 |            513 |         5.29 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst/USE_FPGA.and_inst_1[0]                                                                                           |                                                                                                                                                                                                                                                                                        |              170 |            513 |         3.02 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               97 |            513 |         5.29 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2[515]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                        |              116 |            513 |         4.42 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/E[0]                                                                                                                  | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |              127 |            534 |         4.20 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |              172 |            537 |         3.12 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                         | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |              179 |            537 |         3.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                                                         | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |               94 |            540 |         5.74 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2112]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |              107 |            577 |         5.39 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |              109 |            577 |         5.29 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/E[0]                                                                                                                  | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |              143 |            598 |         4.18 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                                                         | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |              106 |            598 |         5.64 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/E[0]                                                                                                                  | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |              133 |            598 |         4.50 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        | reset_IBUF                                                                                                                                                                                                                                                                             |              298 |            672 |         2.26 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_indx.ram_init_done_r_lcl_reg                                                                                                                                     |                                                                                                                                                                                                                                                                                        |               86 |            688 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               88 |            704 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                        | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                                                                |              221 |            710 |         3.21 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               89 |            712 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               89 |            712 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               90 |            720 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               96 |            768 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           | fpgadrv_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               99 |            792 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                | fpgadrv_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               99 |            792 |         8.00 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             | fpgadrv_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                             |                                                                                                                                                                                                                                                                                        |               99 |            792 |         8.00 |
|  fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT           |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |              351 |            861 |         2.45 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |              375 |           1010 |         2.69 |
|  fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |             1654 |           5505 |         3.33 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


