Actel Designer Software
Version: 9.0.0.15
Release: v9.0

Info: The design C:\Actelprj\3116004982_zsy\designer\impl1\zsy_cp1_1.adb was last modified by
      software version 9.0.0.15.
Opened an existing Libero design C:\Actelprj\3116004982_zsy\designer\impl1\zsy_cp1_1.adb.
'BA_NAME' set to 'zsy_cp1_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Actelprj\3116004982_zsy\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...

Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Wed Dec 28 03:58:42 2016

Placer Finished: Wed Dec 28 03:58:43 2016
Total Placer CPU Time:     00:00:01

                        o - o - o - o - o - o

INFO: NO_TOP_AGGREGATION option enabled

Timing-driven Router 
Design: zsy_cp1_1                       Started: Wed Dec 28 03:58:44 2016

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: zsy_cp1_1                       
Finished: Wed Dec 28 03:58:46 2016
Total CPU Time:     00:00:02            Total Elapsed Time: 00:00:02
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.
TIMER: Max delay timing requirements have been met.
TIMER: Min delay timing requirements have been met.

The Layout command succeeded ( 00:00:07 )
Warning: Files
          C:\Actelprj\3116004982_zsy\designer\impl1\zsy_cp1_1_ba.sdf
          C:\Actelprj\3116004982_zsy\designer\impl1\zsy_cp1_1_ba.v
         already exist.
         Do you want to replace the files? [YES]
Back-annotated to the file(s):
   .\zsy_cp1_1_ba.sdf
   .\zsy_cp1_1_ba.v

The Back-Annotate command succeeded ( 00:00:00 )
Warning: The following files already exist:
         
         C:\Actelprj\3116004982_zsy\designer\impl1\zsy_cp1_1.pdb
         
         Do you want to replace the files? [YES]
INFO: NO_TOP_AGGREGATION option enabled

The Export-map command succeeded ( 00:00:03 )
Warning: Overwriting the existing file: C:\Actelprj\3116004982_zsy\designer\impl1\zsy_cp1_1.pdb.
Wrote to the file: C:\Actelprj\3116004982_zsy\designer\impl1\zsy_cp1_1.pdb
CHECKSUM: 9C79

The Generate programming file command succeeded ( 00:00:03 )
Design saved to file C:\Actelprj\3116004982_zsy\designer\impl1\zsy_cp1_1.adb.
Design closed.

