// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "02/06/2021 14:53:41"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module BUZZER (
	CLK,
	RESET,
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR,
	PS2_CLK,
	PS2_DAT,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	DRAM_CLK,
	DARM_CKE,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	DRAM_WE_N,
	DRAM_UDQM,
	DRAM_LDQM,
	DRAM_DQ,
	GPIO,
	ARDUINO_IO);
input 	CLK;
input 	RESET;
input 	[8:0] SW;
input 	[3:0] KEY;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
output 	[9:0] LEDR;
output 	PS2_CLK;
output 	PS2_DAT;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	DRAM_CLK;
output 	DARM_CKE;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_CS_N;
output 	DRAM_WE_N;
output 	DRAM_UDQM;
output 	DRAM_LDQM;
input 	[15:0] DRAM_DQ;
output 	[35:0] GPIO;
output 	[15:0] ARDUINO_IO;

// Design Ports Information
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DARM_CKE	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_UDQM	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_LDQM	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO[0]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[9]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[10]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[11]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[12]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[13]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[14]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[15]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[16]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[17]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[18]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[19]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[20]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[21]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[22]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[23]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[24]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[25]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[26]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[27]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[28]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[29]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[30]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[31]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[32]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[33]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[35]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[2]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[4]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[8]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[9]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[10]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[14]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[15]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[34]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[11]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[12]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ARDUINO_IO[13]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLK	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[35]~input_o ;
wire \ARDUINO_IO[0]~input_o ;
wire \ARDUINO_IO[1]~input_o ;
wire \ARDUINO_IO[2]~input_o ;
wire \ARDUINO_IO[3]~input_o ;
wire \ARDUINO_IO[4]~input_o ;
wire \ARDUINO_IO[8]~input_o ;
wire \ARDUINO_IO[9]~input_o ;
wire \ARDUINO_IO[10]~input_o ;
wire \ARDUINO_IO[14]~input_o ;
wire \ARDUINO_IO[15]~input_o ;
wire \GPIO[34]~input_o ;
wire \ARDUINO_IO[11]~input_o ;
wire \ARDUINO_IO[12]~input_o ;
wire \ARDUINO_IO[13]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \GPIO[0]~output_o ;
wire \GPIO[1]~output_o ;
wire \GPIO[2]~output_o ;
wire \GPIO[3]~output_o ;
wire \GPIO[4]~output_o ;
wire \GPIO[5]~output_o ;
wire \GPIO[6]~output_o ;
wire \GPIO[7]~output_o ;
wire \GPIO[8]~output_o ;
wire \GPIO[9]~output_o ;
wire \GPIO[10]~output_o ;
wire \GPIO[11]~output_o ;
wire \GPIO[12]~output_o ;
wire \GPIO[13]~output_o ;
wire \GPIO[14]~output_o ;
wire \GPIO[15]~output_o ;
wire \GPIO[16]~output_o ;
wire \GPIO[17]~output_o ;
wire \GPIO[18]~output_o ;
wire \GPIO[19]~output_o ;
wire \GPIO[20]~output_o ;
wire \GPIO[21]~output_o ;
wire \GPIO[22]~output_o ;
wire \GPIO[23]~output_o ;
wire \GPIO[24]~output_o ;
wire \GPIO[25]~output_o ;
wire \GPIO[26]~output_o ;
wire \GPIO[27]~output_o ;
wire \GPIO[28]~output_o ;
wire \GPIO[29]~output_o ;
wire \GPIO[30]~output_o ;
wire \GPIO[31]~output_o ;
wire \GPIO[32]~output_o ;
wire \GPIO[33]~output_o ;
wire \GPIO[35]~output_o ;
wire \ARDUINO_IO[0]~output_o ;
wire \ARDUINO_IO[1]~output_o ;
wire \ARDUINO_IO[2]~output_o ;
wire \ARDUINO_IO[3]~output_o ;
wire \ARDUINO_IO[4]~output_o ;
wire \ARDUINO_IO[8]~output_o ;
wire \ARDUINO_IO[9]~output_o ;
wire \ARDUINO_IO[10]~output_o ;
wire \ARDUINO_IO[14]~output_o ;
wire \ARDUINO_IO[15]~output_o ;
wire \GPIO[34]~output_o ;
wire \ARDUINO_IO[5]~output_o ;
wire \ARDUINO_IO[6]~output_o ;
wire \ARDUINO_IO[7]~output_o ;
wire \ARDUINO_IO[11]~output_o ;
wire \ARDUINO_IO[12]~output_o ;
wire \ARDUINO_IO[13]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[7]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[7]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[7]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \PS2_CLK~output_o ;
wire \PS2_DAT~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_VS~output_o ;
wire \DRAM_CLK~output_o ;
wire \DARM_CKE~output_o ;
wire \DRAM_ADDR[0]~output_o ;
wire \DRAM_ADDR[1]~output_o ;
wire \DRAM_ADDR[2]~output_o ;
wire \DRAM_ADDR[3]~output_o ;
wire \DRAM_ADDR[4]~output_o ;
wire \DRAM_ADDR[5]~output_o ;
wire \DRAM_ADDR[6]~output_o ;
wire \DRAM_ADDR[7]~output_o ;
wire \DRAM_ADDR[8]~output_o ;
wire \DRAM_ADDR[9]~output_o ;
wire \DRAM_ADDR[10]~output_o ;
wire \DRAM_ADDR[11]~output_o ;
wire \DRAM_ADDR[12]~output_o ;
wire \DRAM_BA[0]~output_o ;
wire \DRAM_BA[1]~output_o ;
wire \DRAM_CAS_N~output_o ;
wire \DRAM_RAS_N~output_o ;
wire \DRAM_CS_N~output_o ;
wire \DRAM_WE_N~output_o ;
wire \DRAM_UDQM~output_o ;
wire \DRAM_LDQM~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \ARDUINO_IO[6]~input_o ;
wire \i6|prev_clock_bit~q ;
wire \ARDUINO_IO[5]~input_o ;
wire \i5|tmp_data64[0]~feeder_combout ;
wire \i5|tmp_data64[1]~feeder_combout ;
wire \i5|tmp_data64[2]~feeder_combout ;
wire \i5|tmp_data64[3]~feeder_combout ;
wire \i5|tmp_data64[4]~feeder_combout ;
wire \i5|tmp_data64[5]~feeder_combout ;
wire \i5|tmp_data64[6]~feeder_combout ;
wire \i5|tmp_data64[7]~feeder_combout ;
wire \i5|tmp_data64[8]~feeder_combout ;
wire \i5|tmp_data64[9]~feeder_combout ;
wire \i5|tmp_data64[10]~feeder_combout ;
wire \i5|tmp_data64[11]~feeder_combout ;
wire \i5|tmp_data64[12]~feeder_combout ;
wire \i5|tmp_data64[13]~feeder_combout ;
wire \i5|tmp_data64[14]~feeder_combout ;
wire \i5|tmp_data64[15]~feeder_combout ;
wire \i5|tmp_data64[16]~feeder_combout ;
wire \i5|tmp_data64[17]~feeder_combout ;
wire \i5|tmp_data64[18]~feeder_combout ;
wire \i5|tmp_data64[19]~feeder_combout ;
wire \i5|tmp_data64[20]~feeder_combout ;
wire \i5|tmp_data64[21]~feeder_combout ;
wire \i5|tmp_data64[22]~feeder_combout ;
wire \i5|tmp_data64[23]~feeder_combout ;
wire \i5|tmp_data64[24]~feeder_combout ;
wire \i5|tmp_data64[25]~feeder_combout ;
wire \i5|tmp_data64[26]~feeder_combout ;
wire \i5|tmp_data64[27]~feeder_combout ;
wire \i5|tmp_data64[28]~feeder_combout ;
wire \i5|tmp_data64[29]~feeder_combout ;
wire \i5|tmp_data64[30]~feeder_combout ;
wire \i5|tmp_data64[31]~feeder_combout ;
wire \i5|tmp_data64[32]~feeder_combout ;
wire \i5|tmp_data64[33]~feeder_combout ;
wire \i5|tmp_data64[34]~feeder_combout ;
wire \i5|tmp_data64[35]~feeder_combout ;
wire \i5|tmp_data64[36]~feeder_combout ;
wire \i5|tmp_data64[37]~feeder_combout ;
wire \i5|tmp_data64[38]~feeder_combout ;
wire \i5|tmp_data64[39]~feeder_combout ;
wire \i5|tmp_data64[40]~feeder_combout ;
wire \i5|tmp_data64[41]~feeder_combout ;
wire \i5|tmp_data64[42]~feeder_combout ;
wire \i5|DATA_32[42]~feeder_combout ;
wire \ARDUINO_IO[7]~input_o ;
wire \i5|previous_clk_lr~q ;
wire \i5|always0~0_combout ;
wire \i5|DATA_32[41]~feeder_combout ;
wire \i5|DATA_32[31]~feeder_combout ;
wire \i5|DATA_32[30]~feeder_combout ;
wire \i5|DATA_32[29]~feeder_combout ;
wire \i5|DATA_32[28]~feeder_combout ;
wire \i5|DATA_32[27]~feeder_combout ;
wire \i5|DATA_32[26]~feeder_combout ;
wire \i5|DATA_32[11]~feeder_combout ;
wire \i5|DATA_32[10]~feeder_combout ;
wire \i5|DATA_32[8]~feeder_combout ;
wire \i5|DATA_32[0]~feeder_combout ;
wire \i6|prev_clock_lr~0_combout ;
wire \i6|prev_clock_lr~q ;
wire \i6|tmp_lr_data65~1_combout ;
wire \i6|tmp_lr_data65~64_combout ;
wire \i6|tmp_lr_data65~65_combout ;
wire \i5|DATA_32[1]~feeder_combout ;
wire \i6|tmp_lr_data65~63_combout ;
wire \i5|DATA_32[2]~feeder_combout ;
wire \i6|tmp_lr_data65~62_combout ;
wire \i5|DATA_32[3]~feeder_combout ;
wire \i6|tmp_lr_data65~61_combout ;
wire \i5|DATA_32[4]~feeder_combout ;
wire \i6|tmp_lr_data65~60_combout ;
wire \i5|DATA_32[5]~feeder_combout ;
wire \i6|tmp_lr_data65~59_combout ;
wire \i5|DATA_32[6]~feeder_combout ;
wire \i6|tmp_lr_data65~58_combout ;
wire \i5|DATA_32[7]~feeder_combout ;
wire \i6|tmp_lr_data65~57_combout ;
wire \i6|tmp_lr_data65~56_combout ;
wire \i5|DATA_32[9]~feeder_combout ;
wire \i6|tmp_lr_data65~55_combout ;
wire \i6|tmp_lr_data65~54_combout ;
wire \i6|tmp_lr_data65~53_combout ;
wire \i5|DATA_32[12]~feeder_combout ;
wire \i6|tmp_lr_data65~52_combout ;
wire \i5|DATA_32[13]~feeder_combout ;
wire \i6|tmp_lr_data65~51_combout ;
wire \i5|DATA_32[14]~feeder_combout ;
wire \i6|tmp_lr_data65~50_combout ;
wire \i5|DATA_32[15]~feeder_combout ;
wire \i6|tmp_lr_data65~49_combout ;
wire \i5|DATA_32[16]~feeder_combout ;
wire \i6|tmp_lr_data65~48_combout ;
wire \i5|DATA_32[17]~feeder_combout ;
wire \i6|tmp_lr_data65~47_combout ;
wire \i5|DATA_32[18]~feeder_combout ;
wire \i6|tmp_lr_data65~46_combout ;
wire \i5|DATA_32[19]~feeder_combout ;
wire \i6|tmp_lr_data65~45_combout ;
wire \i5|DATA_32[20]~feeder_combout ;
wire \i6|tmp_lr_data65~44_combout ;
wire \i5|DATA_32[21]~feeder_combout ;
wire \i6|tmp_lr_data65~43_combout ;
wire \i5|DATA_32[22]~feeder_combout ;
wire \i6|tmp_lr_data65~42_combout ;
wire \i5|DATA_32[23]~feeder_combout ;
wire \i6|tmp_lr_data65~41_combout ;
wire \i5|DATA_32[24]~feeder_combout ;
wire \i6|tmp_lr_data65~40_combout ;
wire \i5|DATA_32[25]~feeder_combout ;
wire \i6|tmp_lr_data65~39_combout ;
wire \i6|tmp_lr_data65~38_combout ;
wire \i6|tmp_lr_data65~37_combout ;
wire \i6|tmp_lr_data65~36_combout ;
wire \i6|tmp_lr_data65~35_combout ;
wire \i6|tmp_lr_data65~34_combout ;
wire \i6|tmp_lr_data65~33_combout ;
wire \i5|DATA_32[32]~feeder_combout ;
wire \i6|tmp_lr_data65~32_combout ;
wire \i5|DATA_32[33]~feeder_combout ;
wire \i6|tmp_lr_data65~31_combout ;
wire \i5|DATA_32[34]~feeder_combout ;
wire \i6|tmp_lr_data65~30_combout ;
wire \i5|DATA_32[35]~feeder_combout ;
wire \i6|tmp_lr_data65~29_combout ;
wire \i5|DATA_32[36]~feeder_combout ;
wire \i6|tmp_lr_data65~28_combout ;
wire \i5|DATA_32[37]~feeder_combout ;
wire \i6|tmp_lr_data65~27_combout ;
wire \i5|DATA_32[38]~feeder_combout ;
wire \i6|tmp_lr_data65~26_combout ;
wire \i5|DATA_32[39]~feeder_combout ;
wire \i6|tmp_lr_data65~25_combout ;
wire \i5|DATA_32[40]~feeder_combout ;
wire \i6|tmp_lr_data65~24_combout ;
wire \i6|tmp_lr_data65~23_combout ;
wire \i6|tmp_lr_data65~22_combout ;
wire \i6|tmp_lr_data65[43]~feeder_combout ;
wire \i5|tmp_data64[43]~feeder_combout ;
wire \i5|DATA_32[43]~feeder_combout ;
wire \i6|tmp_lr_data65~21_combout ;
wire \i5|tmp_data64[44]~feeder_combout ;
wire \i5|DATA_32[44]~feeder_combout ;
wire \i6|tmp_lr_data65~20_combout ;
wire \i5|tmp_data64[45]~feeder_combout ;
wire \i5|DATA_32[45]~feeder_combout ;
wire \i6|tmp_lr_data65~19_combout ;
wire \i5|tmp_data64[46]~feeder_combout ;
wire \i5|DATA_32[46]~feeder_combout ;
wire \i6|tmp_lr_data65~18_combout ;
wire \i5|tmp_data64[47]~feeder_combout ;
wire \i5|DATA_32[47]~feeder_combout ;
wire \i6|tmp_lr_data65~17_combout ;
wire \i5|tmp_data64[48]~feeder_combout ;
wire \i5|DATA_32[48]~feeder_combout ;
wire \i6|tmp_lr_data65~16_combout ;
wire \i5|tmp_data64[49]~feeder_combout ;
wire \i5|DATA_32[49]~feeder_combout ;
wire \i6|tmp_lr_data65~15_combout ;
wire \i5|tmp_data64[50]~feeder_combout ;
wire \i5|DATA_32[50]~feeder_combout ;
wire \i6|tmp_lr_data65~14_combout ;
wire \i5|tmp_data64[51]~feeder_combout ;
wire \i5|DATA_32[51]~feeder_combout ;
wire \i6|tmp_lr_data65~13_combout ;
wire \i5|tmp_data64[52]~feeder_combout ;
wire \i5|DATA_32[52]~feeder_combout ;
wire \i6|tmp_lr_data65~12_combout ;
wire \i5|tmp_data64[53]~feeder_combout ;
wire \i5|DATA_32[53]~feeder_combout ;
wire \i6|tmp_lr_data65~11_combout ;
wire \i6|tmp_lr_data65[54]~feeder_combout ;
wire \i5|tmp_data64[54]~feeder_combout ;
wire \i5|DATA_32[54]~feeder_combout ;
wire \i6|tmp_lr_data65~10_combout ;
wire \i5|tmp_data64[55]~feeder_combout ;
wire \i5|DATA_32[55]~feeder_combout ;
wire \i6|tmp_lr_data65~9_combout ;
wire \i5|tmp_data64[56]~feeder_combout ;
wire \i5|DATA_32[56]~feeder_combout ;
wire \i6|tmp_lr_data65~8_combout ;
wire \i5|tmp_data64[57]~feeder_combout ;
wire \i5|DATA_32[57]~feeder_combout ;
wire \i6|tmp_lr_data65~7_combout ;
wire \i5|tmp_data64[58]~feeder_combout ;
wire \i5|DATA_32[58]~feeder_combout ;
wire \i6|tmp_lr_data65~6_combout ;
wire \i5|tmp_data64[59]~feeder_combout ;
wire \i5|DATA_32[59]~feeder_combout ;
wire \i6|tmp_lr_data65~5_combout ;
wire \i5|tmp_data64[60]~feeder_combout ;
wire \i5|DATA_32[60]~feeder_combout ;
wire \i6|tmp_lr_data65~4_combout ;
wire \i5|tmp_data64[61]~feeder_combout ;
wire \i5|DATA_32[61]~feeder_combout ;
wire \i6|tmp_lr_data65~3_combout ;
wire \i5|tmp_data64[62]~feeder_combout ;
wire \i5|DATA_32[62]~feeder_combout ;
wire \i6|tmp_lr_data65~2_combout ;
wire \i5|tmp_data64[63]~feeder_combout ;
wire \i5|DATA_32[63]~feeder_combout ;
wire \i6|tmp_lr_data65~0_combout ;
wire \i6|DATA_OUT~0_combout ;
wire \i6|DATA_OUT~feeder_combout ;
wire \i6|DATA_OUT~q ;
wire \i3|cnt~9_combout ;
wire \i1_0|tmp_count[0]~26_combout ;
wire \RESET~input_o ;
wire \i1_0|Equal0~3_combout ;
wire \i1_0|Equal0~1_combout ;
wire \i1_0|Equal0~0_combout ;
wire \i1_0|Equal0~2_combout ;
wire \i1_0|Equal0~4_combout ;
wire \i1_0|tmp_count[12]~28_combout ;
wire \i1_0|tmp_count[0]~27 ;
wire \i1_0|tmp_count[1]~29_combout ;
wire \i1_0|tmp_count[1]~30 ;
wire \i1_0|tmp_count[2]~31_combout ;
wire \i1_0|tmp_count[2]~32 ;
wire \i1_0|tmp_count[3]~33_combout ;
wire \i1_0|tmp_count[3]~34 ;
wire \i1_0|tmp_count[4]~35_combout ;
wire \i1_0|tmp_count[4]~36 ;
wire \i1_0|tmp_count[5]~37_combout ;
wire \i1_0|tmp_count[5]~38 ;
wire \i1_0|tmp_count[6]~39_combout ;
wire \i1_0|tmp_count[6]~40 ;
wire \i1_0|tmp_count[7]~41_combout ;
wire \i1_0|tmp_count[7]~42 ;
wire \i1_0|tmp_count[8]~43_combout ;
wire \i1_0|tmp_count[8]~44 ;
wire \i1_0|tmp_count[9]~45_combout ;
wire \i1_0|tmp_count[9]~46 ;
wire \i1_0|tmp_count[10]~47_combout ;
wire \i1_0|tmp_count[10]~48 ;
wire \i1_0|tmp_count[11]~49_combout ;
wire \i1_0|tmp_count[11]~50 ;
wire \i1_0|tmp_count[12]~51_combout ;
wire \i1_0|tmp_count[12]~52 ;
wire \i1_0|tmp_count[13]~53_combout ;
wire \i1_0|tmp_count[13]~54 ;
wire \i1_0|tmp_count[14]~55_combout ;
wire \i1_0|tmp_count[14]~56 ;
wire \i1_0|tmp_count[15]~57_combout ;
wire \i1_0|tmp_count[15]~58 ;
wire \i1_0|tmp_count[16]~59_combout ;
wire \i1_0|tmp_count[16]~60 ;
wire \i1_0|tmp_count[17]~61_combout ;
wire \i1_0|tmp_count[17]~62 ;
wire \i1_0|tmp_count[18]~63_combout ;
wire \i1_0|tmp_count[18]~64 ;
wire \i1_0|tmp_count[19]~65_combout ;
wire \i1_0|tmp_count[19]~66 ;
wire \i1_0|tmp_count[20]~67_combout ;
wire \i1_0|tmp_count[20]~68 ;
wire \i1_0|tmp_count[21]~69_combout ;
wire \i1_0|tmp_count[21]~70 ;
wire \i1_0|tmp_count[22]~71_combout ;
wire \i1_0|tmp_count[22]~72 ;
wire \i1_0|tmp_count[23]~73_combout ;
wire \i1_0|tmp_count[23]~74 ;
wire \i1_0|tmp_count[24]~75_combout ;
wire \i1_0|tmp_count[24]~76 ;
wire \i1_0|tmp_count[25]~77_combout ;
wire \i1_0|Equal0~5_combout ;
wire \i1_0|Equal0~6_combout ;
wire \i1_0|Equal0~7_combout ;
wire \i1_0|Equal0~8_combout ;
wire \i3|cnt~7_combout ;
wire \i3|cnt~8_combout ;
wire \i3|Add0~0_combout ;
wire \i3|cnt[2]~6_combout ;
wire \i3|Mux9~0_combout ;
wire \i3|Mux9~1_combout ;
wire \i3|Mux9~2_combout ;
wire \i3|Mux9~3_combout ;
wire \i3|Mux9~4_combout ;
wire \i3|Mux9~5_combout ;
wire \i3|Mux9~6_combout ;
wire \i3|Mux9~7_combout ;
wire \i3|Mux9~8_combout ;
wire \i3|Mux9~9_combout ;
wire [64:0] \i5|tmp_data64 ;
wire [25:0] \i1_0|tmp_count ;
wire [64:0] \i6|tmp_lr_data65 ;
wire [3:0] \i3|cnt ;
wire [63:0] \i5|DATA_32 ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \GPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[0]~output .bus_hold = "false";
defparam \ARDUINO_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[1]~output .bus_hold = "false";
defparam \ARDUINO_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[2]~output .bus_hold = "false";
defparam \ARDUINO_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[3]~output .bus_hold = "false";
defparam \ARDUINO_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[4]~output .bus_hold = "false";
defparam \ARDUINO_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[8]~output .bus_hold = "false";
defparam \ARDUINO_IO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[9]~output .bus_hold = "false";
defparam \ARDUINO_IO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[10]~output .bus_hold = "false";
defparam \ARDUINO_IO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[14]~output .bus_hold = "false";
defparam \ARDUINO_IO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[15]~output .bus_hold = "false";
defparam \ARDUINO_IO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[5]~output .bus_hold = "false";
defparam \ARDUINO_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[6]~output .bus_hold = "false";
defparam \ARDUINO_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[7]~output .bus_hold = "false";
defparam \ARDUINO_IO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[11]~output (
	.i(\i6|DATA_OUT~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[11]~output .bus_hold = "false";
defparam \ARDUINO_IO[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[12]~output (
	.i(\ARDUINO_IO[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[12]~output .bus_hold = "false";
defparam \ARDUINO_IO[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[13]~output (
	.i(\ARDUINO_IO[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[13]~output .bus_hold = "false";
defparam \ARDUINO_IO[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\i3|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\i3|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\i3|Mux9~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\i3|Mux9~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\i3|Mux9~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\i3|Mux9~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\i3|Mux9~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\i3|Mux9~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\i3|Mux9~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\i3|Mux9~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
fiftyfivenm_io_obuf \PS2_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
fiftyfivenm_io_obuf \PS2_DAT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_DAT~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
fiftyfivenm_io_obuf \DARM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DARM_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \DARM_CKE~output .bus_hold = "false";
defparam \DARM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_RAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_UDQM~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_LDQM~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .listen_to_nsleep_signal = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[6]~input (
	.i(ARDUINO_IO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[6]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[6]~input .bus_hold = "false";
defparam \ARDUINO_IO[6]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y3_N13
dffeas \i6|prev_clock_bit (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ARDUINO_IO[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|prev_clock_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i6|prev_clock_bit .is_wysiwyg = "true";
defparam \i6|prev_clock_bit .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[5]~input (
	.i(ARDUINO_IO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[5]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[5]~input .bus_hold = "false";
defparam \ARDUINO_IO[5]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N18
fiftyfivenm_lcell_comb \i5|tmp_data64[0]~feeder (
// Equation(s):
// \i5|tmp_data64[0]~feeder_combout  = \ARDUINO_IO[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ARDUINO_IO[5]~input_o ),
	.cin(gnd),
	.combout(\i5|tmp_data64[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[0]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N19
dffeas \i5|tmp_data64[0] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[0] .is_wysiwyg = "true";
defparam \i5|tmp_data64[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N20
fiftyfivenm_lcell_comb \i5|tmp_data64[1]~feeder (
// Equation(s):
// \i5|tmp_data64[1]~feeder_combout  = \i5|tmp_data64 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [0]),
	.cin(gnd),
	.combout(\i5|tmp_data64[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[1]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N21
dffeas \i5|tmp_data64[1] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[1] .is_wysiwyg = "true";
defparam \i5|tmp_data64[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N14
fiftyfivenm_lcell_comb \i5|tmp_data64[2]~feeder (
// Equation(s):
// \i5|tmp_data64[2]~feeder_combout  = \i5|tmp_data64 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[2]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N15
dffeas \i5|tmp_data64[2] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[2] .is_wysiwyg = "true";
defparam \i5|tmp_data64[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N26
fiftyfivenm_lcell_comb \i5|tmp_data64[3]~feeder (
// Equation(s):
// \i5|tmp_data64[3]~feeder_combout  = \i5|tmp_data64 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[3]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N27
dffeas \i5|tmp_data64[3] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[3] .is_wysiwyg = "true";
defparam \i5|tmp_data64[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N20
fiftyfivenm_lcell_comb \i5|tmp_data64[4]~feeder (
// Equation(s):
// \i5|tmp_data64[4]~feeder_combout  = \i5|tmp_data64 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[4]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N21
dffeas \i5|tmp_data64[4] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[4] .is_wysiwyg = "true";
defparam \i5|tmp_data64[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N12
fiftyfivenm_lcell_comb \i5|tmp_data64[5]~feeder (
// Equation(s):
// \i5|tmp_data64[5]~feeder_combout  = \i5|tmp_data64 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [4]),
	.cin(gnd),
	.combout(\i5|tmp_data64[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[5]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N13
dffeas \i5|tmp_data64[5] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[5] .is_wysiwyg = "true";
defparam \i5|tmp_data64[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N28
fiftyfivenm_lcell_comb \i5|tmp_data64[6]~feeder (
// Equation(s):
// \i5|tmp_data64[6]~feeder_combout  = \i5|tmp_data64 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [5]),
	.cin(gnd),
	.combout(\i5|tmp_data64[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[6]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N29
dffeas \i5|tmp_data64[6] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[6] .is_wysiwyg = "true";
defparam \i5|tmp_data64[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N30
fiftyfivenm_lcell_comb \i5|tmp_data64[7]~feeder (
// Equation(s):
// \i5|tmp_data64[7]~feeder_combout  = \i5|tmp_data64 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [6]),
	.cin(gnd),
	.combout(\i5|tmp_data64[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[7]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N31
dffeas \i5|tmp_data64[7] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[7] .is_wysiwyg = "true";
defparam \i5|tmp_data64[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N24
fiftyfivenm_lcell_comb \i5|tmp_data64[8]~feeder (
// Equation(s):
// \i5|tmp_data64[8]~feeder_combout  = \i5|tmp_data64 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [7]),
	.cin(gnd),
	.combout(\i5|tmp_data64[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[8]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N25
dffeas \i5|tmp_data64[8] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[8] .is_wysiwyg = "true";
defparam \i5|tmp_data64[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N2
fiftyfivenm_lcell_comb \i5|tmp_data64[9]~feeder (
// Equation(s):
// \i5|tmp_data64[9]~feeder_combout  = \i5|tmp_data64 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [8]),
	.cin(gnd),
	.combout(\i5|tmp_data64[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[9]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N3
dffeas \i5|tmp_data64[9] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[9] .is_wysiwyg = "true";
defparam \i5|tmp_data64[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N12
fiftyfivenm_lcell_comb \i5|tmp_data64[10]~feeder (
// Equation(s):
// \i5|tmp_data64[10]~feeder_combout  = \i5|tmp_data64 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [9]),
	.cin(gnd),
	.combout(\i5|tmp_data64[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[10]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N13
dffeas \i5|tmp_data64[10] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[10] .is_wysiwyg = "true";
defparam \i5|tmp_data64[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N14
fiftyfivenm_lcell_comb \i5|tmp_data64[11]~feeder (
// Equation(s):
// \i5|tmp_data64[11]~feeder_combout  = \i5|tmp_data64 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [10]),
	.cin(gnd),
	.combout(\i5|tmp_data64[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[11]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N15
dffeas \i5|tmp_data64[11] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[11] .is_wysiwyg = "true";
defparam \i5|tmp_data64[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N0
fiftyfivenm_lcell_comb \i5|tmp_data64[12]~feeder (
// Equation(s):
// \i5|tmp_data64[12]~feeder_combout  = \i5|tmp_data64 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[12]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N1
dffeas \i5|tmp_data64[12] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[12] .is_wysiwyg = "true";
defparam \i5|tmp_data64[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N22
fiftyfivenm_lcell_comb \i5|tmp_data64[13]~feeder (
// Equation(s):
// \i5|tmp_data64[13]~feeder_combout  = \i5|tmp_data64 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [12]),
	.cin(gnd),
	.combout(\i5|tmp_data64[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[13]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N23
dffeas \i5|tmp_data64[13] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[13] .is_wysiwyg = "true";
defparam \i5|tmp_data64[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N4
fiftyfivenm_lcell_comb \i5|tmp_data64[14]~feeder (
// Equation(s):
// \i5|tmp_data64[14]~feeder_combout  = \i5|tmp_data64 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [13]),
	.cin(gnd),
	.combout(\i5|tmp_data64[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[14]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N5
dffeas \i5|tmp_data64[14] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[14] .is_wysiwyg = "true";
defparam \i5|tmp_data64[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N22
fiftyfivenm_lcell_comb \i5|tmp_data64[15]~feeder (
// Equation(s):
// \i5|tmp_data64[15]~feeder_combout  = \i5|tmp_data64 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[15]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N23
dffeas \i5|tmp_data64[15] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[15] .is_wysiwyg = "true";
defparam \i5|tmp_data64[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N24
fiftyfivenm_lcell_comb \i5|tmp_data64[16]~feeder (
// Equation(s):
// \i5|tmp_data64[16]~feeder_combout  = \i5|tmp_data64 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[16]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N25
dffeas \i5|tmp_data64[16] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[16] .is_wysiwyg = "true";
defparam \i5|tmp_data64[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N14
fiftyfivenm_lcell_comb \i5|tmp_data64[17]~feeder (
// Equation(s):
// \i5|tmp_data64[17]~feeder_combout  = \i5|tmp_data64 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [16]),
	.cin(gnd),
	.combout(\i5|tmp_data64[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[17]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N15
dffeas \i5|tmp_data64[17] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[17] .is_wysiwyg = "true";
defparam \i5|tmp_data64[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N12
fiftyfivenm_lcell_comb \i5|tmp_data64[18]~feeder (
// Equation(s):
// \i5|tmp_data64[18]~feeder_combout  = \i5|tmp_data64 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [17]),
	.cin(gnd),
	.combout(\i5|tmp_data64[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[18]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N13
dffeas \i5|tmp_data64[18] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[18] .is_wysiwyg = "true";
defparam \i5|tmp_data64[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N10
fiftyfivenm_lcell_comb \i5|tmp_data64[19]~feeder (
// Equation(s):
// \i5|tmp_data64[19]~feeder_combout  = \i5|tmp_data64 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [18]),
	.cin(gnd),
	.combout(\i5|tmp_data64[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[19]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N11
dffeas \i5|tmp_data64[19] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[19] .is_wysiwyg = "true";
defparam \i5|tmp_data64[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N24
fiftyfivenm_lcell_comb \i5|tmp_data64[20]~feeder (
// Equation(s):
// \i5|tmp_data64[20]~feeder_combout  = \i5|tmp_data64 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [19]),
	.cin(gnd),
	.combout(\i5|tmp_data64[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[20]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N25
dffeas \i5|tmp_data64[20] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[20] .is_wysiwyg = "true";
defparam \i5|tmp_data64[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N26
fiftyfivenm_lcell_comb \i5|tmp_data64[21]~feeder (
// Equation(s):
// \i5|tmp_data64[21]~feeder_combout  = \i5|tmp_data64 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [20]),
	.cin(gnd),
	.combout(\i5|tmp_data64[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[21]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N27
dffeas \i5|tmp_data64[21] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[21] .is_wysiwyg = "true";
defparam \i5|tmp_data64[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N28
fiftyfivenm_lcell_comb \i5|tmp_data64[22]~feeder (
// Equation(s):
// \i5|tmp_data64[22]~feeder_combout  = \i5|tmp_data64 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[22]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N29
dffeas \i5|tmp_data64[22] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[22] .is_wysiwyg = "true";
defparam \i5|tmp_data64[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N2
fiftyfivenm_lcell_comb \i5|tmp_data64[23]~feeder (
// Equation(s):
// \i5|tmp_data64[23]~feeder_combout  = \i5|tmp_data64 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [22]),
	.cin(gnd),
	.combout(\i5|tmp_data64[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[23]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N3
dffeas \i5|tmp_data64[23] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[23] .is_wysiwyg = "true";
defparam \i5|tmp_data64[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N0
fiftyfivenm_lcell_comb \i5|tmp_data64[24]~feeder (
// Equation(s):
// \i5|tmp_data64[24]~feeder_combout  = \i5|tmp_data64 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [23]),
	.cin(gnd),
	.combout(\i5|tmp_data64[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[24]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N1
dffeas \i5|tmp_data64[24] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[24] .is_wysiwyg = "true";
defparam \i5|tmp_data64[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N22
fiftyfivenm_lcell_comb \i5|tmp_data64[25]~feeder (
// Equation(s):
// \i5|tmp_data64[25]~feeder_combout  = \i5|tmp_data64 [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [24]),
	.cin(gnd),
	.combout(\i5|tmp_data64[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[25]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N23
dffeas \i5|tmp_data64[25] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[25] .is_wysiwyg = "true";
defparam \i5|tmp_data64[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N8
fiftyfivenm_lcell_comb \i5|tmp_data64[26]~feeder (
// Equation(s):
// \i5|tmp_data64[26]~feeder_combout  = \i5|tmp_data64 [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[26]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N9
dffeas \i5|tmp_data64[26] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[26] .is_wysiwyg = "true";
defparam \i5|tmp_data64[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N0
fiftyfivenm_lcell_comb \i5|tmp_data64[27]~feeder (
// Equation(s):
// \i5|tmp_data64[27]~feeder_combout  = \i5|tmp_data64 [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[27]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N1
dffeas \i5|tmp_data64[27] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[27] .is_wysiwyg = "true";
defparam \i5|tmp_data64[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N6
fiftyfivenm_lcell_comb \i5|tmp_data64[28]~feeder (
// Equation(s):
// \i5|tmp_data64[28]~feeder_combout  = \i5|tmp_data64 [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [27]),
	.cin(gnd),
	.combout(\i5|tmp_data64[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[28]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N7
dffeas \i5|tmp_data64[28] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[28] .is_wysiwyg = "true";
defparam \i5|tmp_data64[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N8
fiftyfivenm_lcell_comb \i5|tmp_data64[29]~feeder (
// Equation(s):
// \i5|tmp_data64[29]~feeder_combout  = \i5|tmp_data64 [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [28]),
	.cin(gnd),
	.combout(\i5|tmp_data64[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[29]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N9
dffeas \i5|tmp_data64[29] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[29] .is_wysiwyg = "true";
defparam \i5|tmp_data64[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N10
fiftyfivenm_lcell_comb \i5|tmp_data64[30]~feeder (
// Equation(s):
// \i5|tmp_data64[30]~feeder_combout  = \i5|tmp_data64 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[30]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N11
dffeas \i5|tmp_data64[30] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[30] .is_wysiwyg = "true";
defparam \i5|tmp_data64[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N16
fiftyfivenm_lcell_comb \i5|tmp_data64[31]~feeder (
// Equation(s):
// \i5|tmp_data64[31]~feeder_combout  = \i5|tmp_data64 [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [30]),
	.cin(gnd),
	.combout(\i5|tmp_data64[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[31]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N17
dffeas \i5|tmp_data64[31] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[31] .is_wysiwyg = "true";
defparam \i5|tmp_data64[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N8
fiftyfivenm_lcell_comb \i5|tmp_data64[32]~feeder (
// Equation(s):
// \i5|tmp_data64[32]~feeder_combout  = \i5|tmp_data64 [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [31]),
	.cin(gnd),
	.combout(\i5|tmp_data64[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[32]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N9
dffeas \i5|tmp_data64[32] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[32] .is_wysiwyg = "true";
defparam \i5|tmp_data64[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N6
fiftyfivenm_lcell_comb \i5|tmp_data64[33]~feeder (
// Equation(s):
// \i5|tmp_data64[33]~feeder_combout  = \i5|tmp_data64 [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [32]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[33]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N7
dffeas \i5|tmp_data64[33] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[33] .is_wysiwyg = "true";
defparam \i5|tmp_data64[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N16
fiftyfivenm_lcell_comb \i5|tmp_data64[34]~feeder (
// Equation(s):
// \i5|tmp_data64[34]~feeder_combout  = \i5|tmp_data64 [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [33]),
	.cin(gnd),
	.combout(\i5|tmp_data64[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[34]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N17
dffeas \i5|tmp_data64[34] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[34] .is_wysiwyg = "true";
defparam \i5|tmp_data64[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N26
fiftyfivenm_lcell_comb \i5|tmp_data64[35]~feeder (
// Equation(s):
// \i5|tmp_data64[35]~feeder_combout  = \i5|tmp_data64 [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [34]),
	.cin(gnd),
	.combout(\i5|tmp_data64[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[35]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N27
dffeas \i5|tmp_data64[35] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[35] .is_wysiwyg = "true";
defparam \i5|tmp_data64[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N12
fiftyfivenm_lcell_comb \i5|tmp_data64[36]~feeder (
// Equation(s):
// \i5|tmp_data64[36]~feeder_combout  = \i5|tmp_data64 [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [35]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[36]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N13
dffeas \i5|tmp_data64[36] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[36] .is_wysiwyg = "true";
defparam \i5|tmp_data64[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N10
fiftyfivenm_lcell_comb \i5|tmp_data64[37]~feeder (
// Equation(s):
// \i5|tmp_data64[37]~feeder_combout  = \i5|tmp_data64 [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [36]),
	.cin(gnd),
	.combout(\i5|tmp_data64[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[37]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \i5|tmp_data64[37] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[37] .is_wysiwyg = "true";
defparam \i5|tmp_data64[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N4
fiftyfivenm_lcell_comb \i5|tmp_data64[38]~feeder (
// Equation(s):
// \i5|tmp_data64[38]~feeder_combout  = \i5|tmp_data64 [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [37]),
	.cin(gnd),
	.combout(\i5|tmp_data64[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[38]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N5
dffeas \i5|tmp_data64[38] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[38] .is_wysiwyg = "true";
defparam \i5|tmp_data64[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N14
fiftyfivenm_lcell_comb \i5|tmp_data64[39]~feeder (
// Equation(s):
// \i5|tmp_data64[39]~feeder_combout  = \i5|tmp_data64 [38]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [38]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[39]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N15
dffeas \i5|tmp_data64[39] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[39] .is_wysiwyg = "true";
defparam \i5|tmp_data64[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N28
fiftyfivenm_lcell_comb \i5|tmp_data64[40]~feeder (
// Equation(s):
// \i5|tmp_data64[40]~feeder_combout  = \i5|tmp_data64 [39]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [39]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[40]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N29
dffeas \i5|tmp_data64[40] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[40] .is_wysiwyg = "true";
defparam \i5|tmp_data64[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N30
fiftyfivenm_lcell_comb \i5|tmp_data64[41]~feeder (
// Equation(s):
// \i5|tmp_data64[41]~feeder_combout  = \i5|tmp_data64 [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [40]),
	.cin(gnd),
	.combout(\i5|tmp_data64[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[41]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N31
dffeas \i5|tmp_data64[41] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[41] .is_wysiwyg = "true";
defparam \i5|tmp_data64[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y4_N24
fiftyfivenm_lcell_comb \i5|tmp_data64[42]~feeder (
// Equation(s):
// \i5|tmp_data64[42]~feeder_combout  = \i5|tmp_data64 [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [41]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[42]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y4_N25
dffeas \i5|tmp_data64[42] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[42] .is_wysiwyg = "true";
defparam \i5|tmp_data64[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N30
fiftyfivenm_lcell_comb \i5|DATA_32[42]~feeder (
// Equation(s):
// \i5|DATA_32[42]~feeder_combout  = \i5|tmp_data64 [42]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [42]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[42]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[7]~input (
	.i(ARDUINO_IO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[7]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[7]~input .bus_hold = "false";
defparam \ARDUINO_IO[7]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y2_N21
dffeas \i5|previous_clk_lr (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(gnd),
	.asdata(\ARDUINO_IO[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|previous_clk_lr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i5|previous_clk_lr .is_wysiwyg = "true";
defparam \i5|previous_clk_lr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N20
fiftyfivenm_lcell_comb \i5|always0~0 (
// Equation(s):
// \i5|always0~0_combout  = (!\ARDUINO_IO[7]~input_o  & \i5|previous_clk_lr~q )

	.dataa(gnd),
	.datab(\ARDUINO_IO[7]~input_o ),
	.datac(\i5|previous_clk_lr~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i5|always0~0 .lut_mask = 16'h3030;
defparam \i5|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N31
dffeas \i5|DATA_32[42] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[42] .is_wysiwyg = "true";
defparam \i5|DATA_32[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N14
fiftyfivenm_lcell_comb \i5|DATA_32[41]~feeder (
// Equation(s):
// \i5|DATA_32[41]~feeder_combout  = \i5|tmp_data64 [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [41]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[41]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N15
dffeas \i5|DATA_32[41] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[41] .is_wysiwyg = "true";
defparam \i5|DATA_32[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N18
fiftyfivenm_lcell_comb \i5|DATA_32[31]~feeder (
// Equation(s):
// \i5|DATA_32[31]~feeder_combout  = \i5|tmp_data64 [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [31]),
	.cin(gnd),
	.combout(\i5|DATA_32[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[31]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N19
dffeas \i5|DATA_32[31] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[31] .is_wysiwyg = "true";
defparam \i5|DATA_32[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N6
fiftyfivenm_lcell_comb \i5|DATA_32[30]~feeder (
// Equation(s):
// \i5|DATA_32[30]~feeder_combout  = \i5|tmp_data64 [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [30]),
	.cin(gnd),
	.combout(\i5|DATA_32[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[30]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N7
dffeas \i5|DATA_32[30] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[30] .is_wysiwyg = "true";
defparam \i5|DATA_32[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N22
fiftyfivenm_lcell_comb \i5|DATA_32[29]~feeder (
// Equation(s):
// \i5|DATA_32[29]~feeder_combout  = \i5|tmp_data64 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [29]),
	.cin(gnd),
	.combout(\i5|DATA_32[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[29]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N23
dffeas \i5|DATA_32[29] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[29] .is_wysiwyg = "true";
defparam \i5|DATA_32[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N26
fiftyfivenm_lcell_comb \i5|DATA_32[28]~feeder (
// Equation(s):
// \i5|DATA_32[28]~feeder_combout  = \i5|tmp_data64 [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[28]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N27
dffeas \i5|DATA_32[28] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[28] .is_wysiwyg = "true";
defparam \i5|DATA_32[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N30
fiftyfivenm_lcell_comb \i5|DATA_32[27]~feeder (
// Equation(s):
// \i5|DATA_32[27]~feeder_combout  = \i5|tmp_data64 [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [27]),
	.cin(gnd),
	.combout(\i5|DATA_32[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[27]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N31
dffeas \i5|DATA_32[27] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[27] .is_wysiwyg = "true";
defparam \i5|DATA_32[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N14
fiftyfivenm_lcell_comb \i5|DATA_32[26]~feeder (
// Equation(s):
// \i5|DATA_32[26]~feeder_combout  = \i5|tmp_data64 [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [26]),
	.cin(gnd),
	.combout(\i5|DATA_32[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[26]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N15
dffeas \i5|DATA_32[26] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[26] .is_wysiwyg = "true";
defparam \i5|DATA_32[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N26
fiftyfivenm_lcell_comb \i5|DATA_32[11]~feeder (
// Equation(s):
// \i5|DATA_32[11]~feeder_combout  = \i5|tmp_data64 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[11]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N27
dffeas \i5|DATA_32[11] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[11] .is_wysiwyg = "true";
defparam \i5|DATA_32[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N10
fiftyfivenm_lcell_comb \i5|DATA_32[10]~feeder (
// Equation(s):
// \i5|DATA_32[10]~feeder_combout  = \i5|tmp_data64 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [10]),
	.cin(gnd),
	.combout(\i5|DATA_32[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[10]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N11
dffeas \i5|DATA_32[10] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[10] .is_wysiwyg = "true";
defparam \i5|DATA_32[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N6
fiftyfivenm_lcell_comb \i5|DATA_32[8]~feeder (
// Equation(s):
// \i5|DATA_32[8]~feeder_combout  = \i5|tmp_data64 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [8]),
	.cin(gnd),
	.combout(\i5|DATA_32[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[8]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N7
dffeas \i5|DATA_32[8] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[8] .is_wysiwyg = "true";
defparam \i5|DATA_32[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N22
fiftyfivenm_lcell_comb \i5|DATA_32[0]~feeder (
// Equation(s):
// \i5|DATA_32[0]~feeder_combout  = \i5|tmp_data64 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [0]),
	.cin(gnd),
	.combout(\i5|DATA_32[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[0]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N23
dffeas \i5|DATA_32[0] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[0] .is_wysiwyg = "true";
defparam \i5|DATA_32[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N12
fiftyfivenm_lcell_comb \i6|prev_clock_lr~0 (
// Equation(s):
// \i6|prev_clock_lr~0_combout  = (\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|prev_clock_lr~q )) # (!\i6|prev_clock_bit~q  & ((\ARDUINO_IO[7]~input_o ))))) # (!\ARDUINO_IO[6]~input_o  & (\i6|prev_clock_lr~q ))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_lr~q ),
	.datac(\i6|prev_clock_bit~q ),
	.datad(\ARDUINO_IO[7]~input_o ),
	.cin(gnd),
	.combout(\i6|prev_clock_lr~0_combout ),
	.cout());
// synopsys translate_off
defparam \i6|prev_clock_lr~0 .lut_mask = 16'hCEC4;
defparam \i6|prev_clock_lr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N15
dffeas \i6|prev_clock_lr (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|prev_clock_lr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|prev_clock_lr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i6|prev_clock_lr .is_wysiwyg = "true";
defparam \i6|prev_clock_lr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N24
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~1 (
// Equation(s):
// \i6|tmp_lr_data65~1_combout  = (\ARDUINO_IO[6]~input_o  & (!\ARDUINO_IO[7]~input_o  & (\i6|prev_clock_lr~q  & !\i6|prev_clock_bit~q ))) # (!\ARDUINO_IO[6]~input_o  & (((\i6|prev_clock_bit~q ))))

	.dataa(\ARDUINO_IO[7]~input_o ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|prev_clock_lr~q ),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~1_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~1 .lut_mask = 16'h3340;
defparam \i6|tmp_lr_data65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N14
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~64 (
// Equation(s):
// \i6|tmp_lr_data65~64_combout  = (\ARDUINO_IO[6]~input_o  & (!\ARDUINO_IO[7]~input_o  & (\i6|prev_clock_lr~q  & !\i6|prev_clock_bit~q )))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\ARDUINO_IO[7]~input_o ),
	.datac(\i6|prev_clock_lr~q ),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~64_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~64 .lut_mask = 16'h0020;
defparam \i6|tmp_lr_data65~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N16
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~65 (
// Equation(s):
// \i6|tmp_lr_data65~65_combout  = (\i5|DATA_32 [0] & ((\i6|tmp_lr_data65~64_combout ) # ((!\i6|tmp_lr_data65~1_combout  & \i6|tmp_lr_data65 [1])))) # (!\i5|DATA_32 [0] & (!\i6|tmp_lr_data65~1_combout  & (\i6|tmp_lr_data65 [1])))

	.dataa(\i5|DATA_32 [0]),
	.datab(\i6|tmp_lr_data65~1_combout ),
	.datac(\i6|tmp_lr_data65 [1]),
	.datad(\i6|tmp_lr_data65~64_combout ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~65_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~65 .lut_mask = 16'hBA30;
defparam \i6|tmp_lr_data65~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N17
dffeas \i6|tmp_lr_data65[1] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\i6|tmp_lr_data65~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[1] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N14
fiftyfivenm_lcell_comb \i5|DATA_32[1]~feeder (
// Equation(s):
// \i5|DATA_32[1]~feeder_combout  = \i5|tmp_data64 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [1]),
	.cin(gnd),
	.combout(\i5|DATA_32[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[1]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N15
dffeas \i5|DATA_32[1] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[1] .is_wysiwyg = "true";
defparam \i5|DATA_32[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N30
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~63 (
// Equation(s):
// \i6|tmp_lr_data65~63_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [1]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [1])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [1]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\i6|tmp_lr_data65 [1]),
	.datac(\ARDUINO_IO[6]~input_o ),
	.datad(\i5|DATA_32 [1]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~63_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~63 .lut_mask = 16'hFD08;
defparam \i6|tmp_lr_data65~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N17
dffeas \i6|tmp_lr_data65[2] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[2] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N4
fiftyfivenm_lcell_comb \i5|DATA_32[2]~feeder (
// Equation(s):
// \i5|DATA_32[2]~feeder_combout  = \i5|tmp_data64 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[2]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N5
dffeas \i5|DATA_32[2] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[2] .is_wysiwyg = "true";
defparam \i5|DATA_32[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N16
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~62 (
// Equation(s):
// \i6|tmp_lr_data65~62_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [2])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [2])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [2])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [2]),
	.datad(\i5|DATA_32 [2]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~62_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~62 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N23
dffeas \i6|tmp_lr_data65[3] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[3] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N26
fiftyfivenm_lcell_comb \i5|DATA_32[3]~feeder (
// Equation(s):
// \i5|DATA_32[3]~feeder_combout  = \i5|tmp_data64 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[3]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N27
dffeas \i5|DATA_32[3] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[3] .is_wysiwyg = "true";
defparam \i5|DATA_32[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N22
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~61 (
// Equation(s):
// \i6|tmp_lr_data65~61_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [3])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [3])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [3])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [3]),
	.datad(\i5|DATA_32 [3]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~61_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~61 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N1
dffeas \i6|tmp_lr_data65[4] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[4] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N2
fiftyfivenm_lcell_comb \i5|DATA_32[4]~feeder (
// Equation(s):
// \i5|DATA_32[4]~feeder_combout  = \i5|tmp_data64 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [4]),
	.cin(gnd),
	.combout(\i5|DATA_32[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[4]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N3
dffeas \i5|DATA_32[4] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[4] .is_wysiwyg = "true";
defparam \i5|DATA_32[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N0
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~60 (
// Equation(s):
// \i6|tmp_lr_data65~60_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [4])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [4])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [4])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [4]),
	.datad(\i5|DATA_32 [4]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~60_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~60 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N7
dffeas \i6|tmp_lr_data65[5] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[5] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N18
fiftyfivenm_lcell_comb \i5|DATA_32[5]~feeder (
// Equation(s):
// \i5|DATA_32[5]~feeder_combout  = \i5|tmp_data64 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [5]),
	.cin(gnd),
	.combout(\i5|DATA_32[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[5]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y1_N19
dffeas \i5|DATA_32[5] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[5] .is_wysiwyg = "true";
defparam \i5|DATA_32[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N6
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~59 (
// Equation(s):
// \i6|tmp_lr_data65~59_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [5])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [5])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [5])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [5]),
	.datad(\i5|DATA_32 [5]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~59_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~59 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N13
dffeas \i6|tmp_lr_data65[6] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[6] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N6
fiftyfivenm_lcell_comb \i5|DATA_32[6]~feeder (
// Equation(s):
// \i5|DATA_32[6]~feeder_combout  = \i5|tmp_data64 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [6]),
	.cin(gnd),
	.combout(\i5|DATA_32[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[6]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N7
dffeas \i5|DATA_32[6] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[6] .is_wysiwyg = "true";
defparam \i5|DATA_32[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N12
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~58 (
// Equation(s):
// \i6|tmp_lr_data65~58_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [6])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [6])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [6])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [6]),
	.datad(\i5|DATA_32 [6]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~58_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~58 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N31
dffeas \i6|tmp_lr_data65[7] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[7] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N22
fiftyfivenm_lcell_comb \i5|DATA_32[7]~feeder (
// Equation(s):
// \i5|DATA_32[7]~feeder_combout  = \i5|tmp_data64 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [7]),
	.cin(gnd),
	.combout(\i5|DATA_32[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[7]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N23
dffeas \i5|DATA_32[7] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[7] .is_wysiwyg = "true";
defparam \i5|DATA_32[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N30
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~57 (
// Equation(s):
// \i6|tmp_lr_data65~57_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [7])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [7])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [7])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [7]),
	.datad(\i5|DATA_32 [7]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~57_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~57 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N5
dffeas \i6|tmp_lr_data65[8] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[8] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N4
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~56 (
// Equation(s):
// \i6|tmp_lr_data65~56_combout  = (\ARDUINO_IO[6]~input_o  & (\i5|DATA_32 [8])) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & ((\i6|tmp_lr_data65 [8]))) # (!\i6|prev_clock_bit~q  & (\i5|DATA_32 [8]))))

	.dataa(\i5|DATA_32 [8]),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [8]),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~56_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~56 .lut_mask = 16'hB8AA;
defparam \i6|tmp_lr_data65~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N13
dffeas \i6|tmp_lr_data65[9] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[9] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N2
fiftyfivenm_lcell_comb \i5|DATA_32[9]~feeder (
// Equation(s):
// \i5|DATA_32[9]~feeder_combout  = \i5|tmp_data64 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [9]),
	.cin(gnd),
	.combout(\i5|DATA_32[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[9]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N3
dffeas \i5|DATA_32[9] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[9] .is_wysiwyg = "true";
defparam \i5|DATA_32[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N12
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~55 (
// Equation(s):
// \i6|tmp_lr_data65~55_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [9]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [9])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [9]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [9]),
	.datad(\i5|DATA_32 [9]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~55_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~55 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N17
dffeas \i6|tmp_lr_data65[10] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[10] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N16
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~54 (
// Equation(s):
// \i6|tmp_lr_data65~54_combout  = (\ARDUINO_IO[6]~input_o  & (\i5|DATA_32 [10])) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & ((\i6|tmp_lr_data65 [10]))) # (!\i6|prev_clock_bit~q  & (\i5|DATA_32 [10]))))

	.dataa(\i5|DATA_32 [10]),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [10]),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~54_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~54 .lut_mask = 16'hB8AA;
defparam \i6|tmp_lr_data65~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N21
dffeas \i6|tmp_lr_data65[11] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[11] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N20
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~53 (
// Equation(s):
// \i6|tmp_lr_data65~53_combout  = (\ARDUINO_IO[6]~input_o  & (\i5|DATA_32 [11])) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & ((\i6|tmp_lr_data65 [11]))) # (!\i6|prev_clock_bit~q  & (\i5|DATA_32 [11]))))

	.dataa(\i5|DATA_32 [11]),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [11]),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~53_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~53 .lut_mask = 16'hB8AA;
defparam \i6|tmp_lr_data65~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N29
dffeas \i6|tmp_lr_data65[12] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[12] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N18
fiftyfivenm_lcell_comb \i5|DATA_32[12]~feeder (
// Equation(s):
// \i5|DATA_32[12]~feeder_combout  = \i5|tmp_data64 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [12]),
	.cin(gnd),
	.combout(\i5|DATA_32[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[12]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N19
dffeas \i5|DATA_32[12] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[12] .is_wysiwyg = "true";
defparam \i5|DATA_32[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N28
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~52 (
// Equation(s):
// \i6|tmp_lr_data65~52_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [12]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [12])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [12]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [12]),
	.datad(\i5|DATA_32 [12]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~52_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~52 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N9
dffeas \i6|tmp_lr_data65[13] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[13] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N10
fiftyfivenm_lcell_comb \i5|DATA_32[13]~feeder (
// Equation(s):
// \i5|DATA_32[13]~feeder_combout  = \i5|tmp_data64 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[13]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N11
dffeas \i5|DATA_32[13] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[13] .is_wysiwyg = "true";
defparam \i5|DATA_32[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N8
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~51 (
// Equation(s):
// \i6|tmp_lr_data65~51_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [13])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [13])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [13])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [13]),
	.datad(\i5|DATA_32 [13]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~51_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~51 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N19
dffeas \i6|tmp_lr_data65[14] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[14] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N8
fiftyfivenm_lcell_comb \i5|DATA_32[14]~feeder (
// Equation(s):
// \i5|DATA_32[14]~feeder_combout  = \i5|tmp_data64 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [14]),
	.cin(gnd),
	.combout(\i5|DATA_32[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[14]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N9
dffeas \i5|DATA_32[14] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[14] .is_wysiwyg = "true";
defparam \i5|DATA_32[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N18
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~50 (
// Equation(s):
// \i6|tmp_lr_data65~50_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [14])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [14])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [14])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [14]),
	.datad(\i5|DATA_32 [14]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~50_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~50 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N5
dffeas \i6|tmp_lr_data65[15] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[15] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N0
fiftyfivenm_lcell_comb \i5|DATA_32[15]~feeder (
// Equation(s):
// \i5|DATA_32[15]~feeder_combout  = \i5|tmp_data64 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[15]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N1
dffeas \i5|DATA_32[15] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[15] .is_wysiwyg = "true";
defparam \i5|DATA_32[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N4
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~49 (
// Equation(s):
// \i6|tmp_lr_data65~49_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [15])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [15])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [15])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [15]),
	.datad(\i5|DATA_32 [15]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~49_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~49 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N11
dffeas \i6|tmp_lr_data65[16] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[16] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N2
fiftyfivenm_lcell_comb \i5|DATA_32[16]~feeder (
// Equation(s):
// \i5|DATA_32[16]~feeder_combout  = \i5|tmp_data64 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [16]),
	.cin(gnd),
	.combout(\i5|DATA_32[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[16]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N3
dffeas \i5|DATA_32[16] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[16] .is_wysiwyg = "true";
defparam \i5|DATA_32[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N10
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~48 (
// Equation(s):
// \i6|tmp_lr_data65~48_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [16])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [16])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [16])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [16]),
	.datad(\i5|DATA_32 [16]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~48_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~48 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N25
dffeas \i6|tmp_lr_data65[17] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[17] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N2
fiftyfivenm_lcell_comb \i5|DATA_32[17]~feeder (
// Equation(s):
// \i5|DATA_32[17]~feeder_combout  = \i5|tmp_data64 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[17]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N3
dffeas \i5|DATA_32[17] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[17] .is_wysiwyg = "true";
defparam \i5|DATA_32[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N24
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~47 (
// Equation(s):
// \i6|tmp_lr_data65~47_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [17])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [17])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [17])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [17]),
	.datad(\i5|DATA_32 [17]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~47_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~47 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N27
dffeas \i6|tmp_lr_data65[18] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[18] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N20
fiftyfivenm_lcell_comb \i5|DATA_32[18]~feeder (
// Equation(s):
// \i5|DATA_32[18]~feeder_combout  = \i5|tmp_data64 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [18]),
	.cin(gnd),
	.combout(\i5|DATA_32[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[18]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N21
dffeas \i5|DATA_32[18] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[18] .is_wysiwyg = "true";
defparam \i5|DATA_32[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N26
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~46 (
// Equation(s):
// \i6|tmp_lr_data65~46_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [18])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [18])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [18])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [18]),
	.datad(\i5|DATA_32 [18]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~46_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~46 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N23
dffeas \i6|tmp_lr_data65[19] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[19] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N16
fiftyfivenm_lcell_comb \i5|DATA_32[19]~feeder (
// Equation(s):
// \i5|DATA_32[19]~feeder_combout  = \i5|tmp_data64 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [19]),
	.cin(gnd),
	.combout(\i5|DATA_32[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[19]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N17
dffeas \i5|DATA_32[19] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[19] .is_wysiwyg = "true";
defparam \i5|DATA_32[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N22
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~45 (
// Equation(s):
// \i6|tmp_lr_data65~45_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [19]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [19])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [19]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [19]),
	.datad(\i5|DATA_32 [19]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~45_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~45 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N29
dffeas \i6|tmp_lr_data65[20] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[20] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N18
fiftyfivenm_lcell_comb \i5|DATA_32[20]~feeder (
// Equation(s):
// \i5|DATA_32[20]~feeder_combout  = \i5|tmp_data64 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [20]),
	.cin(gnd),
	.combout(\i5|DATA_32[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[20]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N19
dffeas \i5|DATA_32[20] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[20] .is_wysiwyg = "true";
defparam \i5|DATA_32[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N28
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~44 (
// Equation(s):
// \i6|tmp_lr_data65~44_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [20]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [20])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [20]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [20]),
	.datad(\i5|DATA_32 [20]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~44_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~44 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N31
dffeas \i6|tmp_lr_data65[21] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[21] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N8
fiftyfivenm_lcell_comb \i5|DATA_32[21]~feeder (
// Equation(s):
// \i5|DATA_32[21]~feeder_combout  = \i5|tmp_data64 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[21]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N9
dffeas \i5|DATA_32[21] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[21] .is_wysiwyg = "true";
defparam \i5|DATA_32[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N30
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~43 (
// Equation(s):
// \i6|tmp_lr_data65~43_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [21]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [21])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [21]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [21]),
	.datad(\i5|DATA_32 [21]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~43_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~43 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N9
dffeas \i6|tmp_lr_data65[22] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[22] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N14
fiftyfivenm_lcell_comb \i5|DATA_32[22]~feeder (
// Equation(s):
// \i5|DATA_32[22]~feeder_combout  = \i5|tmp_data64 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[22]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N15
dffeas \i5|DATA_32[22] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[22] .is_wysiwyg = "true";
defparam \i5|DATA_32[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N8
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~42 (
// Equation(s):
// \i6|tmp_lr_data65~42_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [22]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [22])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [22]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [22]),
	.datad(\i5|DATA_32 [22]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~42_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~42 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N7
dffeas \i6|tmp_lr_data65[23] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[23] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N28
fiftyfivenm_lcell_comb \i5|DATA_32[23]~feeder (
// Equation(s):
// \i5|DATA_32[23]~feeder_combout  = \i5|tmp_data64 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[23]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N29
dffeas \i5|DATA_32[23] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[23] .is_wysiwyg = "true";
defparam \i5|DATA_32[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N6
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~41 (
// Equation(s):
// \i6|tmp_lr_data65~41_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [23]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [23])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [23]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [23]),
	.datad(\i5|DATA_32 [23]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~41_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~41 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N5
dffeas \i6|tmp_lr_data65[24] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[24] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N22
fiftyfivenm_lcell_comb \i5|DATA_32[24]~feeder (
// Equation(s):
// \i5|DATA_32[24]~feeder_combout  = \i5|tmp_data64 [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [24]),
	.cin(gnd),
	.combout(\i5|DATA_32[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[24]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N23
dffeas \i5|DATA_32[24] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[24] .is_wysiwyg = "true";
defparam \i5|DATA_32[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N4
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~40 (
// Equation(s):
// \i6|tmp_lr_data65~40_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [24]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [24])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [24]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [24]),
	.datad(\i5|DATA_32 [24]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~40_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~40 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N19
dffeas \i6|tmp_lr_data65[25] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[25] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N12
fiftyfivenm_lcell_comb \i5|DATA_32[25]~feeder (
// Equation(s):
// \i5|DATA_32[25]~feeder_combout  = \i5|tmp_data64 [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[25]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N13
dffeas \i5|DATA_32[25] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[25] .is_wysiwyg = "true";
defparam \i5|DATA_32[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N18
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~39 (
// Equation(s):
// \i6|tmp_lr_data65~39_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [25]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [25])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [25]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [25]),
	.datad(\i5|DATA_32 [25]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~39_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~39 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N25
dffeas \i6|tmp_lr_data65[26] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[26] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N24
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~38 (
// Equation(s):
// \i6|tmp_lr_data65~38_combout  = (\ARDUINO_IO[6]~input_o  & (\i5|DATA_32 [26])) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & ((\i6|tmp_lr_data65 [26]))) # (!\i6|prev_clock_bit~q  & (\i5|DATA_32 [26]))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i5|DATA_32 [26]),
	.datac(\i6|tmp_lr_data65 [26]),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~38_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~38 .lut_mask = 16'hD8CC;
defparam \i6|tmp_lr_data65~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N1
dffeas \i6|tmp_lr_data65[27] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[27] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N0
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~37 (
// Equation(s):
// \i6|tmp_lr_data65~37_combout  = (\ARDUINO_IO[6]~input_o  & (\i5|DATA_32 [27])) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & ((\i6|tmp_lr_data65 [27]))) # (!\i6|prev_clock_bit~q  & (\i5|DATA_32 [27]))))

	.dataa(\i5|DATA_32 [27]),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [27]),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~37_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~37 .lut_mask = 16'hB8AA;
defparam \i6|tmp_lr_data65~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N29
dffeas \i6|tmp_lr_data65[28] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[28] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N28
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~36 (
// Equation(s):
// \i6|tmp_lr_data65~36_combout  = (\ARDUINO_IO[6]~input_o  & (\i5|DATA_32 [28])) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & ((\i6|tmp_lr_data65 [28]))) # (!\i6|prev_clock_bit~q  & (\i5|DATA_32 [28]))))

	.dataa(\i5|DATA_32 [28]),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [28]),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~36_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~36 .lut_mask = 16'hB8AA;
defparam \i6|tmp_lr_data65~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N5
dffeas \i6|tmp_lr_data65[29] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[29] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N4
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~35 (
// Equation(s):
// \i6|tmp_lr_data65~35_combout  = (\ARDUINO_IO[6]~input_o  & (\i5|DATA_32 [29])) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & ((\i6|tmp_lr_data65 [29]))) # (!\i6|prev_clock_bit~q  & (\i5|DATA_32 [29]))))

	.dataa(\i5|DATA_32 [29]),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [29]),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~35_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~35 .lut_mask = 16'hB8AA;
defparam \i6|tmp_lr_data65~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N17
dffeas \i6|tmp_lr_data65[30] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[30] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N16
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~34 (
// Equation(s):
// \i6|tmp_lr_data65~34_combout  = (\ARDUINO_IO[6]~input_o  & (\i5|DATA_32 [30])) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & ((\i6|tmp_lr_data65 [30]))) # (!\i6|prev_clock_bit~q  & (\i5|DATA_32 [30]))))

	.dataa(\i5|DATA_32 [30]),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [30]),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~34_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~34 .lut_mask = 16'hB8AA;
defparam \i6|tmp_lr_data65~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N13
dffeas \i6|tmp_lr_data65[31] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[31] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N12
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~33 (
// Equation(s):
// \i6|tmp_lr_data65~33_combout  = (\ARDUINO_IO[6]~input_o  & (\i5|DATA_32 [31])) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & ((\i6|tmp_lr_data65 [31]))) # (!\i6|prev_clock_bit~q  & (\i5|DATA_32 [31]))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i5|DATA_32 [31]),
	.datac(\i6|tmp_lr_data65 [31]),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~33_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~33 .lut_mask = 16'hD8CC;
defparam \i6|tmp_lr_data65~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N9
dffeas \i6|tmp_lr_data65[32] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[32] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N18
fiftyfivenm_lcell_comb \i5|DATA_32[32]~feeder (
// Equation(s):
// \i5|DATA_32[32]~feeder_combout  = \i5|tmp_data64 [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [32]),
	.cin(gnd),
	.combout(\i5|DATA_32[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[32]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N19
dffeas \i5|DATA_32[32] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[32] .is_wysiwyg = "true";
defparam \i5|DATA_32[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N8
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~32 (
// Equation(s):
// \i6|tmp_lr_data65~32_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [32]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [32])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [32]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [32]),
	.datad(\i5|DATA_32 [32]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~32_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~32 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N21
dffeas \i6|tmp_lr_data65[33] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[33] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N12
fiftyfivenm_lcell_comb \i5|DATA_32[33]~feeder (
// Equation(s):
// \i5|DATA_32[33]~feeder_combout  = \i5|tmp_data64 [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [33]),
	.cin(gnd),
	.combout(\i5|DATA_32[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[33]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N13
dffeas \i5|DATA_32[33] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[33] .is_wysiwyg = "true";
defparam \i5|DATA_32[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N20
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~31 (
// Equation(s):
// \i6|tmp_lr_data65~31_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [33]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [33])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [33]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [33]),
	.datad(\i5|DATA_32 [33]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~31_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~31 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N7
dffeas \i6|tmp_lr_data65[34] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[34] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N20
fiftyfivenm_lcell_comb \i5|DATA_32[34]~feeder (
// Equation(s):
// \i5|DATA_32[34]~feeder_combout  = \i5|tmp_data64 [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [34]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[34]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N21
dffeas \i5|DATA_32[34] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[34] .is_wysiwyg = "true";
defparam \i5|DATA_32[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N6
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~30 (
// Equation(s):
// \i6|tmp_lr_data65~30_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [34]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [34])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [34]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [34]),
	.datad(\i5|DATA_32 [34]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~30_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~30 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N13
dffeas \i6|tmp_lr_data65[35] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[35] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N2
fiftyfivenm_lcell_comb \i5|DATA_32[35]~feeder (
// Equation(s):
// \i5|DATA_32[35]~feeder_combout  = \i5|tmp_data64 [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [35]),
	.cin(gnd),
	.combout(\i5|DATA_32[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[35]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N3
dffeas \i5|DATA_32[35] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[35] .is_wysiwyg = "true";
defparam \i5|DATA_32[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N12
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~29 (
// Equation(s):
// \i6|tmp_lr_data65~29_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [35]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [35])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [35]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [35]),
	.datad(\i5|DATA_32 [35]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~29_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~29 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N5
dffeas \i6|tmp_lr_data65[36] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[36] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N10
fiftyfivenm_lcell_comb \i5|DATA_32[36]~feeder (
// Equation(s):
// \i5|DATA_32[36]~feeder_combout  = \i5|tmp_data64 [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [36]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[36]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N11
dffeas \i5|DATA_32[36] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[36] .is_wysiwyg = "true";
defparam \i5|DATA_32[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N4
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~28 (
// Equation(s):
// \i6|tmp_lr_data65~28_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [36]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [36])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [36]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [36]),
	.datad(\i5|DATA_32 [36]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~28_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~28 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N1
dffeas \i6|tmp_lr_data65[37] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[37] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N30
fiftyfivenm_lcell_comb \i5|DATA_32[37]~feeder (
// Equation(s):
// \i5|DATA_32[37]~feeder_combout  = \i5|tmp_data64 [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [37]),
	.cin(gnd),
	.combout(\i5|DATA_32[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[37]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N31
dffeas \i5|DATA_32[37] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[37] .is_wysiwyg = "true";
defparam \i5|DATA_32[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N0
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~27 (
// Equation(s):
// \i6|tmp_lr_data65~27_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [37]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [37])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [37]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [37]),
	.datad(\i5|DATA_32 [37]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~27_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~27 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N31
dffeas \i6|tmp_lr_data65[38] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[38] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N24
fiftyfivenm_lcell_comb \i5|DATA_32[38]~feeder (
// Equation(s):
// \i5|DATA_32[38]~feeder_combout  = \i5|tmp_data64 [38]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [38]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[38]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N25
dffeas \i5|DATA_32[38] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[38] .is_wysiwyg = "true";
defparam \i5|DATA_32[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N30
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~26 (
// Equation(s):
// \i6|tmp_lr_data65~26_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [38]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [38])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [38]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [38]),
	.datad(\i5|DATA_32 [38]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~26_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~26 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N15
dffeas \i6|tmp_lr_data65[39] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[39] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N16
fiftyfivenm_lcell_comb \i5|DATA_32[39]~feeder (
// Equation(s):
// \i5|DATA_32[39]~feeder_combout  = \i5|tmp_data64 [39]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [39]),
	.cin(gnd),
	.combout(\i5|DATA_32[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[39]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N17
dffeas \i5|DATA_32[39] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[39] .is_wysiwyg = "true";
defparam \i5|DATA_32[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N14
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~25 (
// Equation(s):
// \i6|tmp_lr_data65~25_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [39]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [39])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [39]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [39]),
	.datad(\i5|DATA_32 [39]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~25_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~25 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N27
dffeas \i6|tmp_lr_data65[40] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[40] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N28
fiftyfivenm_lcell_comb \i5|DATA_32[40]~feeder (
// Equation(s):
// \i5|DATA_32[40]~feeder_combout  = \i5|tmp_data64 [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [40]),
	.cin(gnd),
	.combout(\i5|DATA_32[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[40]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y4_N29
dffeas \i5|DATA_32[40] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[40] .is_wysiwyg = "true";
defparam \i5|DATA_32[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y4_N26
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~24 (
// Equation(s):
// \i6|tmp_lr_data65~24_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [40]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [40])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [40]))))

	.dataa(\i6|prev_clock_bit~q ),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [40]),
	.datad(\i5|DATA_32 [40]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~24_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~24 .lut_mask = 16'hFD20;
defparam \i6|tmp_lr_data65~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N9
dffeas \i6|tmp_lr_data65[41] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[41] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N8
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~23 (
// Equation(s):
// \i6|tmp_lr_data65~23_combout  = (\ARDUINO_IO[6]~input_o  & (\i5|DATA_32 [41])) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & ((\i6|tmp_lr_data65 [41]))) # (!\i6|prev_clock_bit~q  & (\i5|DATA_32 [41]))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i5|DATA_32 [41]),
	.datac(\i6|tmp_lr_data65 [41]),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~23_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~23 .lut_mask = 16'hD8CC;
defparam \i6|tmp_lr_data65~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N25
dffeas \i6|tmp_lr_data65[42] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[42] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N24
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~22 (
// Equation(s):
// \i6|tmp_lr_data65~22_combout  = (\ARDUINO_IO[6]~input_o  & (\i5|DATA_32 [42])) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & ((\i6|tmp_lr_data65 [42]))) # (!\i6|prev_clock_bit~q  & (\i5|DATA_32 [42]))))

	.dataa(\i5|DATA_32 [42]),
	.datab(\ARDUINO_IO[6]~input_o ),
	.datac(\i6|tmp_lr_data65 [42]),
	.datad(\i6|prev_clock_bit~q ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~22_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~22 .lut_mask = 16'hB8AA;
defparam \i6|tmp_lr_data65~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N0
fiftyfivenm_lcell_comb \i6|tmp_lr_data65[43]~feeder (
// Equation(s):
// \i6|tmp_lr_data65[43]~feeder_combout  = \i6|tmp_lr_data65~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i6|tmp_lr_data65~22_combout ),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65[43]~feeder .lut_mask = 16'hFF00;
defparam \i6|tmp_lr_data65[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N1
dffeas \i6|tmp_lr_data65[43] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\i6|tmp_lr_data65[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[43] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N30
fiftyfivenm_lcell_comb \i5|tmp_data64[43]~feeder (
// Equation(s):
// \i5|tmp_data64[43]~feeder_combout  = \i5|tmp_data64 [42]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [42]),
	.cin(gnd),
	.combout(\i5|tmp_data64[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[43]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N31
dffeas \i5|tmp_data64[43] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[43] .is_wysiwyg = "true";
defparam \i5|tmp_data64[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N28
fiftyfivenm_lcell_comb \i5|DATA_32[43]~feeder (
// Equation(s):
// \i5|DATA_32[43]~feeder_combout  = \i5|tmp_data64 [43]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [43]),
	.cin(gnd),
	.combout(\i5|DATA_32[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[43]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y3_N29
dffeas \i5|DATA_32[43] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[43] .is_wysiwyg = "true";
defparam \i5|DATA_32[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y3_N2
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~21 (
// Equation(s):
// \i6|tmp_lr_data65~21_combout  = (\i6|prev_clock_bit~q  & ((\ARDUINO_IO[6]~input_o  & ((\i5|DATA_32 [43]))) # (!\ARDUINO_IO[6]~input_o  & (\i6|tmp_lr_data65 [43])))) # (!\i6|prev_clock_bit~q  & (((\i5|DATA_32 [43]))))

	.dataa(\i6|tmp_lr_data65 [43]),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\ARDUINO_IO[6]~input_o ),
	.datad(\i5|DATA_32 [43]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~21_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~21 .lut_mask = 16'hFB08;
defparam \i6|tmp_lr_data65~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N7
dffeas \i6|tmp_lr_data65[44] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[44] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N30
fiftyfivenm_lcell_comb \i5|tmp_data64[44]~feeder (
// Equation(s):
// \i5|tmp_data64[44]~feeder_combout  = \i5|tmp_data64 [43]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [43]),
	.cin(gnd),
	.combout(\i5|tmp_data64[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[44]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N31
dffeas \i5|tmp_data64[44] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[44] .is_wysiwyg = "true";
defparam \i5|tmp_data64[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y2_N2
fiftyfivenm_lcell_comb \i5|DATA_32[44]~feeder (
// Equation(s):
// \i5|DATA_32[44]~feeder_combout  = \i5|tmp_data64 [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [44]),
	.cin(gnd),
	.combout(\i5|DATA_32[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[44]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y2_N3
dffeas \i5|DATA_32[44] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[44] .is_wysiwyg = "true";
defparam \i5|DATA_32[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N6
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~20 (
// Equation(s):
// \i6|tmp_lr_data65~20_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [44])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [44])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [44])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [44]),
	.datad(\i5|DATA_32 [44]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~20_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~20 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N5
dffeas \i6|tmp_lr_data65[45] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[45] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N28
fiftyfivenm_lcell_comb \i5|tmp_data64[45]~feeder (
// Equation(s):
// \i5|tmp_data64[45]~feeder_combout  = \i5|tmp_data64 [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [44]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[45]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N29
dffeas \i5|tmp_data64[45] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[45] .is_wysiwyg = "true";
defparam \i5|tmp_data64[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N26
fiftyfivenm_lcell_comb \i5|DATA_32[45]~feeder (
// Equation(s):
// \i5|DATA_32[45]~feeder_combout  = \i5|tmp_data64 [45]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [45]),
	.cin(gnd),
	.combout(\i5|DATA_32[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[45]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N27
dffeas \i5|DATA_32[45] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[45] .is_wysiwyg = "true";
defparam \i5|DATA_32[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N4
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~19 (
// Equation(s):
// \i6|tmp_lr_data65~19_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [45])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [45])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [45])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [45]),
	.datad(\i5|DATA_32 [45]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~19_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~19 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N11
dffeas \i6|tmp_lr_data65[46] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[46] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N26
fiftyfivenm_lcell_comb \i5|tmp_data64[46]~feeder (
// Equation(s):
// \i5|tmp_data64[46]~feeder_combout  = \i5|tmp_data64 [45]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [45]),
	.cin(gnd),
	.combout(\i5|tmp_data64[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[46]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N27
dffeas \i5|tmp_data64[46] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[46] .is_wysiwyg = "true";
defparam \i5|tmp_data64[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N16
fiftyfivenm_lcell_comb \i5|DATA_32[46]~feeder (
// Equation(s):
// \i5|DATA_32[46]~feeder_combout  = \i5|tmp_data64 [46]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [46]),
	.cin(gnd),
	.combout(\i5|DATA_32[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[46]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N17
dffeas \i5|DATA_32[46] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[46] .is_wysiwyg = "true";
defparam \i5|DATA_32[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N10
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~18 (
// Equation(s):
// \i6|tmp_lr_data65~18_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [46])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [46])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [46])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [46]),
	.datad(\i5|DATA_32 [46]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~18_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~18 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N29
dffeas \i6|tmp_lr_data65[47] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[47] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N20
fiftyfivenm_lcell_comb \i5|tmp_data64[47]~feeder (
// Equation(s):
// \i5|tmp_data64[47]~feeder_combout  = \i5|tmp_data64 [46]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [46]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[47]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N21
dffeas \i5|tmp_data64[47] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[47] .is_wysiwyg = "true";
defparam \i5|tmp_data64[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N0
fiftyfivenm_lcell_comb \i5|DATA_32[47]~feeder (
// Equation(s):
// \i5|DATA_32[47]~feeder_combout  = \i5|tmp_data64 [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [47]),
	.cin(gnd),
	.combout(\i5|DATA_32[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[47]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N1
dffeas \i5|DATA_32[47] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[47] .is_wysiwyg = "true";
defparam \i5|DATA_32[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N28
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~17 (
// Equation(s):
// \i6|tmp_lr_data65~17_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [47])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [47])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [47])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [47]),
	.datad(\i5|DATA_32 [47]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~17_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~17 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N23
dffeas \i6|tmp_lr_data65[48] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[48] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N10
fiftyfivenm_lcell_comb \i5|tmp_data64[48]~feeder (
// Equation(s):
// \i5|tmp_data64[48]~feeder_combout  = \i5|tmp_data64 [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [47]),
	.cin(gnd),
	.combout(\i5|tmp_data64[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[48]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N11
dffeas \i5|tmp_data64[48] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[48] .is_wysiwyg = "true";
defparam \i5|tmp_data64[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N4
fiftyfivenm_lcell_comb \i5|DATA_32[48]~feeder (
// Equation(s):
// \i5|DATA_32[48]~feeder_combout  = \i5|tmp_data64 [48]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [48]),
	.cin(gnd),
	.combout(\i5|DATA_32[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[48]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N5
dffeas \i5|DATA_32[48] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[48] .is_wysiwyg = "true";
defparam \i5|DATA_32[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N22
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~16 (
// Equation(s):
// \i6|tmp_lr_data65~16_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [48])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [48])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [48])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [48]),
	.datad(\i5|DATA_32 [48]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~16_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~16 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N9
dffeas \i6|tmp_lr_data65[49] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[49] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N16
fiftyfivenm_lcell_comb \i5|tmp_data64[49]~feeder (
// Equation(s):
// \i5|tmp_data64[49]~feeder_combout  = \i5|tmp_data64 [48]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [48]),
	.cin(gnd),
	.combout(\i5|tmp_data64[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[49]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N17
dffeas \i5|tmp_data64[49] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[49] .is_wysiwyg = "true";
defparam \i5|tmp_data64[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N6
fiftyfivenm_lcell_comb \i5|DATA_32[49]~feeder (
// Equation(s):
// \i5|DATA_32[49]~feeder_combout  = \i5|tmp_data64 [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [49]),
	.cin(gnd),
	.combout(\i5|DATA_32[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[49]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N7
dffeas \i5|DATA_32[49] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[49] .is_wysiwyg = "true";
defparam \i5|DATA_32[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N8
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~15 (
// Equation(s):
// \i6|tmp_lr_data65~15_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [49])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [49])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [49])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [49]),
	.datad(\i5|DATA_32 [49]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~15_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~15 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N27
dffeas \i6|tmp_lr_data65[50] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[50] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N18
fiftyfivenm_lcell_comb \i5|tmp_data64[50]~feeder (
// Equation(s):
// \i5|tmp_data64[50]~feeder_combout  = \i5|tmp_data64 [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [49]),
	.cin(gnd),
	.combout(\i5|tmp_data64[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[50]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N19
dffeas \i5|tmp_data64[50] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[50] .is_wysiwyg = "true";
defparam \i5|tmp_data64[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N24
fiftyfivenm_lcell_comb \i5|DATA_32[50]~feeder (
// Equation(s):
// \i5|DATA_32[50]~feeder_combout  = \i5|tmp_data64 [50]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [50]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[50]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N25
dffeas \i5|DATA_32[50] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[50] .is_wysiwyg = "true";
defparam \i5|DATA_32[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N26
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~14 (
// Equation(s):
// \i6|tmp_lr_data65~14_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [50])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [50])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [50])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [50]),
	.datad(\i5|DATA_32 [50]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~14_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~14 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N1
dffeas \i6|tmp_lr_data65[51] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[51] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y1_N20
fiftyfivenm_lcell_comb \i5|tmp_data64[51]~feeder (
// Equation(s):
// \i5|tmp_data64[51]~feeder_combout  = \i5|tmp_data64 [50]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [50]),
	.cin(gnd),
	.combout(\i5|tmp_data64[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[51]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y1_N21
dffeas \i5|tmp_data64[51] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[51] .is_wysiwyg = "true";
defparam \i5|tmp_data64[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N10
fiftyfivenm_lcell_comb \i5|DATA_32[51]~feeder (
// Equation(s):
// \i5|DATA_32[51]~feeder_combout  = \i5|tmp_data64 [51]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [51]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[51]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y2_N11
dffeas \i5|DATA_32[51] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[51] .is_wysiwyg = "true";
defparam \i5|DATA_32[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N0
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~13 (
// Equation(s):
// \i6|tmp_lr_data65~13_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [51])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [51])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [51])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [51]),
	.datad(\i5|DATA_32 [51]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~13_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~13 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N3
dffeas \i6|tmp_lr_data65[52] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[52] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N6
fiftyfivenm_lcell_comb \i5|tmp_data64[52]~feeder (
// Equation(s):
// \i5|tmp_data64[52]~feeder_combout  = \i5|tmp_data64 [51]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [51]),
	.cin(gnd),
	.combout(\i5|tmp_data64[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[52]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N7
dffeas \i5|tmp_data64[52] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[52] .is_wysiwyg = "true";
defparam \i5|tmp_data64[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N14
fiftyfivenm_lcell_comb \i5|DATA_32[52]~feeder (
// Equation(s):
// \i5|DATA_32[52]~feeder_combout  = \i5|tmp_data64 [52]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [52]),
	.cin(gnd),
	.combout(\i5|DATA_32[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[52]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N15
dffeas \i5|DATA_32[52] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[52] .is_wysiwyg = "true";
defparam \i5|DATA_32[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N2
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~12 (
// Equation(s):
// \i6|tmp_lr_data65~12_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [52])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [52])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [52])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [52]),
	.datad(\i5|DATA_32 [52]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~12_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~12 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N21
dffeas \i6|tmp_lr_data65[53] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[53] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N0
fiftyfivenm_lcell_comb \i5|tmp_data64[53]~feeder (
// Equation(s):
// \i5|tmp_data64[53]~feeder_combout  = \i5|tmp_data64 [52]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [52]),
	.cin(gnd),
	.combout(\i5|tmp_data64[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[53]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N1
dffeas \i5|tmp_data64[53] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[53] .is_wysiwyg = "true";
defparam \i5|tmp_data64[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N16
fiftyfivenm_lcell_comb \i5|DATA_32[53]~feeder (
// Equation(s):
// \i5|DATA_32[53]~feeder_combout  = \i5|tmp_data64 [53]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [53]),
	.cin(gnd),
	.combout(\i5|DATA_32[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[53]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N17
dffeas \i5|DATA_32[53] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[53] .is_wysiwyg = "true";
defparam \i5|DATA_32[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N20
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~11 (
// Equation(s):
// \i6|tmp_lr_data65~11_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [53])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [53])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [53])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [53]),
	.datad(\i5|DATA_32 [53]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~11_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~11 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y3_N18
fiftyfivenm_lcell_comb \i6|tmp_lr_data65[54]~feeder (
// Equation(s):
// \i6|tmp_lr_data65[54]~feeder_combout  = \i6|tmp_lr_data65~11_combout 

	.dataa(gnd),
	.datab(\i6|tmp_lr_data65~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65[54]~feeder .lut_mask = 16'hCCCC;
defparam \i6|tmp_lr_data65[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y3_N19
dffeas \i6|tmp_lr_data65[54] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\i6|tmp_lr_data65[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[54] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N14
fiftyfivenm_lcell_comb \i5|tmp_data64[54]~feeder (
// Equation(s):
// \i5|tmp_data64[54]~feeder_combout  = \i5|tmp_data64 [53]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [53]),
	.cin(gnd),
	.combout(\i5|tmp_data64[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[54]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N15
dffeas \i5|tmp_data64[54] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[54] .is_wysiwyg = "true";
defparam \i5|tmp_data64[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N10
fiftyfivenm_lcell_comb \i5|DATA_32[54]~feeder (
// Equation(s):
// \i5|DATA_32[54]~feeder_combout  = \i5|tmp_data64 [54]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [54]),
	.cin(gnd),
	.combout(\i5|DATA_32[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[54]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N11
dffeas \i5|DATA_32[54] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[54] .is_wysiwyg = "true";
defparam \i5|DATA_32[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N30
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~10 (
// Equation(s):
// \i6|tmp_lr_data65~10_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [54])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [54])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [54])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [54]),
	.datad(\i5|DATA_32 [54]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~10_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~10 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N25
dffeas \i6|tmp_lr_data65[55] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[55] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N24
fiftyfivenm_lcell_comb \i5|tmp_data64[55]~feeder (
// Equation(s):
// \i5|tmp_data64[55]~feeder_combout  = \i5|tmp_data64 [54]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [54]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[55]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N25
dffeas \i5|tmp_data64[55] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[55] .is_wysiwyg = "true";
defparam \i5|tmp_data64[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y2_N0
fiftyfivenm_lcell_comb \i5|DATA_32[55]~feeder (
// Equation(s):
// \i5|DATA_32[55]~feeder_combout  = \i5|tmp_data64 [55]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [55]),
	.cin(gnd),
	.combout(\i5|DATA_32[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[55]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y2_N1
dffeas \i5|DATA_32[55] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[55] .is_wysiwyg = "true";
defparam \i5|DATA_32[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N24
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~9 (
// Equation(s):
// \i6|tmp_lr_data65~9_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [55])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [55])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [55])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [55]),
	.datad(\i5|DATA_32 [55]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~9_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~9 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N27
dffeas \i6|tmp_lr_data65[56] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[56] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N18
fiftyfivenm_lcell_comb \i5|tmp_data64[56]~feeder (
// Equation(s):
// \i5|tmp_data64[56]~feeder_combout  = \i5|tmp_data64 [55]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [55]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[56]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N19
dffeas \i5|tmp_data64[56] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[56] .is_wysiwyg = "true";
defparam \i5|tmp_data64[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y2_N14
fiftyfivenm_lcell_comb \i5|DATA_32[56]~feeder (
// Equation(s):
// \i5|DATA_32[56]~feeder_combout  = \i5|tmp_data64 [56]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [56]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[56]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y2_N15
dffeas \i5|DATA_32[56] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[56] .is_wysiwyg = "true";
defparam \i5|DATA_32[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N26
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~8 (
// Equation(s):
// \i6|tmp_lr_data65~8_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [56])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [56])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [56])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [56]),
	.datad(\i5|DATA_32 [56]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~8_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~8 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N5
dffeas \i6|tmp_lr_data65[57] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[57] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N12
fiftyfivenm_lcell_comb \i5|tmp_data64[57]~feeder (
// Equation(s):
// \i5|tmp_data64[57]~feeder_combout  = \i5|tmp_data64 [56]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [56]),
	.cin(gnd),
	.combout(\i5|tmp_data64[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[57]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N13
dffeas \i5|tmp_data64[57] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[57] .is_wysiwyg = "true";
defparam \i5|tmp_data64[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N20
fiftyfivenm_lcell_comb \i5|DATA_32[57]~feeder (
// Equation(s):
// \i5|DATA_32[57]~feeder_combout  = \i5|tmp_data64 [57]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [57]),
	.cin(gnd),
	.combout(\i5|DATA_32[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[57]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N21
dffeas \i5|DATA_32[57] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[57] .is_wysiwyg = "true";
defparam \i5|DATA_32[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N4
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~7 (
// Equation(s):
// \i6|tmp_lr_data65~7_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [57])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [57])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [57])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [57]),
	.datad(\i5|DATA_32 [57]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~7_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~7 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N11
dffeas \i6|tmp_lr_data65[58] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[58] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N2
fiftyfivenm_lcell_comb \i5|tmp_data64[58]~feeder (
// Equation(s):
// \i5|tmp_data64[58]~feeder_combout  = \i5|tmp_data64 [57]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [57]),
	.cin(gnd),
	.combout(\i5|tmp_data64[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[58]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N3
dffeas \i5|tmp_data64[58] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[58] .is_wysiwyg = "true";
defparam \i5|tmp_data64[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y2_N28
fiftyfivenm_lcell_comb \i5|DATA_32[58]~feeder (
// Equation(s):
// \i5|DATA_32[58]~feeder_combout  = \i5|tmp_data64 [58]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [58]),
	.cin(gnd),
	.combout(\i5|DATA_32[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[58]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y2_N29
dffeas \i5|DATA_32[58] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[58] .is_wysiwyg = "true";
defparam \i5|DATA_32[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N10
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~6 (
// Equation(s):
// \i6|tmp_lr_data65~6_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [58])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [58])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [58])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [58]),
	.datad(\i5|DATA_32 [58]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~6_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~6 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N29
dffeas \i6|tmp_lr_data65[59] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[59] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y2_N30
fiftyfivenm_lcell_comb \i5|tmp_data64[59]~feeder (
// Equation(s):
// \i5|tmp_data64[59]~feeder_combout  = \i5|tmp_data64 [58]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [58]),
	.cin(gnd),
	.combout(\i5|tmp_data64[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[59]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y2_N31
dffeas \i5|tmp_data64[59] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[59] .is_wysiwyg = "true";
defparam \i5|tmp_data64[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N2
fiftyfivenm_lcell_comb \i5|DATA_32[59]~feeder (
// Equation(s):
// \i5|DATA_32[59]~feeder_combout  = \i5|tmp_data64 [59]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [59]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[59]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N3
dffeas \i5|DATA_32[59] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[59] .is_wysiwyg = "true";
defparam \i5|DATA_32[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N28
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~5 (
// Equation(s):
// \i6|tmp_lr_data65~5_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [59])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [59])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [59])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [59]),
	.datad(\i5|DATA_32 [59]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~5_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~5 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N7
dffeas \i6|tmp_lr_data65[60] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[60] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N4
fiftyfivenm_lcell_comb \i5|tmp_data64[60]~feeder (
// Equation(s):
// \i5|tmp_data64[60]~feeder_combout  = \i5|tmp_data64 [59]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [59]),
	.cin(gnd),
	.combout(\i5|tmp_data64[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[60]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N5
dffeas \i5|tmp_data64[60] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[60] .is_wysiwyg = "true";
defparam \i5|tmp_data64[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y2_N16
fiftyfivenm_lcell_comb \i5|DATA_32[60]~feeder (
// Equation(s):
// \i5|DATA_32[60]~feeder_combout  = \i5|tmp_data64 [60]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [60]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[60]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y2_N17
dffeas \i5|DATA_32[60] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[60] .is_wysiwyg = "true";
defparam \i5|DATA_32[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N6
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~4 (
// Equation(s):
// \i6|tmp_lr_data65~4_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [60])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [60])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [60])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [60]),
	.datad(\i5|DATA_32 [60]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~4_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~4 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N9
dffeas \i6|tmp_lr_data65[61] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[61] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N22
fiftyfivenm_lcell_comb \i5|tmp_data64[61]~feeder (
// Equation(s):
// \i5|tmp_data64[61]~feeder_combout  = \i5|tmp_data64 [60]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [60]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[61]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N23
dffeas \i5|tmp_data64[61] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[61] .is_wysiwyg = "true";
defparam \i5|tmp_data64[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N20
fiftyfivenm_lcell_comb \i5|DATA_32[61]~feeder (
// Equation(s):
// \i5|DATA_32[61]~feeder_combout  = \i5|tmp_data64 [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [61]),
	.cin(gnd),
	.combout(\i5|DATA_32[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[61]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y4_N21
dffeas \i5|DATA_32[61] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[61] .is_wysiwyg = "true";
defparam \i5|DATA_32[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N8
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~3 (
// Equation(s):
// \i6|tmp_lr_data65~3_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [61])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [61])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [61])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [61]),
	.datad(\i5|DATA_32 [61]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~3_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~3 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N3
dffeas \i6|tmp_lr_data65[62] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[62] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y2_N26
fiftyfivenm_lcell_comb \i5|tmp_data64[62]~feeder (
// Equation(s):
// \i5|tmp_data64[62]~feeder_combout  = \i5|tmp_data64 [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [61]),
	.cin(gnd),
	.combout(\i5|tmp_data64[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[62]~feeder .lut_mask = 16'hFF00;
defparam \i5|tmp_data64[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y2_N27
dffeas \i5|tmp_data64[62] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[62] .is_wysiwyg = "true";
defparam \i5|tmp_data64[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y2_N24
fiftyfivenm_lcell_comb \i5|DATA_32[62]~feeder (
// Equation(s):
// \i5|DATA_32[62]~feeder_combout  = \i5|tmp_data64 [62]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [62]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|DATA_32[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[62]~feeder .lut_mask = 16'hF0F0;
defparam \i5|DATA_32[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y2_N25
dffeas \i5|DATA_32[62] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[62] .is_wysiwyg = "true";
defparam \i5|DATA_32[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N2
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~2 (
// Equation(s):
// \i6|tmp_lr_data65~2_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [62])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [62])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [62])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [62]),
	.datad(\i5|DATA_32 [62]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~2_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~2 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N21
dffeas \i6|tmp_lr_data65[63] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[63] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y2_N8
fiftyfivenm_lcell_comb \i5|tmp_data64[63]~feeder (
// Equation(s):
// \i5|tmp_data64[63]~feeder_combout  = \i5|tmp_data64 [62]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i5|tmp_data64 [62]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i5|tmp_data64[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|tmp_data64[63]~feeder .lut_mask = 16'hF0F0;
defparam \i5|tmp_data64[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y2_N9
dffeas \i5|tmp_data64[63] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|tmp_data64[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|tmp_data64 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|tmp_data64[63] .is_wysiwyg = "true";
defparam \i5|tmp_data64[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N8
fiftyfivenm_lcell_comb \i5|DATA_32[63]~feeder (
// Equation(s):
// \i5|DATA_32[63]~feeder_combout  = \i5|tmp_data64 [63]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i5|tmp_data64 [63]),
	.cin(gnd),
	.combout(\i5|DATA_32[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i5|DATA_32[63]~feeder .lut_mask = 16'hFF00;
defparam \i5|DATA_32[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y1_N9
dffeas \i5|DATA_32[63] (
	.clk(\ARDUINO_IO[6]~input_o ),
	.d(\i5|DATA_32[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i5|DATA_32 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \i5|DATA_32[63] .is_wysiwyg = "true";
defparam \i5|DATA_32[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N20
fiftyfivenm_lcell_comb \i6|tmp_lr_data65~0 (
// Equation(s):
// \i6|tmp_lr_data65~0_combout  = (\ARDUINO_IO[6]~input_o  & (((\i5|DATA_32 [63])))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [63])) # (!\i6|prev_clock_bit~q  & ((\i5|DATA_32 [63])))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [63]),
	.datad(\i5|DATA_32 [63]),
	.cin(gnd),
	.combout(\i6|tmp_lr_data65~0_combout ),
	.cout());
// synopsys translate_off
defparam \i6|tmp_lr_data65~0 .lut_mask = 16'hFB40;
defparam \i6|tmp_lr_data65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N23
dffeas \i6|tmp_lr_data65[64] (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i6|tmp_lr_data65~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i6|tmp_lr_data65~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|tmp_lr_data65 [64]),
	.prn(vcc));
// synopsys translate_off
defparam \i6|tmp_lr_data65[64] .is_wysiwyg = "true";
defparam \i6|tmp_lr_data65[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N22
fiftyfivenm_lcell_comb \i6|DATA_OUT~0 (
// Equation(s):
// \i6|DATA_OUT~0_combout  = (\ARDUINO_IO[6]~input_o  & (((\i6|DATA_OUT~q )))) # (!\ARDUINO_IO[6]~input_o  & ((\i6|prev_clock_bit~q  & (\i6|tmp_lr_data65 [64])) # (!\i6|prev_clock_bit~q  & ((\i6|DATA_OUT~q )))))

	.dataa(\ARDUINO_IO[6]~input_o ),
	.datab(\i6|prev_clock_bit~q ),
	.datac(\i6|tmp_lr_data65 [64]),
	.datad(\i6|DATA_OUT~q ),
	.cin(gnd),
	.combout(\i6|DATA_OUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \i6|DATA_OUT~0 .lut_mask = 16'hFB40;
defparam \i6|DATA_OUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y3_N12
fiftyfivenm_lcell_comb \i6|DATA_OUT~feeder (
// Equation(s):
// \i6|DATA_OUT~feeder_combout  = \i6|DATA_OUT~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i6|DATA_OUT~0_combout ),
	.cin(gnd),
	.combout(\i6|DATA_OUT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i6|DATA_OUT~feeder .lut_mask = 16'hFF00;
defparam \i6|DATA_OUT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y3_N13
dffeas \i6|DATA_OUT (
	.clk(!\CLK~inputclkctrl_outclk ),
	.d(\i6|DATA_OUT~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i6|DATA_OUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i6|DATA_OUT .is_wysiwyg = "true";
defparam \i6|DATA_OUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N16
fiftyfivenm_lcell_comb \i3|cnt~9 (
// Equation(s):
// \i3|cnt~9_combout  = (\i3|cnt [2] & (\i3|cnt [3] $ (((\i3|cnt [0] & \i3|cnt [1]))))) # (!\i3|cnt [2] & (\i3|cnt [3] & ((\i3|cnt [0]) # (!\i3|cnt [1]))))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [0]),
	.datac(\i3|cnt [3]),
	.datad(\i3|cnt [1]),
	.cin(gnd),
	.combout(\i3|cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \i3|cnt~9 .lut_mask = 16'h68F0;
defparam \i3|cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N6
fiftyfivenm_lcell_comb \i1_0|tmp_count[0]~26 (
// Equation(s):
// \i1_0|tmp_count[0]~26_combout  = \i1_0|tmp_count [0] $ (VCC)
// \i1_0|tmp_count[0]~27  = CARRY(\i1_0|tmp_count [0])

	.dataa(\i1_0|tmp_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i1_0|tmp_count[0]~26_combout ),
	.cout(\i1_0|tmp_count[0]~27 ));
// synopsys translate_off
defparam \i1_0|tmp_count[0]~26 .lut_mask = 16'h55AA;
defparam \i1_0|tmp_count[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .listen_to_nsleep_signal = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N26
fiftyfivenm_lcell_comb \i1_0|Equal0~3 (
// Equation(s):
// \i1_0|Equal0~3_combout  = (((!\i1_0|tmp_count [14]) # (!\i1_0|tmp_count [15])) # (!\i1_0|tmp_count [13])) # (!\i1_0|tmp_count [12])

	.dataa(\i1_0|tmp_count [12]),
	.datab(\i1_0|tmp_count [13]),
	.datac(\i1_0|tmp_count [15]),
	.datad(\i1_0|tmp_count [14]),
	.cin(gnd),
	.combout(\i1_0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i1_0|Equal0~3 .lut_mask = 16'h7FFF;
defparam \i1_0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N2
fiftyfivenm_lcell_comb \i1_0|Equal0~1 (
// Equation(s):
// \i1_0|Equal0~1_combout  = (\i1_0|tmp_count [7]) # (((!\i1_0|tmp_count [6]) # (!\i1_0|tmp_count [4])) # (!\i1_0|tmp_count [5]))

	.dataa(\i1_0|tmp_count [7]),
	.datab(\i1_0|tmp_count [5]),
	.datac(\i1_0|tmp_count [4]),
	.datad(\i1_0|tmp_count [6]),
	.cin(gnd),
	.combout(\i1_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i1_0|Equal0~1 .lut_mask = 16'hBFFF;
defparam \i1_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N4
fiftyfivenm_lcell_comb \i1_0|Equal0~0 (
// Equation(s):
// \i1_0|Equal0~0_combout  = (((!\i1_0|tmp_count [3]) # (!\i1_0|tmp_count [2])) # (!\i1_0|tmp_count [1])) # (!\i1_0|tmp_count [0])

	.dataa(\i1_0|tmp_count [0]),
	.datab(\i1_0|tmp_count [1]),
	.datac(\i1_0|tmp_count [2]),
	.datad(\i1_0|tmp_count [3]),
	.cin(gnd),
	.combout(\i1_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i1_0|Equal0~0 .lut_mask = 16'h7FFF;
defparam \i1_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N0
fiftyfivenm_lcell_comb \i1_0|Equal0~2 (
// Equation(s):
// \i1_0|Equal0~2_combout  = (\i1_0|tmp_count [8]) # ((\i1_0|tmp_count [11]) # ((\i1_0|tmp_count [10]) # (\i1_0|tmp_count [9])))

	.dataa(\i1_0|tmp_count [8]),
	.datab(\i1_0|tmp_count [11]),
	.datac(\i1_0|tmp_count [10]),
	.datad(\i1_0|tmp_count [9]),
	.cin(gnd),
	.combout(\i1_0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i1_0|Equal0~2 .lut_mask = 16'hFFFE;
defparam \i1_0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N28
fiftyfivenm_lcell_comb \i1_0|Equal0~4 (
// Equation(s):
// \i1_0|Equal0~4_combout  = (\i1_0|Equal0~3_combout ) # ((\i1_0|Equal0~1_combout ) # ((\i1_0|Equal0~0_combout ) # (\i1_0|Equal0~2_combout )))

	.dataa(\i1_0|Equal0~3_combout ),
	.datab(\i1_0|Equal0~1_combout ),
	.datac(\i1_0|Equal0~0_combout ),
	.datad(\i1_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i1_0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i1_0|Equal0~4 .lut_mask = 16'hFFFE;
defparam \i1_0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N30
fiftyfivenm_lcell_comb \i1_0|tmp_count[12]~28 (
// Equation(s):
// \i1_0|tmp_count[12]~28_combout  = (\RESET~input_o ) # ((!\i1_0|Equal0~7_combout  & !\i1_0|Equal0~4_combout ))

	.dataa(\RESET~input_o ),
	.datab(gnd),
	.datac(\i1_0|Equal0~7_combout ),
	.datad(\i1_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\i1_0|tmp_count[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \i1_0|tmp_count[12]~28 .lut_mask = 16'hAAAF;
defparam \i1_0|tmp_count[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N7
dffeas \i1_0|tmp_count[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[0]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[0] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N8
fiftyfivenm_lcell_comb \i1_0|tmp_count[1]~29 (
// Equation(s):
// \i1_0|tmp_count[1]~29_combout  = (\i1_0|tmp_count [1] & (!\i1_0|tmp_count[0]~27 )) # (!\i1_0|tmp_count [1] & ((\i1_0|tmp_count[0]~27 ) # (GND)))
// \i1_0|tmp_count[1]~30  = CARRY((!\i1_0|tmp_count[0]~27 ) # (!\i1_0|tmp_count [1]))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[0]~27 ),
	.combout(\i1_0|tmp_count[1]~29_combout ),
	.cout(\i1_0|tmp_count[1]~30 ));
// synopsys translate_off
defparam \i1_0|tmp_count[1]~29 .lut_mask = 16'h3C3F;
defparam \i1_0|tmp_count[1]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N9
dffeas \i1_0|tmp_count[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[1]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[1] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N10
fiftyfivenm_lcell_comb \i1_0|tmp_count[2]~31 (
// Equation(s):
// \i1_0|tmp_count[2]~31_combout  = (\i1_0|tmp_count [2] & (\i1_0|tmp_count[1]~30  $ (GND))) # (!\i1_0|tmp_count [2] & (!\i1_0|tmp_count[1]~30  & VCC))
// \i1_0|tmp_count[2]~32  = CARRY((\i1_0|tmp_count [2] & !\i1_0|tmp_count[1]~30 ))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[1]~30 ),
	.combout(\i1_0|tmp_count[2]~31_combout ),
	.cout(\i1_0|tmp_count[2]~32 ));
// synopsys translate_off
defparam \i1_0|tmp_count[2]~31 .lut_mask = 16'hC30C;
defparam \i1_0|tmp_count[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N11
dffeas \i1_0|tmp_count[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[2]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[2] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N12
fiftyfivenm_lcell_comb \i1_0|tmp_count[3]~33 (
// Equation(s):
// \i1_0|tmp_count[3]~33_combout  = (\i1_0|tmp_count [3] & (!\i1_0|tmp_count[2]~32 )) # (!\i1_0|tmp_count [3] & ((\i1_0|tmp_count[2]~32 ) # (GND)))
// \i1_0|tmp_count[3]~34  = CARRY((!\i1_0|tmp_count[2]~32 ) # (!\i1_0|tmp_count [3]))

	.dataa(\i1_0|tmp_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[2]~32 ),
	.combout(\i1_0|tmp_count[3]~33_combout ),
	.cout(\i1_0|tmp_count[3]~34 ));
// synopsys translate_off
defparam \i1_0|tmp_count[3]~33 .lut_mask = 16'h5A5F;
defparam \i1_0|tmp_count[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N13
dffeas \i1_0|tmp_count[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[3]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[3] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N14
fiftyfivenm_lcell_comb \i1_0|tmp_count[4]~35 (
// Equation(s):
// \i1_0|tmp_count[4]~35_combout  = (\i1_0|tmp_count [4] & (\i1_0|tmp_count[3]~34  $ (GND))) # (!\i1_0|tmp_count [4] & (!\i1_0|tmp_count[3]~34  & VCC))
// \i1_0|tmp_count[4]~36  = CARRY((\i1_0|tmp_count [4] & !\i1_0|tmp_count[3]~34 ))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[3]~34 ),
	.combout(\i1_0|tmp_count[4]~35_combout ),
	.cout(\i1_0|tmp_count[4]~36 ));
// synopsys translate_off
defparam \i1_0|tmp_count[4]~35 .lut_mask = 16'hC30C;
defparam \i1_0|tmp_count[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N15
dffeas \i1_0|tmp_count[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[4]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[4] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N16
fiftyfivenm_lcell_comb \i1_0|tmp_count[5]~37 (
// Equation(s):
// \i1_0|tmp_count[5]~37_combout  = (\i1_0|tmp_count [5] & (!\i1_0|tmp_count[4]~36 )) # (!\i1_0|tmp_count [5] & ((\i1_0|tmp_count[4]~36 ) # (GND)))
// \i1_0|tmp_count[5]~38  = CARRY((!\i1_0|tmp_count[4]~36 ) # (!\i1_0|tmp_count [5]))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[4]~36 ),
	.combout(\i1_0|tmp_count[5]~37_combout ),
	.cout(\i1_0|tmp_count[5]~38 ));
// synopsys translate_off
defparam \i1_0|tmp_count[5]~37 .lut_mask = 16'h3C3F;
defparam \i1_0|tmp_count[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N17
dffeas \i1_0|tmp_count[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[5]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[5] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N18
fiftyfivenm_lcell_comb \i1_0|tmp_count[6]~39 (
// Equation(s):
// \i1_0|tmp_count[6]~39_combout  = (\i1_0|tmp_count [6] & (\i1_0|tmp_count[5]~38  $ (GND))) # (!\i1_0|tmp_count [6] & (!\i1_0|tmp_count[5]~38  & VCC))
// \i1_0|tmp_count[6]~40  = CARRY((\i1_0|tmp_count [6] & !\i1_0|tmp_count[5]~38 ))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[5]~38 ),
	.combout(\i1_0|tmp_count[6]~39_combout ),
	.cout(\i1_0|tmp_count[6]~40 ));
// synopsys translate_off
defparam \i1_0|tmp_count[6]~39 .lut_mask = 16'hC30C;
defparam \i1_0|tmp_count[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N19
dffeas \i1_0|tmp_count[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[6]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[6] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N20
fiftyfivenm_lcell_comb \i1_0|tmp_count[7]~41 (
// Equation(s):
// \i1_0|tmp_count[7]~41_combout  = (\i1_0|tmp_count [7] & (!\i1_0|tmp_count[6]~40 )) # (!\i1_0|tmp_count [7] & ((\i1_0|tmp_count[6]~40 ) # (GND)))
// \i1_0|tmp_count[7]~42  = CARRY((!\i1_0|tmp_count[6]~40 ) # (!\i1_0|tmp_count [7]))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[6]~40 ),
	.combout(\i1_0|tmp_count[7]~41_combout ),
	.cout(\i1_0|tmp_count[7]~42 ));
// synopsys translate_off
defparam \i1_0|tmp_count[7]~41 .lut_mask = 16'h3C3F;
defparam \i1_0|tmp_count[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N21
dffeas \i1_0|tmp_count[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[7]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[7] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N22
fiftyfivenm_lcell_comb \i1_0|tmp_count[8]~43 (
// Equation(s):
// \i1_0|tmp_count[8]~43_combout  = (\i1_0|tmp_count [8] & (\i1_0|tmp_count[7]~42  $ (GND))) # (!\i1_0|tmp_count [8] & (!\i1_0|tmp_count[7]~42  & VCC))
// \i1_0|tmp_count[8]~44  = CARRY((\i1_0|tmp_count [8] & !\i1_0|tmp_count[7]~42 ))

	.dataa(\i1_0|tmp_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[7]~42 ),
	.combout(\i1_0|tmp_count[8]~43_combout ),
	.cout(\i1_0|tmp_count[8]~44 ));
// synopsys translate_off
defparam \i1_0|tmp_count[8]~43 .lut_mask = 16'hA50A;
defparam \i1_0|tmp_count[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N23
dffeas \i1_0|tmp_count[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[8]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[8] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N24
fiftyfivenm_lcell_comb \i1_0|tmp_count[9]~45 (
// Equation(s):
// \i1_0|tmp_count[9]~45_combout  = (\i1_0|tmp_count [9] & (!\i1_0|tmp_count[8]~44 )) # (!\i1_0|tmp_count [9] & ((\i1_0|tmp_count[8]~44 ) # (GND)))
// \i1_0|tmp_count[9]~46  = CARRY((!\i1_0|tmp_count[8]~44 ) # (!\i1_0|tmp_count [9]))

	.dataa(\i1_0|tmp_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[8]~44 ),
	.combout(\i1_0|tmp_count[9]~45_combout ),
	.cout(\i1_0|tmp_count[9]~46 ));
// synopsys translate_off
defparam \i1_0|tmp_count[9]~45 .lut_mask = 16'h5A5F;
defparam \i1_0|tmp_count[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N25
dffeas \i1_0|tmp_count[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[9]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[9] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N26
fiftyfivenm_lcell_comb \i1_0|tmp_count[10]~47 (
// Equation(s):
// \i1_0|tmp_count[10]~47_combout  = (\i1_0|tmp_count [10] & (\i1_0|tmp_count[9]~46  $ (GND))) # (!\i1_0|tmp_count [10] & (!\i1_0|tmp_count[9]~46  & VCC))
// \i1_0|tmp_count[10]~48  = CARRY((\i1_0|tmp_count [10] & !\i1_0|tmp_count[9]~46 ))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[9]~46 ),
	.combout(\i1_0|tmp_count[10]~47_combout ),
	.cout(\i1_0|tmp_count[10]~48 ));
// synopsys translate_off
defparam \i1_0|tmp_count[10]~47 .lut_mask = 16'hC30C;
defparam \i1_0|tmp_count[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N27
dffeas \i1_0|tmp_count[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[10]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[10] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N28
fiftyfivenm_lcell_comb \i1_0|tmp_count[11]~49 (
// Equation(s):
// \i1_0|tmp_count[11]~49_combout  = (\i1_0|tmp_count [11] & (!\i1_0|tmp_count[10]~48 )) # (!\i1_0|tmp_count [11] & ((\i1_0|tmp_count[10]~48 ) # (GND)))
// \i1_0|tmp_count[11]~50  = CARRY((!\i1_0|tmp_count[10]~48 ) # (!\i1_0|tmp_count [11]))

	.dataa(\i1_0|tmp_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[10]~48 ),
	.combout(\i1_0|tmp_count[11]~49_combout ),
	.cout(\i1_0|tmp_count[11]~50 ));
// synopsys translate_off
defparam \i1_0|tmp_count[11]~49 .lut_mask = 16'h5A5F;
defparam \i1_0|tmp_count[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N29
dffeas \i1_0|tmp_count[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[11]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[11] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N30
fiftyfivenm_lcell_comb \i1_0|tmp_count[12]~51 (
// Equation(s):
// \i1_0|tmp_count[12]~51_combout  = (\i1_0|tmp_count [12] & (\i1_0|tmp_count[11]~50  $ (GND))) # (!\i1_0|tmp_count [12] & (!\i1_0|tmp_count[11]~50  & VCC))
// \i1_0|tmp_count[12]~52  = CARRY((\i1_0|tmp_count [12] & !\i1_0|tmp_count[11]~50 ))

	.dataa(\i1_0|tmp_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[11]~50 ),
	.combout(\i1_0|tmp_count[12]~51_combout ),
	.cout(\i1_0|tmp_count[12]~52 ));
// synopsys translate_off
defparam \i1_0|tmp_count[12]~51 .lut_mask = 16'hA50A;
defparam \i1_0|tmp_count[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N31
dffeas \i1_0|tmp_count[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[12]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[12] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N0
fiftyfivenm_lcell_comb \i1_0|tmp_count[13]~53 (
// Equation(s):
// \i1_0|tmp_count[13]~53_combout  = (\i1_0|tmp_count [13] & (!\i1_0|tmp_count[12]~52 )) # (!\i1_0|tmp_count [13] & ((\i1_0|tmp_count[12]~52 ) # (GND)))
// \i1_0|tmp_count[13]~54  = CARRY((!\i1_0|tmp_count[12]~52 ) # (!\i1_0|tmp_count [13]))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[12]~52 ),
	.combout(\i1_0|tmp_count[13]~53_combout ),
	.cout(\i1_0|tmp_count[13]~54 ));
// synopsys translate_off
defparam \i1_0|tmp_count[13]~53 .lut_mask = 16'h3C3F;
defparam \i1_0|tmp_count[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N1
dffeas \i1_0|tmp_count[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[13]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[13] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N2
fiftyfivenm_lcell_comb \i1_0|tmp_count[14]~55 (
// Equation(s):
// \i1_0|tmp_count[14]~55_combout  = (\i1_0|tmp_count [14] & (\i1_0|tmp_count[13]~54  $ (GND))) # (!\i1_0|tmp_count [14] & (!\i1_0|tmp_count[13]~54  & VCC))
// \i1_0|tmp_count[14]~56  = CARRY((\i1_0|tmp_count [14] & !\i1_0|tmp_count[13]~54 ))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[13]~54 ),
	.combout(\i1_0|tmp_count[14]~55_combout ),
	.cout(\i1_0|tmp_count[14]~56 ));
// synopsys translate_off
defparam \i1_0|tmp_count[14]~55 .lut_mask = 16'hC30C;
defparam \i1_0|tmp_count[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N3
dffeas \i1_0|tmp_count[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[14]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[14] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N4
fiftyfivenm_lcell_comb \i1_0|tmp_count[15]~57 (
// Equation(s):
// \i1_0|tmp_count[15]~57_combout  = (\i1_0|tmp_count [15] & (!\i1_0|tmp_count[14]~56 )) # (!\i1_0|tmp_count [15] & ((\i1_0|tmp_count[14]~56 ) # (GND)))
// \i1_0|tmp_count[15]~58  = CARRY((!\i1_0|tmp_count[14]~56 ) # (!\i1_0|tmp_count [15]))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[14]~56 ),
	.combout(\i1_0|tmp_count[15]~57_combout ),
	.cout(\i1_0|tmp_count[15]~58 ));
// synopsys translate_off
defparam \i1_0|tmp_count[15]~57 .lut_mask = 16'h3C3F;
defparam \i1_0|tmp_count[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N5
dffeas \i1_0|tmp_count[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[15]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[15] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N6
fiftyfivenm_lcell_comb \i1_0|tmp_count[16]~59 (
// Equation(s):
// \i1_0|tmp_count[16]~59_combout  = (\i1_0|tmp_count [16] & (\i1_0|tmp_count[15]~58  $ (GND))) # (!\i1_0|tmp_count [16] & (!\i1_0|tmp_count[15]~58  & VCC))
// \i1_0|tmp_count[16]~60  = CARRY((\i1_0|tmp_count [16] & !\i1_0|tmp_count[15]~58 ))

	.dataa(\i1_0|tmp_count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[15]~58 ),
	.combout(\i1_0|tmp_count[16]~59_combout ),
	.cout(\i1_0|tmp_count[16]~60 ));
// synopsys translate_off
defparam \i1_0|tmp_count[16]~59 .lut_mask = 16'hA50A;
defparam \i1_0|tmp_count[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N7
dffeas \i1_0|tmp_count[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[16]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[16] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N8
fiftyfivenm_lcell_comb \i1_0|tmp_count[17]~61 (
// Equation(s):
// \i1_0|tmp_count[17]~61_combout  = (\i1_0|tmp_count [17] & (!\i1_0|tmp_count[16]~60 )) # (!\i1_0|tmp_count [17] & ((\i1_0|tmp_count[16]~60 ) # (GND)))
// \i1_0|tmp_count[17]~62  = CARRY((!\i1_0|tmp_count[16]~60 ) # (!\i1_0|tmp_count [17]))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[16]~60 ),
	.combout(\i1_0|tmp_count[17]~61_combout ),
	.cout(\i1_0|tmp_count[17]~62 ));
// synopsys translate_off
defparam \i1_0|tmp_count[17]~61 .lut_mask = 16'h3C3F;
defparam \i1_0|tmp_count[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N9
dffeas \i1_0|tmp_count[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[17]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[17] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N10
fiftyfivenm_lcell_comb \i1_0|tmp_count[18]~63 (
// Equation(s):
// \i1_0|tmp_count[18]~63_combout  = (\i1_0|tmp_count [18] & (\i1_0|tmp_count[17]~62  $ (GND))) # (!\i1_0|tmp_count [18] & (!\i1_0|tmp_count[17]~62  & VCC))
// \i1_0|tmp_count[18]~64  = CARRY((\i1_0|tmp_count [18] & !\i1_0|tmp_count[17]~62 ))

	.dataa(\i1_0|tmp_count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[17]~62 ),
	.combout(\i1_0|tmp_count[18]~63_combout ),
	.cout(\i1_0|tmp_count[18]~64 ));
// synopsys translate_off
defparam \i1_0|tmp_count[18]~63 .lut_mask = 16'hA50A;
defparam \i1_0|tmp_count[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N11
dffeas \i1_0|tmp_count[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[18]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[18] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N12
fiftyfivenm_lcell_comb \i1_0|tmp_count[19]~65 (
// Equation(s):
// \i1_0|tmp_count[19]~65_combout  = (\i1_0|tmp_count [19] & (!\i1_0|tmp_count[18]~64 )) # (!\i1_0|tmp_count [19] & ((\i1_0|tmp_count[18]~64 ) # (GND)))
// \i1_0|tmp_count[19]~66  = CARRY((!\i1_0|tmp_count[18]~64 ) # (!\i1_0|tmp_count [19]))

	.dataa(\i1_0|tmp_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[18]~64 ),
	.combout(\i1_0|tmp_count[19]~65_combout ),
	.cout(\i1_0|tmp_count[19]~66 ));
// synopsys translate_off
defparam \i1_0|tmp_count[19]~65 .lut_mask = 16'h5A5F;
defparam \i1_0|tmp_count[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N13
dffeas \i1_0|tmp_count[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[19]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[19] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N14
fiftyfivenm_lcell_comb \i1_0|tmp_count[20]~67 (
// Equation(s):
// \i1_0|tmp_count[20]~67_combout  = (\i1_0|tmp_count [20] & (\i1_0|tmp_count[19]~66  $ (GND))) # (!\i1_0|tmp_count [20] & (!\i1_0|tmp_count[19]~66  & VCC))
// \i1_0|tmp_count[20]~68  = CARRY((\i1_0|tmp_count [20] & !\i1_0|tmp_count[19]~66 ))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[19]~66 ),
	.combout(\i1_0|tmp_count[20]~67_combout ),
	.cout(\i1_0|tmp_count[20]~68 ));
// synopsys translate_off
defparam \i1_0|tmp_count[20]~67 .lut_mask = 16'hC30C;
defparam \i1_0|tmp_count[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N15
dffeas \i1_0|tmp_count[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[20]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[20] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N16
fiftyfivenm_lcell_comb \i1_0|tmp_count[21]~69 (
// Equation(s):
// \i1_0|tmp_count[21]~69_combout  = (\i1_0|tmp_count [21] & (!\i1_0|tmp_count[20]~68 )) # (!\i1_0|tmp_count [21] & ((\i1_0|tmp_count[20]~68 ) # (GND)))
// \i1_0|tmp_count[21]~70  = CARRY((!\i1_0|tmp_count[20]~68 ) # (!\i1_0|tmp_count [21]))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[20]~68 ),
	.combout(\i1_0|tmp_count[21]~69_combout ),
	.cout(\i1_0|tmp_count[21]~70 ));
// synopsys translate_off
defparam \i1_0|tmp_count[21]~69 .lut_mask = 16'h3C3F;
defparam \i1_0|tmp_count[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N17
dffeas \i1_0|tmp_count[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[21]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[21] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N18
fiftyfivenm_lcell_comb \i1_0|tmp_count[22]~71 (
// Equation(s):
// \i1_0|tmp_count[22]~71_combout  = (\i1_0|tmp_count [22] & (\i1_0|tmp_count[21]~70  $ (GND))) # (!\i1_0|tmp_count [22] & (!\i1_0|tmp_count[21]~70  & VCC))
// \i1_0|tmp_count[22]~72  = CARRY((\i1_0|tmp_count [22] & !\i1_0|tmp_count[21]~70 ))

	.dataa(\i1_0|tmp_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[21]~70 ),
	.combout(\i1_0|tmp_count[22]~71_combout ),
	.cout(\i1_0|tmp_count[22]~72 ));
// synopsys translate_off
defparam \i1_0|tmp_count[22]~71 .lut_mask = 16'hA50A;
defparam \i1_0|tmp_count[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N19
dffeas \i1_0|tmp_count[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[22]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[22] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N20
fiftyfivenm_lcell_comb \i1_0|tmp_count[23]~73 (
// Equation(s):
// \i1_0|tmp_count[23]~73_combout  = (\i1_0|tmp_count [23] & (!\i1_0|tmp_count[22]~72 )) # (!\i1_0|tmp_count [23] & ((\i1_0|tmp_count[22]~72 ) # (GND)))
// \i1_0|tmp_count[23]~74  = CARRY((!\i1_0|tmp_count[22]~72 ) # (!\i1_0|tmp_count [23]))

	.dataa(gnd),
	.datab(\i1_0|tmp_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[22]~72 ),
	.combout(\i1_0|tmp_count[23]~73_combout ),
	.cout(\i1_0|tmp_count[23]~74 ));
// synopsys translate_off
defparam \i1_0|tmp_count[23]~73 .lut_mask = 16'h3C3F;
defparam \i1_0|tmp_count[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N21
dffeas \i1_0|tmp_count[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[23]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[23] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N22
fiftyfivenm_lcell_comb \i1_0|tmp_count[24]~75 (
// Equation(s):
// \i1_0|tmp_count[24]~75_combout  = (\i1_0|tmp_count [24] & (\i1_0|tmp_count[23]~74  $ (GND))) # (!\i1_0|tmp_count [24] & (!\i1_0|tmp_count[23]~74  & VCC))
// \i1_0|tmp_count[24]~76  = CARRY((\i1_0|tmp_count [24] & !\i1_0|tmp_count[23]~74 ))

	.dataa(\i1_0|tmp_count [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i1_0|tmp_count[23]~74 ),
	.combout(\i1_0|tmp_count[24]~75_combout ),
	.cout(\i1_0|tmp_count[24]~76 ));
// synopsys translate_off
defparam \i1_0|tmp_count[24]~75 .lut_mask = 16'hA50A;
defparam \i1_0|tmp_count[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N23
dffeas \i1_0|tmp_count[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[24]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[24] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
fiftyfivenm_lcell_comb \i1_0|tmp_count[25]~77 (
// Equation(s):
// \i1_0|tmp_count[25]~77_combout  = \i1_0|tmp_count[24]~76  $ (\i1_0|tmp_count [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i1_0|tmp_count [25]),
	.cin(\i1_0|tmp_count[24]~76 ),
	.combout(\i1_0|tmp_count[25]~77_combout ),
	.cout());
// synopsys translate_off
defparam \i1_0|tmp_count[25]~77 .lut_mask = 16'h0FF0;
defparam \i1_0|tmp_count[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N25
dffeas \i1_0|tmp_count[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i1_0|tmp_count[25]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1_0|tmp_count[12]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1_0|tmp_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1_0|tmp_count[25] .is_wysiwyg = "true";
defparam \i1_0|tmp_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N8
fiftyfivenm_lcell_comb \i1_0|Equal0~5 (
// Equation(s):
// \i1_0|Equal0~5_combout  = ((\i1_0|tmp_count [16]) # ((\i1_0|tmp_count [18]) # (!\i1_0|tmp_count [19]))) # (!\i1_0|tmp_count [17])

	.dataa(\i1_0|tmp_count [17]),
	.datab(\i1_0|tmp_count [16]),
	.datac(\i1_0|tmp_count [18]),
	.datad(\i1_0|tmp_count [19]),
	.cin(gnd),
	.combout(\i1_0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i1_0|Equal0~5 .lut_mask = 16'hFDFF;
defparam \i1_0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N18
fiftyfivenm_lcell_comb \i1_0|Equal0~6 (
// Equation(s):
// \i1_0|Equal0~6_combout  = (((!\i1_0|tmp_count [22]) # (!\i1_0|tmp_count [21])) # (!\i1_0|tmp_count [23])) # (!\i1_0|tmp_count [20])

	.dataa(\i1_0|tmp_count [20]),
	.datab(\i1_0|tmp_count [23]),
	.datac(\i1_0|tmp_count [21]),
	.datad(\i1_0|tmp_count [22]),
	.cin(gnd),
	.combout(\i1_0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i1_0|Equal0~6 .lut_mask = 16'h7FFF;
defparam \i1_0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N12
fiftyfivenm_lcell_comb \i1_0|Equal0~7 (
// Equation(s):
// \i1_0|Equal0~7_combout  = ((\i1_0|tmp_count [24]) # ((\i1_0|Equal0~5_combout ) # (\i1_0|Equal0~6_combout ))) # (!\i1_0|tmp_count [25])

	.dataa(\i1_0|tmp_count [25]),
	.datab(\i1_0|tmp_count [24]),
	.datac(\i1_0|Equal0~5_combout ),
	.datad(\i1_0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\i1_0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \i1_0|Equal0~7 .lut_mask = 16'hFFFD;
defparam \i1_0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N6
fiftyfivenm_lcell_comb \i1_0|Equal0~8 (
// Equation(s):
// \i1_0|Equal0~8_combout  = (!\i1_0|Equal0~7_combout  & !\i1_0|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i1_0|Equal0~7_combout ),
	.datad(\i1_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\i1_0|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \i1_0|Equal0~8 .lut_mask = 16'h000F;
defparam \i1_0|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N17
dffeas \i3|cnt[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i3|cnt~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i1_0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|cnt[3] .is_wysiwyg = "true";
defparam \i3|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N0
fiftyfivenm_lcell_comb \i3|cnt~7 (
// Equation(s):
// \i3|cnt~7_combout  = (\i3|cnt [0] & (((!\i3|cnt [1])))) # (!\i3|cnt [0] & (\i3|cnt [1] & ((\i3|cnt [2]) # (!\i3|cnt [3]))))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [0]),
	.datac(\i3|cnt [1]),
	.datad(\i3|cnt [3]),
	.cin(gnd),
	.combout(\i3|cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \i3|cnt~7 .lut_mask = 16'h2C3C;
defparam \i3|cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N1
dffeas \i3|cnt[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i3|cnt~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i1_0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|cnt[1] .is_wysiwyg = "true";
defparam \i3|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N2
fiftyfivenm_lcell_comb \i3|cnt~8 (
// Equation(s):
// \i3|cnt~8_combout  = (!\i3|cnt [0] & ((\i3|cnt [2]) # ((!\i3|cnt [3]) # (!\i3|cnt [1]))))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [1]),
	.datac(\i3|cnt [0]),
	.datad(\i3|cnt [3]),
	.cin(gnd),
	.combout(\i3|cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \i3|cnt~8 .lut_mask = 16'h0B0F;
defparam \i3|cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N3
dffeas \i3|cnt[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i3|cnt~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i1_0|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|cnt[0] .is_wysiwyg = "true";
defparam \i3|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N28
fiftyfivenm_lcell_comb \i3|Add0~0 (
// Equation(s):
// \i3|Add0~0_combout  = (\i3|cnt [0] & \i3|cnt [1])

	.dataa(gnd),
	.datab(\i3|cnt [0]),
	.datac(gnd),
	.datad(\i3|cnt [1]),
	.cin(gnd),
	.combout(\i3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i3|Add0~0 .lut_mask = 16'hCC00;
defparam \i3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N30
fiftyfivenm_lcell_comb \i3|cnt[2]~6 (
// Equation(s):
// \i3|cnt[2]~6_combout  = \i3|cnt [2] $ (((\i3|Add0~0_combout  & (!\i1_0|Equal0~7_combout  & !\i1_0|Equal0~4_combout ))))

	.dataa(\i3|Add0~0_combout ),
	.datab(\i1_0|Equal0~7_combout ),
	.datac(\i3|cnt [2]),
	.datad(\i1_0|Equal0~4_combout ),
	.cin(gnd),
	.combout(\i3|cnt[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \i3|cnt[2]~6 .lut_mask = 16'hF0D2;
defparam \i3|cnt[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N31
dffeas \i3|cnt[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\i3|cnt[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|cnt[2] .is_wysiwyg = "true";
defparam \i3|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N4
fiftyfivenm_lcell_comb \i3|Mux9~0 (
// Equation(s):
// \i3|Mux9~0_combout  = (!\i3|cnt [2] & (!\i3|cnt [1] & (!\i3|cnt [0] & !\i3|cnt [3])))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [1]),
	.datac(\i3|cnt [0]),
	.datad(\i3|cnt [3]),
	.cin(gnd),
	.combout(\i3|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \i3|Mux9~0 .lut_mask = 16'h0001;
defparam \i3|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N14
fiftyfivenm_lcell_comb \i3|Mux9~1 (
// Equation(s):
// \i3|Mux9~1_combout  = (!\i3|cnt [2] & (!\i3|cnt [1] & (\i3|cnt [0] & !\i3|cnt [3])))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [1]),
	.datac(\i3|cnt [0]),
	.datad(\i3|cnt [3]),
	.cin(gnd),
	.combout(\i3|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \i3|Mux9~1 .lut_mask = 16'h0010;
defparam \i3|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N20
fiftyfivenm_lcell_comb \i3|Mux9~2 (
// Equation(s):
// \i3|Mux9~2_combout  = (!\i3|cnt [2] & (\i3|cnt [1] & (!\i3|cnt [0] & !\i3|cnt [3])))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [1]),
	.datac(\i3|cnt [0]),
	.datad(\i3|cnt [3]),
	.cin(gnd),
	.combout(\i3|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \i3|Mux9~2 .lut_mask = 16'h0004;
defparam \i3|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N10
fiftyfivenm_lcell_comb \i3|Mux9~3 (
// Equation(s):
// \i3|Mux9~3_combout  = (!\i3|cnt [2] & (\i3|cnt [1] & (\i3|cnt [0] & !\i3|cnt [3])))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [1]),
	.datac(\i3|cnt [0]),
	.datad(\i3|cnt [3]),
	.cin(gnd),
	.combout(\i3|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \i3|Mux9~3 .lut_mask = 16'h0040;
defparam \i3|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N24
fiftyfivenm_lcell_comb \i3|Mux9~4 (
// Equation(s):
// \i3|Mux9~4_combout  = (\i3|cnt [2] & (!\i3|cnt [1] & (!\i3|cnt [0] & !\i3|cnt [3])))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [1]),
	.datac(\i3|cnt [0]),
	.datad(\i3|cnt [3]),
	.cin(gnd),
	.combout(\i3|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \i3|Mux9~4 .lut_mask = 16'h0002;
defparam \i3|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N26
fiftyfivenm_lcell_comb \i3|Mux9~5 (
// Equation(s):
// \i3|Mux9~5_combout  = (\i3|cnt [2] & (!\i3|cnt [1] & (\i3|cnt [0] & !\i3|cnt [3])))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [1]),
	.datac(\i3|cnt [0]),
	.datad(\i3|cnt [3]),
	.cin(gnd),
	.combout(\i3|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \i3|Mux9~5 .lut_mask = 16'h0020;
defparam \i3|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N8
fiftyfivenm_lcell_comb \i3|Mux9~6 (
// Equation(s):
// \i3|Mux9~6_combout  = (\i3|cnt [2] & (\i3|cnt [1] & (!\i3|cnt [0] & !\i3|cnt [3])))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [1]),
	.datac(\i3|cnt [0]),
	.datad(\i3|cnt [3]),
	.cin(gnd),
	.combout(\i3|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \i3|Mux9~6 .lut_mask = 16'h0008;
defparam \i3|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N22
fiftyfivenm_lcell_comb \i3|Mux9~7 (
// Equation(s):
// \i3|Mux9~7_combout  = (\i3|cnt [2] & (\i3|cnt [1] & (\i3|cnt [0] & !\i3|cnt [3])))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [1]),
	.datac(\i3|cnt [0]),
	.datad(\i3|cnt [3]),
	.cin(gnd),
	.combout(\i3|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \i3|Mux9~7 .lut_mask = 16'h0080;
defparam \i3|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N12
fiftyfivenm_lcell_comb \i3|Mux9~8 (
// Equation(s):
// \i3|Mux9~8_combout  = (!\i3|cnt [2] & (!\i3|cnt [1] & (!\i3|cnt [0] & \i3|cnt [3])))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [1]),
	.datac(\i3|cnt [0]),
	.datad(\i3|cnt [3]),
	.cin(gnd),
	.combout(\i3|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \i3|Mux9~8 .lut_mask = 16'h0100;
defparam \i3|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N18
fiftyfivenm_lcell_comb \i3|Mux9~9 (
// Equation(s):
// \i3|Mux9~9_combout  = (!\i3|cnt [2] & (!\i3|cnt [1] & (\i3|cnt [0] & \i3|cnt [3])))

	.dataa(\i3|cnt [2]),
	.datab(\i3|cnt [1]),
	.datac(\i3|cnt [0]),
	.datad(\i3|cnt [3]),
	.cin(gnd),
	.combout(\i3|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \i3|Mux9~9 .lut_mask = 16'h1000;
defparam \i3|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
fiftyfivenm_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .listen_to_nsleep_signal = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N22
fiftyfivenm_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .listen_to_nsleep_signal = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N1
fiftyfivenm_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N8
fiftyfivenm_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N8
fiftyfivenm_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N1
fiftyfivenm_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N15
fiftyfivenm_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N8
fiftyfivenm_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N8
fiftyfivenm_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N8
fiftyfivenm_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N22
fiftyfivenm_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N1
fiftyfivenm_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N29
fiftyfivenm_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
fiftyfivenm_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
fiftyfivenm_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
fiftyfivenm_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N22
fiftyfivenm_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
fiftyfivenm_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
fiftyfivenm_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
fiftyfivenm_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
fiftyfivenm_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
fiftyfivenm_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
fiftyfivenm_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
fiftyfivenm_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
fiftyfivenm_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
fiftyfivenm_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
fiftyfivenm_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
fiftyfivenm_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
fiftyfivenm_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N29
fiftyfivenm_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
fiftyfivenm_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
fiftyfivenm_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
fiftyfivenm_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
fiftyfivenm_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[0]~input (
	.i(ARDUINO_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[0]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[0]~input .bus_hold = "false";
defparam \ARDUINO_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[1]~input (
	.i(ARDUINO_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[1]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[1]~input .bus_hold = "false";
defparam \ARDUINO_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[2]~input (
	.i(ARDUINO_IO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[2]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[2]~input .bus_hold = "false";
defparam \ARDUINO_IO[2]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[3]~input (
	.i(ARDUINO_IO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[3]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[3]~input .bus_hold = "false";
defparam \ARDUINO_IO[3]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[4]~input (
	.i(ARDUINO_IO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[4]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[4]~input .bus_hold = "false";
defparam \ARDUINO_IO[4]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[8]~input (
	.i(ARDUINO_IO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[8]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[8]~input .bus_hold = "false";
defparam \ARDUINO_IO[8]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[9]~input (
	.i(ARDUINO_IO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[9]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[9]~input .bus_hold = "false";
defparam \ARDUINO_IO[9]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[10]~input (
	.i(ARDUINO_IO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[10]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[10]~input .bus_hold = "false";
defparam \ARDUINO_IO[10]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[14]~input (
	.i(ARDUINO_IO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[14]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[14]~input .bus_hold = "false";
defparam \ARDUINO_IO[14]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[15]~input (
	.i(ARDUINO_IO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[15]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[15]~input .bus_hold = "false";
defparam \ARDUINO_IO[15]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[11]~input (
	.i(ARDUINO_IO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[11]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[11]~input .bus_hold = "false";
defparam \ARDUINO_IO[11]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[12]~input (
	.i(ARDUINO_IO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[12]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[12]~input .bus_hold = "false";
defparam \ARDUINO_IO[12]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[13]~input (
	.i(ARDUINO_IO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[13]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[13]~input .bus_hold = "false";
defparam \ARDUINO_IO[13]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[7] = \HEX1[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[7] = \HEX3[7]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[7] = \HEX4[7]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[7] = \HEX5[7]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign PS2_CLK = \PS2_CLK~output_o ;

assign PS2_DAT = \PS2_DAT~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign DRAM_CLK = \DRAM_CLK~output_o ;

assign DARM_CKE = \DARM_CKE~output_o ;

assign DRAM_ADDR[0] = \DRAM_ADDR[0]~output_o ;

assign DRAM_ADDR[1] = \DRAM_ADDR[1]~output_o ;

assign DRAM_ADDR[2] = \DRAM_ADDR[2]~output_o ;

assign DRAM_ADDR[3] = \DRAM_ADDR[3]~output_o ;

assign DRAM_ADDR[4] = \DRAM_ADDR[4]~output_o ;

assign DRAM_ADDR[5] = \DRAM_ADDR[5]~output_o ;

assign DRAM_ADDR[6] = \DRAM_ADDR[6]~output_o ;

assign DRAM_ADDR[7] = \DRAM_ADDR[7]~output_o ;

assign DRAM_ADDR[8] = \DRAM_ADDR[8]~output_o ;

assign DRAM_ADDR[9] = \DRAM_ADDR[9]~output_o ;

assign DRAM_ADDR[10] = \DRAM_ADDR[10]~output_o ;

assign DRAM_ADDR[11] = \DRAM_ADDR[11]~output_o ;

assign DRAM_ADDR[12] = \DRAM_ADDR[12]~output_o ;

assign DRAM_BA[0] = \DRAM_BA[0]~output_o ;

assign DRAM_BA[1] = \DRAM_BA[1]~output_o ;

assign DRAM_CAS_N = \DRAM_CAS_N~output_o ;

assign DRAM_RAS_N = \DRAM_RAS_N~output_o ;

assign DRAM_CS_N = \DRAM_CS_N~output_o ;

assign DRAM_WE_N = \DRAM_WE_N~output_o ;

assign DRAM_UDQM = \DRAM_UDQM~output_o ;

assign DRAM_LDQM = \DRAM_LDQM~output_o ;

assign GPIO[0] = \GPIO[0]~output_o ;

assign GPIO[1] = \GPIO[1]~output_o ;

assign GPIO[2] = \GPIO[2]~output_o ;

assign GPIO[3] = \GPIO[3]~output_o ;

assign GPIO[4] = \GPIO[4]~output_o ;

assign GPIO[5] = \GPIO[5]~output_o ;

assign GPIO[6] = \GPIO[6]~output_o ;

assign GPIO[7] = \GPIO[7]~output_o ;

assign GPIO[8] = \GPIO[8]~output_o ;

assign GPIO[9] = \GPIO[9]~output_o ;

assign GPIO[10] = \GPIO[10]~output_o ;

assign GPIO[11] = \GPIO[11]~output_o ;

assign GPIO[12] = \GPIO[12]~output_o ;

assign GPIO[13] = \GPIO[13]~output_o ;

assign GPIO[14] = \GPIO[14]~output_o ;

assign GPIO[15] = \GPIO[15]~output_o ;

assign GPIO[16] = \GPIO[16]~output_o ;

assign GPIO[17] = \GPIO[17]~output_o ;

assign GPIO[18] = \GPIO[18]~output_o ;

assign GPIO[19] = \GPIO[19]~output_o ;

assign GPIO[20] = \GPIO[20]~output_o ;

assign GPIO[21] = \GPIO[21]~output_o ;

assign GPIO[22] = \GPIO[22]~output_o ;

assign GPIO[23] = \GPIO[23]~output_o ;

assign GPIO[24] = \GPIO[24]~output_o ;

assign GPIO[25] = \GPIO[25]~output_o ;

assign GPIO[26] = \GPIO[26]~output_o ;

assign GPIO[27] = \GPIO[27]~output_o ;

assign GPIO[28] = \GPIO[28]~output_o ;

assign GPIO[29] = \GPIO[29]~output_o ;

assign GPIO[30] = \GPIO[30]~output_o ;

assign GPIO[31] = \GPIO[31]~output_o ;

assign GPIO[32] = \GPIO[32]~output_o ;

assign GPIO[33] = \GPIO[33]~output_o ;

assign GPIO[35] = \GPIO[35]~output_o ;

assign ARDUINO_IO[0] = \ARDUINO_IO[0]~output_o ;

assign ARDUINO_IO[1] = \ARDUINO_IO[1]~output_o ;

assign ARDUINO_IO[2] = \ARDUINO_IO[2]~output_o ;

assign ARDUINO_IO[3] = \ARDUINO_IO[3]~output_o ;

assign ARDUINO_IO[4] = \ARDUINO_IO[4]~output_o ;

assign ARDUINO_IO[8] = \ARDUINO_IO[8]~output_o ;

assign ARDUINO_IO[9] = \ARDUINO_IO[9]~output_o ;

assign ARDUINO_IO[10] = \ARDUINO_IO[10]~output_o ;

assign ARDUINO_IO[14] = \ARDUINO_IO[14]~output_o ;

assign ARDUINO_IO[15] = \ARDUINO_IO[15]~output_o ;

assign GPIO[34] = \GPIO[34]~output_o ;

assign ARDUINO_IO[5] = \ARDUINO_IO[5]~output_o ;

assign ARDUINO_IO[6] = \ARDUINO_IO[6]~output_o ;

assign ARDUINO_IO[7] = \ARDUINO_IO[7]~output_o ;

assign ARDUINO_IO[11] = \ARDUINO_IO[11]~output_o ;

assign ARDUINO_IO[12] = \ARDUINO_IO[12]~output_o ;

assign ARDUINO_IO[13] = \ARDUINO_IO[13]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
