<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-14668</identifier><datestamp>2014-10-15T08:20:38Z</datestamp><dc:title>A Novel Drain-Extended FinFET Device for High-Voltage High-Speed Applications</dc:title><dc:creator>SHRIVASTAVA, M</dc:creator><dc:creator>GOSSNER, H</dc:creator><dc:creator>RAO, VR</dc:creator><dc:subject>Drain extended</dc:subject><dc:subject>FinFET</dc:subject><dc:subject>high voltage (HV)</dc:subject><dc:subject>system-on-a-chip (SoC)</dc:subject><dc:subject>TECHNOLOGY</dc:subject><dc:description>A novel drain-extended FinFET device is proposed in this letter for high-voltage and high-speed applications. A 2x better R-ON versus V-BD tradeoff is shown from technology computer-aided design simulations for the proposed device, when compared with a conventional device option. Moreover, a device design and optimization guideline has been provided for the proposed device.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2014-10-15T08:20:38Z</dc:date><dc:date>2014-10-15T08:20:38Z</dc:date><dc:date>2012</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE ELECTRON DEVICE LETTERS, 33(10)1432-1434</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/LED.2012.2206791</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/jspui/handle/100/14668</dc:identifier><dc:language>en</dc:language></oai_dc:dc>