Analysis & Synthesis report for ADC_IP
Fri Jun 06 07:52:21 2025
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Top-level Entity: |adc_ver2
 17. Source assignments for ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0
 18. Source assignments for ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|ADC_ip_com_altpll_0_stdsync_sv6:stdsync2|ADC_ip_com_altpll_0_dffpipe_l2c:dffpipe3
 19. Source assignments for ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 20. Source assignments for ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 21. Source assignments for ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 22. Source assignments for ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1
 23. Source assignments for ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1
 24. Source assignments for ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0
 27. Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 28. Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 29. Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 30. Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 31. Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 32. Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 33. Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 34. Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 35. Parameter Settings for User Entity Instance: ADC_ip_com:u0|altera_reset_controller:reset_controller_0
 36. Parameter Settings for User Entity Instance: ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Parameter Settings for User Entity Instance: ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Parameter Settings for User Entity Instance: ADC_ip_com:u0|altera_reset_controller:reset_controller_1
 39. Parameter Settings for User Entity Instance: ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Parameter Settings for User Entity Instance: ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 42. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 43. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 44. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 46. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 48. scfifo Parameter Settings by Entity Instance
 49. lpm_mult Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_3"
 51. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_2"
 52. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v"
 53. Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_ch"
 54. Port Connectivity Checks: "ADC_ip_com:u0|altera_reset_controller:reset_controller_1"
 55. Port Connectivity Checks: "ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 56. Port Connectivity Checks: "ADC_ip_com:u0|altera_reset_controller:reset_controller_0"
 57. Port Connectivity Checks: "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 58. Port Connectivity Checks: "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 59. Port Connectivity Checks: "ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|ADC_ip_com_altpll_0_altpll_nc92:sd1"
 60. Port Connectivity Checks: "ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0"
 61. Port Connectivity Checks: "ADC_ip_com:u0"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 06 07:52:21 2025       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; ADC_IP                                      ;
; Top-level Entity Name              ; adc_ver2                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,180                                       ;
;     Total combinational functions  ; 1,138                                       ;
;     Dedicated logic registers      ; 113                                         ;
; Total registers                    ; 113                                         ;
; Total pins                         ; 187                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; adc_ver2           ; ADC_IP             ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                                                                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                         ; Library    ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+
; RTL/SEG7_LUT.v                                                                                                                       ; yes             ; User Verilog HDL File        ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/SEG7_LUT.v                                                       ;            ;
; RTL/adc_ver2.v                                                                                                                       ; yes             ; User Verilog HDL File        ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v                                                       ;            ;
; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/adc_ip_com.v                                        ; yes             ; Auto-Found Verilog HDL File  ; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/adc_ip_com.v                                        ; ADC_ip_com ;
; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v                    ; yes             ; Auto-Found Verilog HDL File  ; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v                    ; ADC_ip_com ;
; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/adc_ip_com_modular_adc_0.v               ; yes             ; Auto-Found Verilog HDL File  ; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/adc_ip_com_modular_adc_0.v               ; ADC_ip_com ;
; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_modular_adc_control.v             ; yes             ; Auto-Found Verilog HDL File  ; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_modular_adc_control.v             ; ADC_ip_com ;
; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; Auto-Found Verilog HDL File  ; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_modular_adc_control_avrg_fifo.v   ; ADC_ip_com ;
; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v         ; yes             ; Auto-Found Verilog HDL File  ; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v         ; ADC_ip_com ;
; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_reset_controller.v                ; yes             ; Auto-Found Verilog HDL File  ; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_reset_controller.v                ; ADC_ip_com ;
; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_reset_synchronizer.v              ; yes             ; Auto-Found Verilog HDL File  ; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/altera_reset_synchronizer.v              ; ADC_ip_com ;
; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; Auto-Found Verilog HDL File  ; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/chsel_code_converter_sw_to_hw.v          ; ADC_ip_com ;
; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; Auto-Found Verilog HDL File  ; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; ADC_ip_com ;
; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; Auto-Found Verilog HDL File  ; c:/users/dell/onedrive - ptit.edu.vn/desktop/quatus_res/adc_pll/db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; ADC_ip_com ;
; altera_std_synchronizer.v                                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                     ;            ;
; scfifo.tdf                                                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                    ;            ;
; a_regfifo.inc                                                                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                 ;            ;
; a_dpfifo.inc                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                  ;            ;
; a_i2fifo.inc                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                  ;            ;
; a_fffifo.inc                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                  ;            ;
; a_f2fifo.inc                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                  ;            ;
; aglobal171.inc                                                                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                ;            ;
; db/scfifo_ds61.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/scfifo_ds61.tdf                                                   ;            ;
; db/a_dpfifo_3o41.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/a_dpfifo_3o41.tdf                                                 ;            ;
; db/a_fefifo_c6e.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/a_fefifo_c6e.tdf                                                  ;            ;
; db/cntr_337.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/cntr_337.tdf                                                      ;            ;
; db/altsyncram_rqn1.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf                                               ;            ;
; db/cntr_n2b.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/cntr_n2b.tdf                                                      ;            ;
; lpm_divide.tdf                                                                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                ;            ;
; abs_divider.inc                                                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                                               ;            ;
; sign_div_unsign.inc                                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                           ;            ;
; db/lpm_divide_sll.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_sll.tdf                                                ;            ;
; db/sign_div_unsign_rlh.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_rlh.tdf                                           ;            ;
; db/alt_u_div_0ie.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_0ie.tdf                                                 ;            ;
; db/add_sub_t3c.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/add_sub_t3c.tdf                                                   ;            ;
; db/add_sub_u3c.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/add_sub_u3c.tdf                                                   ;            ;
; db/lpm_divide_8sl.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_8sl.tdf                                                ;            ;
; db/sign_div_unsign_akh.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_akh.tdf                                           ;            ;
; db/alt_u_div_uee.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_uee.tdf                                                 ;            ;
; db/lpm_divide_6nl.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_6nl.tdf                                                ;            ;
; db/sign_div_unsign_5nh.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_5nh.tdf                                           ;            ;
; db/alt_u_div_kke.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_kke.tdf                                                 ;            ;
; db/lpm_divide_ltl.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_ltl.tdf                                                ;            ;
; db/sign_div_unsign_nlh.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_nlh.tdf                                           ;            ;
; db/alt_u_div_ohe.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_ohe.tdf                                                 ;            ;
; db/lpm_divide_3vl.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_3vl.tdf                                                ;            ;
; lpm_mult.tdf                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                  ;            ;
; lpm_add_sub.inc                                                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                               ;            ;
; multcore.inc                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                                                  ;            ;
; bypassff.inc                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                  ;            ;
; altshift.inc                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                                  ;            ;
; multcore.tdf                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf                                                                  ;            ;
; csa_add.inc                                                                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/csa_add.inc                                                                   ;            ;
; mpar_add.inc                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.inc                                                                  ;            ;
; muleabz.inc                                                                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muleabz.inc                                                                   ;            ;
; mul_lfrg.inc                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                  ;            ;
; mul_boothc.inc                                                                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                ;            ;
; alt_ded_mult.inc                                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                              ;            ;
; alt_ded_mult_y.inc                                                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                            ;            ;
; dffpipe.inc                                                                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc                                                                   ;            ;
; mpar_add.tdf                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                  ;            ;
; lpm_add_sub.tdf                                                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                               ;            ;
; addcore.inc                                                                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.inc                                                                   ;            ;
; look_add.inc                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/look_add.inc                                                                  ;            ;
; alt_stratix_add_sub.inc                                                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                       ;            ;
; db/add_sub_grg.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/add_sub_grg.tdf                                                   ;            ;
; db/add_sub_brg.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/add_sub_brg.tdf                                                   ;            ;
; altshift.tdf                                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.tdf                                                                  ;            ;
; db/lpm_divide_7vl.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_7vl.tdf                                                ;            ;
; db/sign_div_unsign_9nh.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_9nh.tdf                                           ;            ;
; db/alt_u_div_ske.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_ske.tdf                                                 ;            ;
+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,180                                                                                           ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 1138                                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 289                                                                                             ;
;     -- 3 input functions                    ; 322                                                                                             ;
;     -- <=2 input functions                  ; 527                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 798                                                                                             ;
;     -- arithmetic mode                      ; 340                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 113                                                                                             ;
;     -- Dedicated logic registers            ; 113                                                                                             ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 187                                                                                             ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|ADC_ip_com_altpll_0_altpll_nc92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 117                                                                                             ;
; Total fan-out                               ; 3722                                                                                            ;
; Average fan-out                             ; 2.19                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                           ; Entity Name                            ; Library Name ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |adc_ver2                                                                 ; 1138 (48)           ; 113 (42)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 187  ; 0            ; 0          ; |adc_ver2                                                                                                                                                                                                     ; adc_ver2                               ; work         ;
;    |ADC_ip_com:u0|                                                        ; 65 (0)              ; 71 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0                                                                                                                                                                                       ; ADC_ip_com                             ; ADC_ip_com   ;
;       |ADC_ip_com_altpll_0:altpll_0|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0                                                                                                                                                          ; ADC_ip_com_altpll_0                    ; ADC_ip_com   ;
;          |ADC_ip_com_altpll_0_altpll_nc92:sd1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|ADC_ip_com_altpll_0_altpll_nc92:sd1                                                                                                                      ; ADC_ip_com_altpll_0_altpll_nc92        ; ADC_ip_com   ;
;       |ADC_ip_com_modular_adc_0:modular_adc_0|                            ; 65 (0)              ; 68 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0                                                                                                                                                ; ADC_ip_com_modular_adc_0               ; ADC_ip_com   ;
;          |altera_modular_adc_control:control_internal|                    ; 65 (0)              ; 68 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; ADC_ip_com   ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                ; 54 (54)             ; 68 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; ADC_ip_com   ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; ADC_ip_com   ;
;                |chsel_code_converter_sw_to_hw:decoder|                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                    ; chsel_code_converter_sw_to_hw          ; ADC_ip_com   ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; ADC_ip_com   ;
;       |altera_reset_controller:reset_controller_1|                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0|altera_reset_controller:reset_controller_1                                                                                                                                            ; altera_reset_controller                ; ADC_ip_com   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                 ; altera_reset_synchronizer              ; ADC_ip_com   ;
;    |SEG7_LUT:SEG7_LUT_ch|                                                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|SEG7_LUT:SEG7_LUT_ch                                                                                                                                                                                ; SEG7_LUT                               ; work         ;
;    |SEG7_LUT:SEG7_LUT_v_2|                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|SEG7_LUT:SEG7_LUT_v_2                                                                                                                                                                               ; SEG7_LUT                               ; work         ;
;    |SEG7_LUT:SEG7_LUT_v_3|                                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|SEG7_LUT:SEG7_LUT_v_3                                                                                                                                                                               ; SEG7_LUT                               ; work         ;
;    |SEG7_LUT:SEG7_LUT_v|                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|SEG7_LUT:SEG7_LUT_v                                                                                                                                                                                 ; SEG7_LUT                               ; work         ;
;    |lpm_divide:Div0|                                                      ; 402 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div0                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;       |lpm_divide_7vl:auto_generated|                                     ; 402 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div0|lpm_divide_7vl:auto_generated                                                                                                                                                       ; lpm_divide_7vl                         ; work         ;
;          |sign_div_unsign_9nh:divider|                                    ; 402 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider                                                                                                                           ; sign_div_unsign_9nh                    ; work         ;
;             |alt_u_div_ske:divider|                                       ; 402 (402)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div0|lpm_divide_7vl:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_ske:divider                                                                                                     ; alt_u_div_ske                          ; work         ;
;    |lpm_divide:Div1|                                                      ; 114 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div1                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;       |lpm_divide_3vl:auto_generated|                                     ; 114 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div1|lpm_divide_3vl:auto_generated                                                                                                                                                       ; lpm_divide_3vl                         ; work         ;
;          |sign_div_unsign_5nh:divider|                                    ; 114 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div1|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider                                                                                                                           ; sign_div_unsign_5nh                    ; work         ;
;             |alt_u_div_kke:divider|                                       ; 114 (114)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div1|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider                                                                                                     ; alt_u_div_kke                          ; work         ;
;    |lpm_divide:Div2|                                                      ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div2                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;       |lpm_divide_ltl:auto_generated|                                     ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div2|lpm_divide_ltl:auto_generated                                                                                                                                                       ; lpm_divide_ltl                         ; work         ;
;          |sign_div_unsign_nlh:divider|                                    ; 65 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                                                                                                           ; sign_div_unsign_nlh                    ; work         ;
;             |alt_u_div_ohe:divider|                                       ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                     ; alt_u_div_ohe                          ; work         ;
;    |lpm_divide:Div3|                                                      ; 41 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div3                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;       |lpm_divide_8sl:auto_generated|                                     ; 41 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div3|lpm_divide_8sl:auto_generated                                                                                                                                                       ; lpm_divide_8sl                         ; work         ;
;          |sign_div_unsign_akh:divider|                                    ; 41 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div3|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider                                                                                                                           ; sign_div_unsign_akh                    ; work         ;
;             |alt_u_div_uee:divider|                                       ; 41 (41)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Div3|lpm_divide_8sl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_uee:divider                                                                                                     ; alt_u_div_uee                          ; work         ;
;    |lpm_divide:Mod0|                                                      ; 145 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Mod0                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;       |lpm_divide_6nl:auto_generated|                                     ; 145 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Mod0|lpm_divide_6nl:auto_generated                                                                                                                                                       ; lpm_divide_6nl                         ; work         ;
;          |sign_div_unsign_5nh:divider|                                    ; 145 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Mod0|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider                                                                                                                           ; sign_div_unsign_5nh                    ; work         ;
;             |alt_u_div_kke:divider|                                       ; 145 (145)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Mod0|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider                                                                                                     ; alt_u_div_kke                          ; work         ;
;    |lpm_divide:Mod1|                                                      ; 172 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Mod1                                                                                                                                                                                     ; lpm_divide                             ; work         ;
;       |lpm_divide_sll:auto_generated|                                     ; 172 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Mod1|lpm_divide_sll:auto_generated                                                                                                                                                       ; lpm_divide_sll                         ; work         ;
;          |sign_div_unsign_rlh:divider|                                    ; 172 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Mod1|lpm_divide_sll:auto_generated|sign_div_unsign_rlh:divider                                                                                                                           ; sign_div_unsign_rlh                    ; work         ;
;             |alt_u_div_0ie:divider|                                       ; 172 (172)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_divide:Mod1|lpm_divide_sll:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_0ie:divider                                                                                                     ; alt_u_div_0ie                          ; work         ;
;    |lpm_mult:Mult0|                                                       ; 57 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_mult:Mult0                                                                                                                                                                                      ; lpm_mult                               ; work         ;
;       |multcore:mult_core|                                                ; 57 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                   ; multcore                               ; work         ;
;          |mpar_add:padder|                                                ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                   ; mpar_add                               ; work         ;
;             |lpm_add_sub:adder[0]|                                        ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                              ; lpm_add_sub                            ; work         ;
;                |add_sub_grg:auto_generated|                               ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_grg:auto_generated                                                                                                   ; add_sub_grg                            ; work         ;
;             |mpar_add:sub_par_add|                                        ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                              ; mpar_add                               ; work         ;
;                |lpm_add_sub:adder[0]|                                     ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                         ; lpm_add_sub                            ; work         ;
;                   |add_sub_brg:auto_generated|                            ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_ver2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                                                                              ; add_sub_brg                            ; work         ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                      ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                            ; IP Include File                                                                 ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; N/A    ; Qsys                       ; 17.1    ; N/A          ; N/A          ; |adc_ver2|ADC_ip_com:u0                                                                                    ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/ADC_ip_com.qsys ;
; Altera ; altpll                     ; 17.1    ; N/A          ; N/A          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0                                                       ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/ADC_ip_com.qsys ;
; Altera ; altera_modular_adc         ; 17.1    ; N/A          ; N/A          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0                                             ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/ADC_ip_com.qsys ;
; Altera ; altera_modular_adc_control ; 17.1    ; N/A          ; N/A          ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/ADC_ip_com.qsys ;
; Altera ; altera_reset_controller    ; 17.1    ; N/A          ; N/A          ; |adc_ver2|ADC_ip_com:u0|altera_reset_controller:reset_controller_0                                         ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/ADC_ip_com.qsys ;
; Altera ; altera_reset_controller    ; 17.1    ; N/A          ; N/A          ; |adc_ver2|ADC_ip_com:u0|altera_reset_controller:reset_controller_1                                         ; C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/ADC_ip_com.qsys ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; adc_sample_data[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adc_sample_data[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adc_sample_data[2]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adc_sample_data[3]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adc_sample_data[4]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adc_sample_data[5]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adc_sample_data[6]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adc_sample_data[7]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adc_sample_data[8]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adc_sample_data[9]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; adc_sample_data[10]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; adc_sample_data[11]                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                           ; yes                                                              ; yes                                        ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                           ; yes                                                              ; yes                                        ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 18                                                                                                                                                            ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[4]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|ADC_ip_com_altpll_0_altpll_nc92:sd1|pll_lock_sync                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                        ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                   ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp     ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                        ;
; Total Number of Removed Registers = 64                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts     ; Stuck at GND              ; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                                  ; due to stuck port data_in ; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                                                                                                                                                  ;                           ; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                                                  ;                           ; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                                                  ;                           ; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                  ;                           ; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                                  ;                           ; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                       ;
; ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|prev_reset                                                                                                            ; Stuck at GND              ; ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                             ;
;                                                                                                                                                                  ; due to stuck port data_in ; ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                              ;
;                                                                                                                                                                  ;                           ; ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                              ;
;                                                                                                                                                                  ;                           ; ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|ADC_ip_com_altpll_0_altpll_nc92:sd1|pll_lock_sync,                                                                                                                                                                                                                                            ;
;                                                                                                                                                                  ;                           ; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4] ; Stuck at GND              ; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[4]                                                                                                                                                                             ;
;                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 113   ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 68    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                      ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out            ; 68      ;
; ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]             ; 1       ;
; ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]             ; 1       ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd  ; 2       ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4] ; 7       ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1] ; 6       ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2] ; 6       ;
; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3] ; 6       ;
; Total number of inverted registers = 8                                                                                                                 ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |adc_ver2|ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for Top-level Entity: |adc_ver2                ;
+------------------------------+-------+------+---------------------+
; Assignment                   ; Value ; From ; To                  ;
+------------------------------+-------+------+---------------------+
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[0]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[0]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[1]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[1]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[2]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[2]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[3]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[3]       ;
; PRESERVE_REGISTER            ; on    ; -    ; cur_adc_ch[4]       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; cur_adc_ch[4]       ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; adc_sample_data[11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; adc_sample_data[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; response_valid      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; response_valid      ;
+------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------+
; Source assignments for ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------------------+
; Assignment     ; Value ; From ; To                                ;
+----------------+-------+------+-----------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                        ;
+----------------+-------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|ADC_ip_com_altpll_0_stdsync_sv6:stdsync2|ADC_ip_com_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+-------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                        ;
+-----------------------------+-------+-------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                              ;
+-----------------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; clkdiv                          ; 4     ; Signed Integer                                                                                      ;
; tsclkdiv                        ; 0     ; Signed Integer                                                                                      ;
; tsclksel                        ; 1     ; Signed Integer                                                                                      ;
; prescalar                       ; 0     ; Signed Integer                                                                                      ;
; refsel                          ; 1     ; Signed Integer                                                                                      ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                      ;
; analog_input_pin_mask           ; 65536 ; Signed Integer                                                                                      ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                      ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                      ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                      ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                      ;
; simfilename_ch0                 ;       ; String                                                                                              ;
; simfilename_ch1                 ;       ; String                                                                                              ;
; simfilename_ch2                 ;       ; String                                                                                              ;
; simfilename_ch3                 ;       ; String                                                                                              ;
; simfilename_ch4                 ;       ; String                                                                                              ;
; simfilename_ch5                 ;       ; String                                                                                              ;
; simfilename_ch6                 ;       ; String                                                                                              ;
; simfilename_ch7                 ;       ; String                                                                                              ;
; simfilename_ch8                 ;       ; String                                                                                              ;
; simfilename_ch9                 ;       ; String                                                                                              ;
; simfilename_ch10                ;       ; String                                                                                              ;
; simfilename_ch11                ;       ; String                                                                                              ;
; simfilename_ch12                ;       ; String                                                                                              ;
; simfilename_ch13                ;       ; String                                                                                              ;
; simfilename_ch14                ;       ; String                                                                                              ;
; simfilename_ch15                ;       ; String                                                                                              ;
; simfilename_ch16                ;       ; String                                                                                              ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                       ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                               ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                               ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                          ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 4     ; Signed Integer                                                                                                                                ;
; tsclkdiv                        ; 0     ; Signed Integer                                                                                                                                ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                        ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                ;
; analog_input_pin_mask           ; 65536 ; Signed Integer                                                                                                                                ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                ;
; simfilename_ch0                 ;       ; String                                                                                                                                        ;
; simfilename_ch1                 ;       ; String                                                                                                                                        ;
; simfilename_ch2                 ;       ; String                                                                                                                                        ;
; simfilename_ch3                 ;       ; String                                                                                                                                        ;
; simfilename_ch4                 ;       ; String                                                                                                                                        ;
; simfilename_ch5                 ;       ; String                                                                                                                                        ;
; simfilename_ch6                 ;       ; String                                                                                                                                        ;
; simfilename_ch7                 ;       ; String                                                                                                                                        ;
; simfilename_ch8                 ;       ; String                                                                                                                                        ;
; simfilename_ch9                 ;       ; String                                                                                                                                        ;
; simfilename_ch10                ;       ; String                                                                                                                                        ;
; simfilename_ch11                ;       ; String                                                                                                                                        ;
; simfilename_ch12                ;       ; String                                                                                                                                        ;
; simfilename_ch13                ;       ; String                                                                                                                                        ;
; simfilename_ch14                ;       ; String                                                                                                                                        ;
; simfilename_ch15                ;       ; String                                                                                                                                        ;
; simfilename_ch16                ;       ; String                                                                                                                                        ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                      ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                   ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 4     ; Signed Integer                                                                                                                                                                                         ;
; tsclkdiv                        ; 0     ; Signed Integer                                                                                                                                                                                         ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                         ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                         ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                                                                         ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                 ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                         ;
; analog_input_pin_mask           ; 65536 ; Signed Integer                                                                                                                                                                                         ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                         ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                         ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                 ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                 ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|altera_reset_controller:reset_controller_0 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|altera_reset_controller:reset_controller_1 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_ip_com:u0|altera_reset_controller:reset_controller_1|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_sll ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_8sl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_6nl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12       ; Untyped             ;
; LPM_WIDTHB                                     ; 13       ; Untyped             ;
; LPM_WIDTHP                                     ; 25       ; Untyped             ;
; LPM_WIDTHR                                     ; 25       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 25             ; Untyped                ;
; LPM_WIDTHD             ; 12             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7vl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                       ;
; Entity Instance            ; ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                            ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                      ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 13             ;
;     -- LPM_WIDTHP                     ; 25             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_3"                                                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v_2"                                                                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_v"                                                                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT:SEG7_LUT_ch"                                                                                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; iDIG ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "iDIG[3..3]" will be connected to GND.                          ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_ip_com:u0|altera_reset_controller:reset_controller_1" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_ip_com:u0|altera_reset_controller:reset_controller_0" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|ADC_ip_com_altpll_0_altpll_nc92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0" ;
+--------------------+--------+----------+-------------------------------+
; Port               ; Type   ; Severity ; Details                       ;
+--------------------+--------+----------+-------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected        ;
; write              ; Input  ; Info     ; Explicitly unconnected        ;
; address            ; Input  ; Info     ; Explicitly unconnected        ;
; readdata           ; Output ; Info     ; Explicitly unconnected        ;
; writedata          ; Input  ; Info     ; Explicitly unconnected        ;
; areset             ; Input  ; Info     ; Explicitly unconnected        ;
; scandone           ; Output ; Info     ; Explicitly unconnected        ;
; scandataout        ; Output ; Info     ; Explicitly unconnected        ;
; c2                 ; Output ; Info     ; Explicitly unconnected        ;
; c3                 ; Output ; Info     ; Explicitly unconnected        ;
; c4                 ; Output ; Info     ; Explicitly unconnected        ;
; phasedone          ; Output ; Info     ; Explicitly unconnected        ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                  ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                  ;
; phasestep          ; Input  ; Info     ; Stuck at GND                  ;
; scanclk            ; Input  ; Info     ; Stuck at GND                  ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                  ;
; scandata           ; Input  ; Info     ; Stuck at GND                  ;
; configupdate       ; Input  ; Info     ; Stuck at GND                  ;
+--------------------+--------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_ip_com:u0"                                                                                                      ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_reset_n                        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_channel[4]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; modular_adc_0_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 187                         ;
; cycloneiii_ff         ; 113                         ;
;     CLR               ; 40                          ;
;     ENA               ; 17                          ;
;     ENA CLR           ; 20                          ;
;     ENA CLR SCLR      ; 8                           ;
;     plain             ; 28                          ;
; cycloneiii_io_obuf    ; 72                          ;
; cycloneiii_lcell_comb ; 1142                        ;
;     arith             ; 340                         ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 286                         ;
;     normal            ; 802                         ;
;         0 data inputs ; 42                          ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 406                         ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 289                         ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 42.90                       ;
; Average LUT depth     ; 26.16                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jun 06 07:51:41 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_IP -c ADC_IP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "ADC_ip_com.qsys"
Info (12250): 2025.06.06.07:51:59 Progress: Loading ADC_PLL/ADC_ip_com.qsys
Info (12250): 2025.06.06.07:52:00 Progress: Reading input file
Info (12250): 2025.06.06.07:52:00 Progress: Adding altpll_0 [altpll 17.1]
Info (12250): 2025.06.06.07:52:02 Progress: Parameterizing module altpll_0
Info (12250): 2025.06.06.07:52:02 Progress: Adding clk_0 [clock_source 17.1]
Info (12250): 2025.06.06.07:52:02 Progress: Parameterizing module clk_0
Info (12250): 2025.06.06.07:52:02 Progress: Adding clock_bridge_0 [altera_clock_bridge 17.1]
Info (12250): 2025.06.06.07:52:02 Progress: Parameterizing module clock_bridge_0
Info (12250): 2025.06.06.07:52:02 Progress: Adding modular_adc_0 [altera_modular_adc 17.1]
Info (12250): 2025.06.06.07:52:03 Progress: Parameterizing module modular_adc_0
Info (12250): 2025.06.06.07:52:03 Progress: Adding reset_controller_0 [altera_reset_controller 17.1]
Info (12250): 2025.06.06.07:52:03 Progress: Parameterizing module reset_controller_0
Info (12250): 2025.06.06.07:52:03 Progress: Adding reset_controller_1 [altera_reset_controller 17.1]
Info (12250): 2025.06.06.07:52:03 Progress: Parameterizing module reset_controller_1
Info (12250): 2025.06.06.07:52:03 Progress: Building connections
Info (12250): 2025.06.06.07:52:03 Progress: Parameterizing connections
Info (12250): 2025.06.06.07:52:03 Progress: Validating
Info (12250): 2025.06.06.07:52:04 Progress: Done reading input file
Warning (12251): ADC_ip_com.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): ADC_ip_com.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info (12250): ADC_ip_com: Generating ADC_ip_com "ADC_ip_com" for QUARTUS_SYNTH
Info (12250): Altpll_0: "ADC_ip_com" instantiated altpll "altpll_0"
Info (12250): Modular_adc_0: "ADC_ip_com" instantiated altera_modular_adc "modular_adc_0"
Info (12250): Reset_controller_0: "ADC_ip_com" instantiated altera_reset_controller "reset_controller_0"
Info (12250): Control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info (12250): ADC_ip_com: Done "ADC_ip_com" with 5 modules, 13 files
Info (12249): Finished elaborating Platform Designer system entity "ADC_ip_com.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/adc_2m.v
    Info (12023): Found entity 1: adc_2M File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_2M.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file rtl/adc_ver2.v
    Info (12023): Found entity 1: adc_ver2 File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/adc_ip_com.v
    Info (12023): Found entity 1: ADC_ip_com File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/adc_ip_com.v Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v
    Info (12023): Found entity 1: ADC_ip_com_altpll_0_dffpipe_l2c File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v Line: 37
    Info (12023): Found entity 2: ADC_ip_com_altpll_0_stdsync_sv6 File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v Line: 98
    Info (12023): Found entity 3: ADC_ip_com_altpll_0_altpll_nc92 File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v Line: 130
    Info (12023): Found entity 4: ADC_ip_com_altpll_0 File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/adc_ip_com_modular_adc_0.v
    Info (12023): Found entity 1: ADC_ip_com_modular_adc_0 File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12127): Elaborating entity "adc_ver2" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at adc_ver2.v(160): object "cur_adc_ch" assigned a value but never read File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 160
Warning (10230): Verilog HDL assignment warning at adc_ver2.v(151): truncated value with size 32 to match size of target (5) File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 151
Warning (10230): Verilog HDL assignment warning at adc_ver2.v(200): truncated value with size 32 to match size of target (14) File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 200
Warning (10230): Verilog HDL assignment warning at adc_ver2.v(206): truncated value with size 32 to match size of target (4) File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 206
Warning (10230): Verilog HDL assignment warning at adc_ver2.v(207): truncated value with size 32 to match size of target (4) File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 207
Warning (10230): Verilog HDL assignment warning at adc_ver2.v(208): truncated value with size 32 to match size of target (4) File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 208
Warning (10034): Output port "DRAM_ADDR" at adc_ver2.v(62) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
Warning (10034): Output port "DRAM_BA" at adc_ver2.v(63) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 63
Warning (10034): Output port "VGA_R" at adc_ver2.v(75) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 75
Warning (10034): Output port "VGA_G" at adc_ver2.v(76) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 76
Warning (10034): Output port "VGA_B" at adc_ver2.v(77) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 77
Warning (10034): Output port "DRAM_CLK" at adc_ver2.v(60) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 60
Warning (10034): Output port "DRAM_CKE" at adc_ver2.v(61) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 61
Warning (10034): Output port "DRAM_LDQM" at adc_ver2.v(65) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 65
Warning (10034): Output port "DRAM_UDQM" at adc_ver2.v(66) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 66
Warning (10034): Output port "DRAM_CS_N" at adc_ver2.v(67) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 67
Warning (10034): Output port "DRAM_WE_N" at adc_ver2.v(68) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 68
Warning (10034): Output port "DRAM_CAS_N" at adc_ver2.v(69) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 69
Warning (10034): Output port "DRAM_RAS_N" at adc_ver2.v(70) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 70
Warning (10034): Output port "VGA_HS" at adc_ver2.v(73) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 73
Warning (10034): Output port "VGA_VS" at adc_ver2.v(74) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 74
Warning (10034): Output port "CLK_I2C_SCL" at adc_ver2.v(80) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 80
Warning (10034): Output port "GSENSOR_SCLK" at adc_ver2.v(84) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 84
Warning (10034): Output port "GSENSOR_CS_N" at adc_ver2.v(88) has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 88
Info (12128): Elaborating entity "ADC_ip_com" for hierarchy "ADC_ip_com:u0" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 136
Info (12128): Elaborating entity "ADC_ip_com_altpll_0" for hierarchy "ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/adc_ip_com.v Line: 52
Info (12128): Elaborating entity "ADC_ip_com_altpll_0_stdsync_sv6" for hierarchy "ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|ADC_ip_com_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v Line: 288
Info (12128): Elaborating entity "ADC_ip_com_altpll_0_dffpipe_l2c" for hierarchy "ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|ADC_ip_com_altpll_0_stdsync_sv6:stdsync2|ADC_ip_com_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v Line: 116
Info (12128): Elaborating entity "ADC_ip_com_altpll_0_altpll_nc92" for hierarchy "ADC_ip_com:u0|ADC_ip_com_altpll_0:altpll_0|ADC_ip_com_altpll_0_altpll_nc92:sd1" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_altpll_0.v Line: 294
Info (12128): Elaborating entity "ADC_ip_com_modular_adc_0" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/adc_ip_com.v Line: 71
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/adc_ip_com_modular_adc_0.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v Line: 944
Info (12128): Elaborating entity "scfifo" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/scfifo_ds61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/a_dpfifo_3o41.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/scfifo_ds61.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/a_fefifo_c6e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/a_dpfifo_3o41.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/a_fefifo_c6e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/a_dpfifo_3o41.tdf Line: 42
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "ADC_ip_com:u0|altera_reset_controller:reset_controller_0" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/adc_ip_com.v Line: 134
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "ADC_ip_com:u0|altera_reset_controller:reset_controller_0|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:SEG7_LUT_ch" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 193
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 39
        Warning (14320): Synthesized away node "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 69
        Warning (14320): Synthesized away node "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 99
        Warning (14320): Synthesized away node "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 129
        Warning (14320): Synthesized away node "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 159
        Warning (14320): Synthesized away node "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 189
        Warning (14320): Synthesized away node "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 219
        Warning (14320): Synthesized away node "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 249
        Warning (14320): Synthesized away node "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 279
        Warning (14320): Synthesized away node "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 309
        Warning (14320): Synthesized away node "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 339
        Warning (14320): Synthesized away node "ADC_ip_com:u0|ADC_ip_com_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/altsyncram_rqn1.tdf Line: 369
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 208
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 208
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 207
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 207
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 206
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 200
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 200
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 208
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 208
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sll.tdf
    Info (12023): Found entity 1: lpm_divide_sll File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_sll.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf
    Info (12023): Found entity 1: alt_u_div_0ie File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_0ie.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 208
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 208
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf
    Info (12023): Found entity 1: lpm_divide_8sl File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_8sl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf
    Info (12023): Found entity 1: alt_u_div_uee File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_uee.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 207
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 207
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6nl.tdf
    Info (12023): Found entity 1: lpm_divide_6nl File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_6nl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf
    Info (12023): Found entity 1: alt_u_div_kke File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_kke.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 207
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 207
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_ltl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_ohe.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 206
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 206
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf
    Info (12023): Found entity 1: lpm_divide_3vl File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_3vl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 200
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 200
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_grg.tdf
    Info (12023): Found entity 1: add_sub_grg File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/add_sub_grg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf
    Info (12023): Found entity 1: add_sub_brg File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/add_sub_brg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 200
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 200
    Info (12134): Parameter "LPM_WIDTHN" = "25"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf
    Info (12023): Found entity 1: lpm_divide_7vl File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/lpm_divide_7vl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/alt_u_div_ske.tdf Line: 26
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver. File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 64
    Warning (13040): bidirectional pin "CLK_I2C_SDA" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 81
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 85
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 86
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 96
Info (13000): Registers with preset signals will power-up high File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/db/ip/adc_ip_com/submodules/altera_modular_adc_control_fsm.v Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[2]~synth" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 91
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 51
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 52
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 54
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 54
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 54
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 54
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 54
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 54
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 54
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 54
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 55
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 56
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 56
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 56
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 56
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 56
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 56
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 56
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 56
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 57
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 60
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 61
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 62
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 63
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 63
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 65
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 66
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 67
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 68
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 69
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 70
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 73
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 74
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 75
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 75
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 75
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 75
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 76
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 76
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 76
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 76
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 77
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 77
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 77
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 77
    Warning (13410): Pin "CLK_I2C_SCL" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 80
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 84
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 88
Info (286030): Timing-Driven Synthesis is running
Info (17049): 52 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "response_valid" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 155
Info (144001): Generated suppressed messages file C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/output_files/ADC_IP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 37
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 39
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 42
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 42
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 45
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 45
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 45
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 45
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 45
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 45
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 45
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 87
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/RTL/adc_ver2.v Line: 87
Info (21057): Implemented 1380 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 98 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 1191 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 194 warnings
    Info: Peak virtual memory: 4836 megabytes
    Info: Processing ended: Fri Jun 06 07:52:21 2025
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/DELL/OneDrive - ptit.edu.vn/Desktop/quatus_res/ADC_PLL/output_files/ADC_IP.map.smsg.


