{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692903461869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692903461873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 12:57:40 2023 " "Processing started: Thu Aug 24 12:57:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692903461873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692903461873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fulladder_4 -c Fulladder_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fulladder_4 -c Fulladder_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692903461874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692903466129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692903466130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_4-Structural " "Found design unit 1: Fulladder_4-Structural" {  } { { "Fulladder_4.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692903539822 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_4 " "Found entity 1: Fulladder_4" {  } { { "Fulladder_4.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692903539822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692903539822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_4tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_4tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_4tb-behavior " "Found design unit 1: Fulladder_4tb-behavior" {  } { { "Fulladder_4tb.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_4tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692903539844 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_4tb " "Found entity 1: Fulladder_4tb" {  } { { "Fulladder_4tb.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_4tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692903539844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692903539844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_1-Structural " "Found design unit 1: Fulladder_1-Structural" {  } { { "Fulladder_1.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692903539862 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_1 " "Found entity 1: Fulladder_1" {  } { { "Fulladder_1.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692903539862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692903539862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_1tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fulladder_1tb-behavior " "Found design unit 1: Fulladder_1tb-behavior" {  } { { "Fulladder_1tb.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_1tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692903539880 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fulladder_1tb " "Found entity 1: Fulladder_1tb" {  } { { "Fulladder_1tb.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_1tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692903539880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692903539880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec7seg-Behavioral " "Found design unit 1: codec7seg-Behavioral" {  } { { "codec7seg.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/codec7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692903539898 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec7seg " "Found entity 1: codec7seg" {  } { { "codec7seg.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/codec7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692903539898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692903539898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fulladder_4 " "Elaborating entity \"Fulladder_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692903540248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fulladder_1 Fulladder_1:S0 " "Elaborating entity \"Fulladder_1\" for hierarchy \"Fulladder_1:S0\"" {  } { { "Fulladder_4.vhd" "S0" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_4.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692903540259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec7seg codec7seg:conv0 " "Elaborating entity \"codec7seg\" for hierarchy \"codec7seg:conv0\"" {  } { { "Fulladder_4.vhd" "conv0" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_4.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692903540273 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Cout\[0\] VCC " "Pin \"Cout\[0\]\" is stuck at VCC" {  } { { "Fulladder_4.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692903544177 "|Fulladder_4|Cout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout\[4\] GND " "Pin \"Cout\[4\]\" is stuck at GND" {  } { { "Fulladder_4.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692903544177 "|Fulladder_4|Cout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout\[5\] GND " "Pin \"Cout\[5\]\" is stuck at GND" {  } { { "Fulladder_4.vhd" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_2/Fulladder_4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692903544177 "|Fulladder_4|Cout[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1692903544177 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692903544738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692903546935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692903546935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692903547350 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692903547350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692903547350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692903547350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692903547534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 12:59:07 2023 " "Processing ended: Thu Aug 24 12:59:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692903547534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692903547534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:33 " "Total CPU time (on all processors): 00:03:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692903547534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692903547534 ""}
