# Tiny Tapeout project information
project:
  title:        "Tiny Tapeout 8 Micro Sync FIFO"  # Project title
  author:       "Dayton Pidhirney"                # Your name
  discord:      "watbulb"                         # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Synchronous 6-bit FIFO"          # One line description of what your project does
  language:     "SystemVerilog"                   # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0                                 # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "micro"          # Valid values: micro, 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_watbulb_sync_fifo"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "tt_um_sync_fifo.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "FIFO Read Enable"
  ui[1]: "FIFO Write Enable"
  ui[2]: "FIFO Data Input 1"
  ui[3]: "FIFO Data Input 2"
  ui[4]: "FIFO Data Input 3"
  ui[5]: "FIFO Data Input 4"
  ui[6]: "FIFO Data Input 5"
  ui[7]: "FIFO Data Input 6"

  # Outputs
  uo[0]: "FIFO Empty Signal"
  uo[1]: "FIFO Full Signal"
  uo[2]: "FIFO Data Output 1"
  uo[3]: "FIFO Data Output 2"
  uo[4]: "FIFO Data Output 3"
  uo[5]: "FIFO Data Output 4"
  uo[6]: "FIFO Data Output 5"
  uo[7]: "FIFO Data Output 6"

  # Bidirectional pins - be be blank, not available for micro tile projects
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
